{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669411088863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669411088865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 18:18:08 2022 " "Processing started: Fri Nov 25 18:18:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669411088865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411088865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinalIntermediaria -c ProjetoFinalIntermediaria " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinalIntermediaria -c ProjetoFinalIntermediaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411088865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669411089479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669411089479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104270 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-comportamento " "Found design unit 1: UnidadeControleULA-comportamento" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/UnidadeControleULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104277 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/UnidadeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULAMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104284 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULAMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit_32-comportamento " "Found design unit 1: ULA1bit_32-comportamento" {  } { { "ULA1bit_32.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104290 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit_32 " "Found entity 1: ULA1bit_32" {  } { { "ULA1bit_32.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-comportamento " "Found design unit 1: ULA1bit-comportamento" {  } { { "ULA1bit.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104297 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104304 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador1bit-comportamento " "Found design unit 1: Somador1bit-comportamento" {  } { { "Somador1bit.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/Somador1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador1bit " "Found entity 1: Somador1bit" {  } { { "Somador1bit.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/Somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104316 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104322 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104329 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104338 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104347 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104355 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104365 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104371 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104378 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104384 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinalintermediaria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projetofinalintermediaria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjetoFinalIntermediaria-arquitetura " "Found design unit 1: ProjetoFinalIntermediaria-arquitetura" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinalIntermediaria " "Found entity 1: ProjetoFinalIntermediaria" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpcode-comportamento " "Found design unit 1: DecoderOpcode-comportamento" {  } { { "DecoderOpcode.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/DecoderOpcode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104398 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpcode " "Found entity 1: DecoderOpcode" {  } { { "DecoderOpcode.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/DecoderOpcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunct-comportamento " "Found design unit 1: DecoderFunct-comportamento" {  } { { "DecoderFunct.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/DecoderFunct.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104404 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunct " "Found entity 1: DecoderFunct" {  } { { "DecoderFunct.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/DecoderFunct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1bit-comportamento " "Found design unit 1: muxGenerico2x1bit-comportamento" {  } { { "muxGenerico2x1bit.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/muxGenerico2x1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104411 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1bit " "Found entity 1: muxGenerico2x1bit" {  } { { "muxGenerico2x1bit.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/muxGenerico2x1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669411104411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411104411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinalIntermediaria " "Elaborating entity \"ProjetoFinalIntermediaria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669411104486 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DadoLido ProjetoFinalIntermediaria.vhd(15) " "VHDL Signal Declaration warning at ProjetoFinalIntermediaria.vhd(15): used implicit default value for signal \"DadoLido\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669411104490 "|ProjetoFinalIntermediaria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCOREG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCOREG\"" {  } { { "ProjetoFinalIntermediaria.vhd" "BANCOREG" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA\"" {  } { { "ProjetoFinalIntermediaria.vhd" "ULA" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit ULAMIPS:ULA\|ULA1bit:ULA1BIT_0 " "Elaborating entity \"ULA1bit\" for hierarchy \"ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\"" {  } { { "ULAMIPS.vhd" "ULA1BIT_0" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULAMIPS.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1bit ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\|muxGenerico2x1bit:MUX2x1 " "Elaborating entity \"muxGenerico2x1bit\" for hierarchy \"ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\|muxGenerico2x1bit:MUX2x1\"" {  } { { "ULA1bit.vhd" "MUX2x1" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\|muxGenerico4x1:MUX4X1 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\|muxGenerico4x1:MUX4X1\"" {  } { { "ULA1bit.vhd" "MUX4X1" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador1bit ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\|Somador1bit:SOMADOR " "Elaborating entity \"Somador1bit\" for hierarchy \"ULAMIPS:ULA\|ULA1bit:ULA1BIT_0\|Somador1bit:SOMADOR\"" {  } { { "ULA1bit.vhd" "SOMADOR" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULA1bit.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit_32 ULAMIPS:ULA\|ULA1bit_32:ULA1BIT_31 " "Elaborating entity \"ULA1bit_32\" for hierarchy \"ULAMIPS:ULA\|ULA1bit_32:ULA1BIT_31\"" {  } { { "ULAMIPS.vhd" "ULA1BIT_31" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ULAMIPS.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:UNIDADECONTROLEULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\"" {  } { { "ProjetoFinalIntermediaria.vhd" "UNIDADECONTROLEULA" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpcode UnidadeControleULA:UNIDADECONTROLEULA\|DecoderOpcode:OPCODECODER " "Elaborating entity \"DecoderOpcode\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\|DecoderOpcode:OPCODECODER\"" {  } { { "UnidadeControleULA.vhd" "OPCODECODER" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/UnidadeControleULA.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunct UnidadeControleULA:UNIDADECONTROLEULA\|DecoderFunct:FUNCTDECODER " "Elaborating entity \"DecoderFunct\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\|DecoderFunct:FUNCTDECODER\"" {  } { { "UnidadeControleULA.vhd" "FUNCTDECODER" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/UnidadeControleULA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 UnidadeControleULA:UNIDADECONTROLEULA\|muxGenerico2x1:MUXGEN " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"UnidadeControleULA:UNIDADECONTROLEULA\|muxGenerico2x1:MUXGEN\"" {  } { { "UnidadeControleULA.vhd" "MUXGEN" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/UnidadeControleULA.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "ProjetoFinalIntermediaria.vhd" "ROM" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104633 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669411104636 "|ProjetoFinalIntermediaria|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "ProjetoFinalIntermediaria.vhd" "PC" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador\"" {  } { { "ProjetoFinalIntermediaria.vhd" "Somador" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:UnidadeControle " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:UnidadeControle\"" {  } { { "ProjetoFinalIntermediaria.vhd" "UnidadeControle" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "ProjetoFinalIntermediaria.vhd" "RAM" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104655 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "memoriaRAM.vhd(24) " "VHDL warning at memoriaRAM.vhd(24): constant value overflow" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 24 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1669411104659 "|ProjetoFinalIntermediaria|memoriaRAM:RAM"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memoriaRAM.vhd(24) " "VHDL Subtype or Type Declaration warning at memoriaRAM.vhd(24): subtype or type has null range" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 24 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1669411104659 "|ProjetoFinalIntermediaria|memoriaRAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EstendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EstendeSinal\"" {  } { { "ProjetoFinalIntermediaria.vhd" "EstendeSinal" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXBeqPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXBeqPC\"" {  } { { "ProjetoFinalIntermediaria.vhd" "MUXBeqPC" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxRdRt " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxRdRt\"" {  } { { "ProjetoFinalIntermediaria.vhd" "MuxRdRt" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SomadorDist " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SomadorDist\"" {  } { { "ProjetoFinalIntermediaria.vhd" "SomadorDist" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DECOHEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DECOHEX0\"" {  } { { "ProjetoFinalIntermediaria.vhd" "DECOHEX0" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411104683 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669411105252 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669411105252 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCOREG\|registrador " "RAM logic \"bancoReg:BANCOREG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/bancoReg.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669411105252 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669411105252 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[15\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[14\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[13\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[12\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[11\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[10\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[9\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[8\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[16\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[17\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[18\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[19\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[20\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[21\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[22\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[23\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[24\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[25\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[26\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[27\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[28\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[29\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[30\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[31\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669411105261 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669411105261 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[0\] GND " "Pin \"PC_OUT\[0\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|PC_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_OUT\[1\] GND " "Pin \"PC_OUT\[1\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|PC_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[0\] GND " "Pin \"DadoLido\[0\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[1\] GND " "Pin \"DadoLido\[1\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[2\] GND " "Pin \"DadoLido\[2\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[3\] GND " "Pin \"DadoLido\[3\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[4\] GND " "Pin \"DadoLido\[4\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[5\] GND " "Pin \"DadoLido\[5\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[6\] GND " "Pin \"DadoLido\[6\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[7\] GND " "Pin \"DadoLido\[7\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[8\] GND " "Pin \"DadoLido\[8\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[9\] GND " "Pin \"DadoLido\[9\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[10\] GND " "Pin \"DadoLido\[10\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[11\] GND " "Pin \"DadoLido\[11\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[12\] GND " "Pin \"DadoLido\[12\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[13\] GND " "Pin \"DadoLido\[13\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[14\] GND " "Pin \"DadoLido\[14\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[15\] GND " "Pin \"DadoLido\[15\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[16\] GND " "Pin \"DadoLido\[16\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[17\] GND " "Pin \"DadoLido\[17\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[18\] GND " "Pin \"DadoLido\[18\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[19\] GND " "Pin \"DadoLido\[19\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[20\] GND " "Pin \"DadoLido\[20\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[21\] GND " "Pin \"DadoLido\[21\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[22\] GND " "Pin \"DadoLido\[22\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[23\] GND " "Pin \"DadoLido\[23\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[24\] GND " "Pin \"DadoLido\[24\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[25\] GND " "Pin \"DadoLido\[25\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[26\] GND " "Pin \"DadoLido\[26\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[27\] GND " "Pin \"DadoLido\[27\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[28\] GND " "Pin \"DadoLido\[28\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[29\] GND " "Pin \"DadoLido\[29\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[30\] GND " "Pin \"DadoLido\[30\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DadoLido\[31\] GND " "Pin \"DadoLido\[31\]\" is stuck at GND" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669411107478 "|ProjetoFinalIntermediaria|DadoLido[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669411107478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669411107653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669411111096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669411111413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669411111413 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "ProjetoFinalIntermediaria.vhd" "" { Text "C:/Users/rodri/Documents/INSPER/6semestre/DesignDeComputadores/DesignDeComputadoresProjetos/ProjetoFinalIntermediaria/ProjetoFinalIntermediaria.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669411111635 "|ProjetoFinalIntermediaria|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669411111635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1472 " "Implemented 1472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669411111641 ""} { "Info" "ICUT_CUT_TM_OPINS" "210 " "Implemented 210 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669411111641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1259 " "Implemented 1259 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669411111641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669411111641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669411111687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 18:18:31 2022 " "Processing ended: Fri Nov 25 18:18:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669411111687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669411111687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669411111687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669411111687 ""}
