

================================================================
== Vitis HLS Report for 'decision_function_24'
================================================================
* Date:           Thu Jan 23 13:48:07 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2231 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read2130 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_466 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_467 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_468 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_469 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_467, i18 85032" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_631 = icmp_slt  i18 %p_read_466, i18 80758" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_631' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %p_read1423, i32 1, i32 17" [firmware/BDT.h:86]   --->   Operation 33 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.10ns)   --->   "%icmp_ln86_1397 = icmp_slt  i17 %tmp, i17 1" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1397' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_633 = icmp_slt  i18 %p_read_466, i18 74872" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_633' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_634 = icmp_slt  i18 %p_read615, i18 268" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_634' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_635 = icmp_slt  i18 %p_read817, i18 70034" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_635' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_636 = icmp_slt  i18 %p_read413, i18 833" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_636' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_637 = icmp_slt  i18 %p_read514, i18 2263" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_637' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_638 = icmp_slt  i18 %p_read2029, i18 77291" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_638' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_639 = icmp_slt  i18 %p_read1423, i18 9" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_639' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_640 = icmp_slt  i18 %p_read_468, i18 408" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_640' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_641 = icmp_slt  i18 %p_read110, i18 155566" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_641' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i15 @_ssdm_op_PartSelect.i15.i18.i32.i32, i18 %p_read1322, i32 3, i32 17" [firmware/BDT.h:86]   --->   Operation 44 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%icmp_ln86_1398 = icmp_slt  i15 %tmp_24, i15 1" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1398' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_643 = icmp_slt  i18 %p_read716, i18 11" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_643' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_644 = icmp_slt  i18 %p_read_466, i18 91026" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_644' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_645 = icmp_slt  i18 %p_read211, i18 25281" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_645' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_646 = icmp_slt  i18 %p_read514, i18 3006" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_646' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_647 = icmp_slt  i18 %p_read1120, i18 592" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_647' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_648 = icmp_slt  i18 %p_read1423, i18 12" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_648' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_649 = icmp_slt  i18 %p_read1019, i18 9006" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_649' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_650 = icmp_slt  i18 %p_read_467, i18 84767" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_650' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_651 = icmp_slt  i18 %p_read2231, i18 62977" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_651' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_652 = icmp_slt  i18 %p_read312, i18 6208" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_652' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_653 = icmp_slt  i18 %p_read1221, i18 153" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_653' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_654 = icmp_slt  i18 %p_read2130, i18 492" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_654' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_655 = icmp_slt  i18 %p_read_469, i18 15" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_655' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_656 = icmp_slt  i18 %p_read615, i18 83" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_656' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_657 = icmp_slt  i18 %p_read918, i18 13159" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_657' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_658 = icmp_slt  i18 %p_read716, i18 60" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_658' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_659 = icmp_slt  i18 %p_read, i18 83118" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_659' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_631, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_607 = and i1 %icmp_ln86_633, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_607' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_125)   --->   "%xor_ln104_306 = xor i1 %icmp_ln86_633, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_306' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_125 = and i1 %and_ln102, i1 %xor_ln104_306" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_125' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_611 = and i1 %icmp_ln86_637, i1 %and_ln102_607" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_611' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_310 = xor i1 %icmp_ln86_637, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_310' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_612 = and i1 %icmp_ln86_638, i1 %and_ln104_125" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_612' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_634 = and i1 %icmp_ln86_646, i1 %xor_ln104_310" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_634' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_620 = and i1 %and_ln102_634, i1 %and_ln102_607" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_620' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_611, i1 %and_ln102_620" [firmware/BDT.h:117]   --->   Operation 72 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_304 = xor i1 %icmp_ln86_631, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_304' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_304" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_606 = and i1 %icmp_ln86_1397, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_606' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_124)   --->   "%xor_ln104_305 = xor i1 %icmp_ln86_1397, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_124 = and i1 %xor_ln104_305, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%and_ln102_608 = and i1 %icmp_ln86_634, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_608' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_126)   --->   "%xor_ln104_307 = xor i1 %icmp_ln86_634, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_307' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_126 = and i1 %and_ln104, i1 %xor_ln104_307" [firmware/BDT.h:104]   --->   Operation 81 'and' 'and_ln104_126' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_610 = and i1 %icmp_ln86_636, i1 %and_ln104_124" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_610' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_128)   --->   "%xor_ln104_309 = xor i1 %icmp_ln86_636, i1 1" [firmware/BDT.h:104]   --->   Operation 83 'xor' 'xor_ln104_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_128 = and i1 %and_ln104_124, i1 %xor_ln104_309" [firmware/BDT.h:104]   --->   Operation 84 'and' 'and_ln104_128' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_618)   --->   "%xor_ln104_311 = xor i1 %icmp_ln86_638, i1 1" [firmware/BDT.h:104]   --->   Operation 85 'xor' 'xor_ln104_311' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%and_ln102_613 = and i1 %icmp_ln86_639, i1 %and_ln102_608" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_613' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_614 = and i1 %icmp_ln86_640, i1 %and_ln104_126" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_614' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_614)   --->   "%and_ln102_619 = and i1 %icmp_ln86_645, i1 %and_ln102_611" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_619' <Predicate = (and_ln102_611 & and_ln102_607 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_616)   --->   "%and_ln102_621 = and i1 %icmp_ln86_647, i1 %and_ln102_612" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_621' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_618)   --->   "%and_ln102_635 = and i1 %icmp_ln86_648, i1 %xor_ln104_311" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_635' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_618)   --->   "%and_ln102_622 = and i1 %and_ln102_635, i1 %and_ln104_125" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_622' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_614)   --->   "%xor_ln117 = xor i1 %and_ln102_619, i1 1" [firmware/BDT.h:117]   --->   Operation 92 'xor' 'xor_ln117' <Predicate = (and_ln102_611 & and_ln102_607 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_614)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117' <Predicate = (and_ln102_611 & and_ln102_607 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_614)   --->   "%select_ln117 = select i1 %and_ln102_611, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117' <Predicate = (and_ln102_607 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_614)   --->   "%select_ln117_613 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_613' <Predicate = (and_ln102_607 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_614)   --->   "%zext_ln117_69 = zext i2 %select_ln117_613" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_69' <Predicate = (and_ln102_607 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_616)   --->   "%or_ln117_580 = or i1 %and_ln102_607, i1 %and_ln102_621" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_580' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_614 = select i1 %and_ln102_607, i3 %zext_ln117_69, i3 4" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_614' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_581 = or i1 %and_ln102_607, i1 %and_ln102_612" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_581' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_616)   --->   "%select_ln117_615 = select i1 %or_ln117_580, i3 %select_ln117_614, i3 5" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_615' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_618)   --->   "%or_ln117_582 = or i1 %or_ln117_581, i1 %and_ln102_622" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_582' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_616 = select i1 %or_ln117_581, i3 %select_ln117_615, i3 6" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_616' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_618)   --->   "%select_ln117_617 = select i1 %or_ln117_582, i3 %select_ln117_616, i3 7" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_617' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_618)   --->   "%zext_ln117_70 = zext i3 %select_ln117_617" [firmware/BDT.h:117]   --->   Operation 104 'zext' 'zext_ln117_70' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_618 = select i1 %and_ln102, i4 %zext_ln117_70, i4 8" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_618' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_585 = or i1 %and_ln102, i1 %and_ln102_608" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_585' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_609 = and i1 %icmp_ln86_635, i1 %and_ln102_606" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_609' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_127)   --->   "%xor_ln104_308 = xor i1 %icmp_ln86_635, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_127 = and i1 %and_ln102_606, i1 %xor_ln104_308" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_127' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_625)   --->   "%xor_ln104_312 = xor i1 %icmp_ln86_640, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_312' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_615 = and i1 %icmp_ln86_641, i1 %and_ln102_609" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_615' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_620)   --->   "%and_ln102_623 = and i1 %icmp_ln86_649, i1 %and_ln102_613" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_623' <Predicate = (icmp_ln86 & or_ln117_585)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_623)   --->   "%and_ln102_624 = and i1 %icmp_ln86_650, i1 %and_ln102_614" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_624' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_625)   --->   "%and_ln102_636 = and i1 %icmp_ln86_651, i1 %xor_ln104_312" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_636' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_625)   --->   "%and_ln102_625 = and i1 %and_ln102_636, i1 %and_ln104_126" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_625' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_620)   --->   "%or_ln117_583 = or i1 %and_ln102, i1 %and_ln102_623" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_583' <Predicate = (icmp_ln86 & or_ln117_585)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_620)   --->   "%or_ln117_584 = or i1 %and_ln102, i1 %and_ln102_613" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_584' <Predicate = (icmp_ln86 & or_ln117_585)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_620)   --->   "%select_ln117_619 = select i1 %or_ln117_583, i4 %select_ln117_618, i4 9" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_619' <Predicate = (icmp_ln86 & or_ln117_585)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_620 = select i1 %or_ln117_584, i4 %select_ln117_619, i4 11" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_620' <Predicate = (icmp_ln86 & or_ln117_585)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_623)   --->   "%or_ln117_586 = or i1 %or_ln117_585, i1 %and_ln102_624" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_586' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_623)   --->   "%select_ln117_621 = select i1 %or_ln117_585, i4 %select_ln117_620, i4 12" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_621' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.97ns)   --->   "%or_ln117_587 = or i1 %or_ln117_585, i1 %and_ln102_614" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_587' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_623)   --->   "%select_ln117_622 = select i1 %or_ln117_586, i4 %select_ln117_621, i4 13" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_622' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_625)   --->   "%or_ln117_588 = or i1 %or_ln117_587, i1 %and_ln102_625" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_588' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_623 = select i1 %or_ln117_587, i4 %select_ln117_622, i4 14" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_623' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_625)   --->   "%select_ln117_624 = select i1 %or_ln117_588, i4 %select_ln117_623, i4 15" [firmware/BDT.h:117]   --->   Operation 126 'select' 'select_ln117_624' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_625)   --->   "%zext_ln117_71 = zext i4 %select_ln117_624" [firmware/BDT.h:117]   --->   Operation 127 'zext' 'zext_ln117_71' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_625 = select i1 %icmp_ln86, i5 %zext_ln117_71, i5 16" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_625' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_590 = or i1 %icmp_ln86, i1 %and_ln102_615" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_590' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_629)   --->   "%xor_ln104_313 = xor i1 %icmp_ln86_641, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%and_ln102_616 = and i1 %icmp_ln86_1398, i1 %and_ln104_127" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_616' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns)   --->   "%and_ln102_617 = and i1 %icmp_ln86_643, i1 %and_ln102_610" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_627)   --->   "%and_ln102_626 = and i1 %icmp_ln86_652, i1 %and_ln102_615" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_626' <Predicate = (or_ln117_590)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_629)   --->   "%and_ln102_637 = and i1 %icmp_ln86_653, i1 %xor_ln104_313" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_629)   --->   "%and_ln102_627 = and i1 %and_ln102_637, i1 %and_ln102_609" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_631)   --->   "%and_ln102_628 = and i1 %icmp_ln86_654, i1 %and_ln102_616" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_627)   --->   "%or_ln117_589 = or i1 %icmp_ln86, i1 %and_ln102_626" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_589' <Predicate = (or_ln117_590)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_627)   --->   "%select_ln117_626 = select i1 %or_ln117_589, i5 %select_ln117_625, i5 17" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_626' <Predicate = (or_ln117_590)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_629)   --->   "%or_ln117_591 = or i1 %or_ln117_590, i1 %and_ln102_627" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_627 = select i1 %or_ln117_590, i5 %select_ln117_626, i5 18" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_627' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_592 = or i1 %icmp_ln86, i1 %and_ln102_609" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_592' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_629)   --->   "%select_ln117_628 = select i1 %or_ln117_591, i5 %select_ln117_627, i5 19" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_631)   --->   "%or_ln117_593 = or i1 %or_ln117_592, i1 %and_ln102_628" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_629 = select i1 %or_ln117_592, i5 %select_ln117_628, i5 20" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_629' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_594 = or i1 %or_ln117_592, i1 %and_ln102_616" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_594' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_631)   --->   "%select_ln117_630 = select i1 %or_ln117_593, i5 %select_ln117_629, i5 21" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_630' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_631 = select i1 %or_ln117_594, i5 %select_ln117_630, i5 22" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_631' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_596 = or i1 %icmp_ln86, i1 %and_ln102_606" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_596' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_633)   --->   "%xor_ln104_314 = xor i1 %icmp_ln86_1398, i1 1" [firmware/BDT.h:104]   --->   Operation 149 'xor' 'xor_ln104_314' <Predicate = (or_ln117_596)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_637)   --->   "%xor_ln104_315 = xor i1 %icmp_ln86_643, i1 1" [firmware/BDT.h:104]   --->   Operation 150 'xor' 'xor_ln104_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_633)   --->   "%and_ln102_638 = and i1 %icmp_ln86_655, i1 %xor_ln104_314" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_638' <Predicate = (or_ln117_596)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_633)   --->   "%and_ln102_629 = and i1 %and_ln102_638, i1 %and_ln104_127" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_629' <Predicate = (or_ln117_596)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_635)   --->   "%and_ln102_630 = and i1 %icmp_ln86_656, i1 %and_ln102_617" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_637)   --->   "%and_ln102_639 = and i1 %icmp_ln86_657, i1 %xor_ln104_315" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_637)   --->   "%and_ln102_631 = and i1 %and_ln102_639, i1 %and_ln102_610" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_633)   --->   "%or_ln117_595 = or i1 %or_ln117_594, i1 %and_ln102_629" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_595' <Predicate = (or_ln117_596)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_633)   --->   "%select_ln117_632 = select i1 %or_ln117_595, i5 %select_ln117_631, i5 23" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_632' <Predicate = (or_ln117_596)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_635)   --->   "%or_ln117_597 = or i1 %or_ln117_596, i1 %and_ln102_630" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_633 = select i1 %or_ln117_596, i5 %select_ln117_632, i5 24" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_633' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_598 = or i1 %or_ln117_596, i1 %and_ln102_617" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_598' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_635)   --->   "%select_ln117_634 = select i1 %or_ln117_597, i5 %select_ln117_633, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_637)   --->   "%or_ln117_599 = or i1 %or_ln117_598, i1 %and_ln102_631" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_635 = select i1 %or_ln117_598, i5 %select_ln117_634, i5 26" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_635' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns)   --->   "%or_ln117_600 = or i1 %or_ln117_596, i1 %and_ln102_610" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_600' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_637)   --->   "%select_ln117_636 = select i1 %or_ln117_599, i5 %select_ln117_635, i5 27" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_637 = select i1 %or_ln117_600, i5 %select_ln117_636, i5 28" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_637' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 167 [1/1] (0.97ns)   --->   "%and_ln102_618 = and i1 %icmp_ln86_644, i1 %and_ln104_128" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_618' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_639)   --->   "%and_ln102_632 = and i1 %icmp_ln86_658, i1 %and_ln102_618" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_639)   --->   "%or_ln117_601 = or i1 %or_ln117_600, i1 %and_ln102_632" [firmware/BDT.h:117]   --->   Operation 169 'or' 'or_ln117_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.97ns)   --->   "%or_ln117_602 = or i1 %or_ln117_600, i1 %and_ln102_618" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_602' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_639)   --->   "%select_ln117_638 = select i1 %or_ln117_601, i5 %select_ln117_637, i5 29" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_639 = select i1 %or_ln117_602, i5 %select_ln117_638, i5 30" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_639' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 173 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_316 = xor i1 %icmp_ln86_644, i1 1" [firmware/BDT.h:104]   --->   Operation 174 'xor' 'xor_ln104_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_640 = and i1 %icmp_ln86_659, i1 %xor_ln104_316" [firmware/BDT.h:102]   --->   Operation 175 'and' 'and_ln102_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_633 = and i1 %and_ln102_640, i1 %and_ln104_128" [firmware/BDT.h:102]   --->   Operation 176 'and' 'and_ln102_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_603 = or i1 %or_ln117_602, i1 %and_ln102_633" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_640 = select i1 %or_ln117_603, i5 %select_ln117_639, i5 31" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3939, i5 1, i12 133, i5 2, i12 3946, i5 3, i12 8, i5 4, i12 3747, i5 5, i12 4043, i5 6, i12 4040, i5 7, i12 329, i5 8, i12 4093, i5 9, i12 145, i5 10, i12 2604, i5 11, i12 3961, i5 12, i12 424, i5 13, i12 1199, i5 14, i12 2767, i5 15, i12 206, i5 16, i12 427, i5 17, i12 4090, i5 18, i12 1474, i5 19, i12 3777, i5 20, i12 347, i5 21, i12 3844, i5 22, i12 3594, i5 23, i12 277, i5 24, i12 3872, i5 25, i12 568, i5 26, i12 3915, i5 27, i12 4076, i5 28, i12 3840, i5 29, i12 543, i5 30, i12 787, i5 31, i12 3950, i12 0, i5 %select_ln117_640" [firmware/BDT.h:118]   --->   Operation 179 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 180 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_466', firmware/BDT.h:86) on port 'p_read18' (firmware/BDT.h:86) [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_631', firmware/BDT.h:86) [47]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [79]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_607', firmware/BDT.h:102) [85]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_611', firmware/BDT.h:102) [97]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [136]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_619', firmware/BDT.h:102) [112]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_613', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_614', firmware/BDT.h:117) [141]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_615', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_616', firmware/BDT.h:117) [145]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_617', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_618', firmware/BDT.h:117) [149]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_623', firmware/BDT.h:102) [118]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_583', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_619', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_620', firmware/BDT.h:117) [153]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_621', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_622', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_623', firmware/BDT.h:117) [159]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_624', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_625', firmware/BDT.h:117) [163]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_626', firmware/BDT.h:102) [122]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_589', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_626', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_627', firmware/BDT.h:117) [167]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_628', firmware/BDT.h:117) [169]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_629', firmware/BDT.h:117) [171]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_630', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_631', firmware/BDT.h:117) [175]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_314', firmware/BDT.h:104) [107]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_638', firmware/BDT.h:102) [126]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_629', firmware/BDT.h:102) [127]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_595', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_632', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_633', firmware/BDT.h:117) [179]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_634', firmware/BDT.h:117) [181]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_635', firmware/BDT.h:117) [183]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_636', firmware/BDT.h:117) [185]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_637', firmware/BDT.h:117) [187]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_618', firmware/BDT.h:102) [110]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_602', firmware/BDT.h:117) [188]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_639', firmware/BDT.h:117) [191]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_316', firmware/BDT.h:104) [111]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_640', firmware/BDT.h:102) [132]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_633', firmware/BDT.h:102) [133]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_603', firmware/BDT.h:117) [190]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_640', firmware/BDT.h:117) [192]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [193]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
