{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765610881953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765610881953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 12:58:01 2025 " "Processing started: Sat Dec 13 12:58:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765610881953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765610881953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC_1 -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC_1 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765610881954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765610882285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC " "Found entity 1: MPSoC" {  } { { "MPSoC/synthesis/MPSoC.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MPSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_irq_mapper_001 " "Found entity 1: MPSoC_irq_mapper_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_irq_mapper_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_irq_mapper " "Found entity 1: MPSoC_irq_mapper" {  } { { "MPSoC/synthesis/submodules/MPSoC_irq_mapper.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0 " "Found entity 1: MPSoC_mm_interconnect_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882719 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "MPSoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882873 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MPSoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MPSoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_010.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_010.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_010_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_010_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882921 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_010 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_010" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_007.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_007.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_007_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_007_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882937 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_007 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_007" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_006.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_006.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_006_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_006_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882953 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_006 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_006" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_005.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_005.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_005_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_005_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882968 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_005 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_005" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882983 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_002 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_002" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610882998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_001_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882999 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_001 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610882999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610882999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883015 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router " "Found entity 2: MPSoC_mm_interconnect_0_id_router" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_addr_router_003_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883030 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_addr_router_003 " "Found entity 2: MPSoC_mm_interconnect_0_addr_router_003" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_addr_router_002_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883046 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_addr_router_002 " "Found entity 2: MPSoC_mm_interconnect_0_addr_router_002" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883063 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_addr_router_001 " "Found entity 2: MPSoC_mm_interconnect_0_addr_router_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765610883078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_addr_router_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883078 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_addr_router " "Found entity 2: MPSoC_mm_interconnect_0_addr_router" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MPSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MPSoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_memory_shared.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_memory_shared.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_memory_shared " "Found entity 1: MPSoC_memory_shared" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_shared.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_shared.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1.v 23 23 " "Found 23 design units, including 23 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_ic_data_module " "Found entity 1: MPSoC_cpu_1_ic_data_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_cpu_1_ic_tag_module " "Found entity 2: MPSoC_cpu_1_ic_tag_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_cpu_1_register_bank_a_module " "Found entity 3: MPSoC_cpu_1_register_bank_a_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_cpu_1_register_bank_b_module " "Found entity 4: MPSoC_cpu_1_register_bank_b_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_cpu_1_nios2_oci_debug " "Found entity 5: MPSoC_cpu_1_nios2_oci_debug" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_cpu_1_ociram_sp_ram_module " "Found entity 6: MPSoC_cpu_1_ociram_sp_ram_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_cpu_1_nios2_ocimem " "Found entity 7: MPSoC_cpu_1_nios2_ocimem" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPSoC_cpu_1_nios2_avalon_reg " "Found entity 8: MPSoC_cpu_1_nios2_avalon_reg" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPSoC_cpu_1_nios2_oci_break " "Found entity 9: MPSoC_cpu_1_nios2_oci_break" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPSoC_cpu_1_nios2_oci_xbrk " "Found entity 10: MPSoC_cpu_1_nios2_oci_xbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPSoC_cpu_1_nios2_oci_dbrk " "Found entity 11: MPSoC_cpu_1_nios2_oci_dbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPSoC_cpu_1_nios2_oci_itrace " "Found entity 12: MPSoC_cpu_1_nios2_oci_itrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "13 MPSoC_cpu_1_nios2_oci_td_mode " "Found entity 13: MPSoC_cpu_1_nios2_oci_td_mode" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "14 MPSoC_cpu_1_nios2_oci_dtrace " "Found entity 14: MPSoC_cpu_1_nios2_oci_dtrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "15 MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Found entity 15: MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "16 MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Found entity 16: MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "17 MPSoC_cpu_1_nios2_oci_fifo_cnt_inc " "Found entity 17: MPSoC_cpu_1_nios2_oci_fifo_cnt_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "18 MPSoC_cpu_1_nios2_oci_fifo " "Found entity 18: MPSoC_cpu_1_nios2_oci_fifo" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "19 MPSoC_cpu_1_nios2_oci_pib " "Found entity 19: MPSoC_cpu_1_nios2_oci_pib" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "20 MPSoC_cpu_1_nios2_oci_im " "Found entity 20: MPSoC_cpu_1_nios2_oci_im" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "21 MPSoC_cpu_1_nios2_performance_monitors " "Found entity 21: MPSoC_cpu_1_nios2_performance_monitors" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "22 MPSoC_cpu_1_nios2_oci " "Found entity 22: MPSoC_cpu_1_nios2_oci" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""} { "Info" "ISGN_ENTITY_NAME" "23 MPSoC_cpu_1 " "Found entity 23: MPSoC_cpu_1" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: MPSoC_cpu_1_jtag_debug_module_sysclk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_jtag_debug_module_tck " "Found entity 1: MPSoC_cpu_1_jtag_debug_module_tck" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_tck.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: MPSoC_cpu_1_jtag_debug_module_wrapper" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_oci_test_bench " "Found entity 1: MPSoC_cpu_1_oci_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_oci_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_test_bench " "Found entity 1: MPSoC_cpu_1_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_memory_1 " "Found entity 1: MPSoC_memory_1" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_sysid_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_sysid_0 " "Found entity 1: MPSoC_sysid_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_sysid_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_sysid_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_timer_0 " "Found entity 1: MPSoC_timer_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_timer_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: MPSoC_jtag_uart_0_sim_scfifo_w" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883596 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_jtag_uart_0_scfifo_w " "Found entity 2: MPSoC_jtag_uart_0_scfifo_w" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883596 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: MPSoC_jtag_uart_0_sim_scfifo_r" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883596 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_jtag_uart_0_scfifo_r " "Found entity 4: MPSoC_jtag_uart_0_scfifo_r" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883596 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_jtag_uart_0 " "Found entity 5: MPSoC_jtag_uart_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610883596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610883596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0.v 23 23 " "Found 23 design units, including 23 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_ic_data_module " "Found entity 1: MPSoC_cpu_0_ic_data_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_cpu_0_ic_tag_module " "Found entity 2: MPSoC_cpu_0_ic_tag_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_cpu_0_register_bank_a_module " "Found entity 3: MPSoC_cpu_0_register_bank_a_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_cpu_0_register_bank_b_module " "Found entity 4: MPSoC_cpu_0_register_bank_b_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_cpu_0_nios2_oci_debug " "Found entity 5: MPSoC_cpu_0_nios2_oci_debug" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_cpu_0_ociram_sp_ram_module " "Found entity 6: MPSoC_cpu_0_ociram_sp_ram_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_cpu_0_nios2_ocimem " "Found entity 7: MPSoC_cpu_0_nios2_ocimem" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPSoC_cpu_0_nios2_avalon_reg " "Found entity 8: MPSoC_cpu_0_nios2_avalon_reg" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPSoC_cpu_0_nios2_oci_break " "Found entity 9: MPSoC_cpu_0_nios2_oci_break" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPSoC_cpu_0_nios2_oci_xbrk " "Found entity 10: MPSoC_cpu_0_nios2_oci_xbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPSoC_cpu_0_nios2_oci_dbrk " "Found entity 11: MPSoC_cpu_0_nios2_oci_dbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPSoC_cpu_0_nios2_oci_itrace " "Found entity 12: MPSoC_cpu_0_nios2_oci_itrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "13 MPSoC_cpu_0_nios2_oci_td_mode " "Found entity 13: MPSoC_cpu_0_nios2_oci_td_mode" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "14 MPSoC_cpu_0_nios2_oci_dtrace " "Found entity 14: MPSoC_cpu_0_nios2_oci_dtrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "15 MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "16 MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "17 MPSoC_cpu_0_nios2_oci_fifo_cnt_inc " "Found entity 17: MPSoC_cpu_0_nios2_oci_fifo_cnt_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "18 MPSoC_cpu_0_nios2_oci_fifo " "Found entity 18: MPSoC_cpu_0_nios2_oci_fifo" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "19 MPSoC_cpu_0_nios2_oci_pib " "Found entity 19: MPSoC_cpu_0_nios2_oci_pib" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "20 MPSoC_cpu_0_nios2_oci_im " "Found entity 20: MPSoC_cpu_0_nios2_oci_im" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "21 MPSoC_cpu_0_nios2_performance_monitors " "Found entity 21: MPSoC_cpu_0_nios2_performance_monitors" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "22 MPSoC_cpu_0_nios2_oci " "Found entity 22: MPSoC_cpu_0_nios2_oci" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""} { "Info" "ISGN_ENTITY_NAME" "23 MPSoC_cpu_0 " "Found entity 23: MPSoC_cpu_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: MPSoC_cpu_0_jtag_debug_module_sysclk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_jtag_debug_module_tck " "Found entity 1: MPSoC_cpu_0_jtag_debug_module_tck" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_tck.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: MPSoC_cpu_0_jtag_debug_module_wrapper" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_oci_test_bench " "Found entity 1: MPSoC_cpu_0_oci_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_oci_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_test_bench " "Found entity 1: MPSoC_cpu_0_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_memory_0 " "Found entity 1: MPSoC_memory_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884033 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(1798) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(1798): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(1800) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(1800): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(1956) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(1956): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(2780) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(2780): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884052 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(1798) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(1798): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884068 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(1800) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(1800): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884068 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(1956) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(1956): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884069 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(2780) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(2780): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765610884072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765610884121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC MPSoC:inst " "Elaborating entity \"MPSoC\" for hierarchy \"MPSoC:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/TopLevel.bdf" { { 408 944 1168 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_memory_0 MPSoC:inst\|MPSoC_memory_0:memory_0 " "Elaborating entity \"MPSoC_memory_0\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "memory_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610884685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_memory_0.hex " "Parameter \"init_file\" = \"MPSoC_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884686 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765610884686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7c1 " "Found entity 1: altsyncram_q7c1" {  } { { "db/altsyncram_q7c1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_q7c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610884807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610884807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7c1 MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated " "Elaborating entity \"altsyncram_q7c1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610884808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610886972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610886972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_q7c1.tdf" "decode3" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_q7c1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610886973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610887047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610887047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_q7c1.tdf" "mux2" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_q7c1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0 MPSoC:inst\|MPSoC_cpu_0:cpu_0 " "Elaborating entity \"MPSoC_cpu_0\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "cpu_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_test_bench MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_test_bench:the_MPSoC_cpu_0_test_bench " "Elaborating entity \"MPSoC_cpu_0_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_test_bench:the_MPSoC_cpu_0_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_ic_data_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data " "Elaborating entity \"MPSoC_cpu_0_ic_data_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_ic_data" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610887658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610887658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_ic_tag_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag " "Elaborating entity \"MPSoC_cpu_0_ic_tag_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_ic_tag" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ug1 " "Found entity 1: altsyncram_8ug1" {  } { { "db/altsyncram_8ug1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_8ug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610887782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610887782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ug1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ug1:auto_generated " "Elaborating entity \"altsyncram_8ug1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_register_bank_a_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a " "Elaborating entity \"MPSoC_cpu_0_register_bank_a_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_register_bank_a" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kg1 " "Found entity 1: altsyncram_5kg1" {  } { { "db/altsyncram_5kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_5kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610887958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610887958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kg1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5kg1:auto_generated " "Elaborating entity \"altsyncram_5kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610887959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_register_bank_b_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b " "Elaborating entity \"MPSoC_cpu_0_register_bank_b_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_register_bank_b" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kg1 " "Found entity 1: altsyncram_6kg1" {  } { { "db/altsyncram_6kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_6kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610888182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610888182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6kg1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6kg1:auto_generated " "Elaborating entity \"altsyncram_6kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci " "Elaborating entity \"MPSoC_cpu_0_nios2_oci\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_debug MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_debug\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_debug" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altera_std_synchronizer" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_ocimem MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem " "Elaborating entity \"MPSoC_cpu_0_nios2_ocimem\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_ocimem" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_ociram_sp_ram_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram " "Elaborating entity \"MPSoC_cpu_0_ociram_sp_ram_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_ociram_sp_ram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5a81 " "Found entity 1: altsyncram_5a81" {  } { { "db/altsyncram_5a81.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_5a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610888483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610888483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5a81 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5a81:auto_generated " "Elaborating entity \"altsyncram_5a81\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5a81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_avalon_reg MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"MPSoC_cpu_0_nios2_avalon_reg\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_avalon_reg" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_break MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_break:the_MPSoC_cpu_0_nios2_oci_break " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_break\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_break:the_MPSoC_cpu_0_nios2_oci_break\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_break" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_xbrk MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_xbrk:the_MPSoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_xbrk:the_MPSoC_cpu_0_nios2_oci_xbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_xbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_dbrk MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dbrk:the_MPSoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dbrk:the_MPSoC_cpu_0_nios2_oci_dbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_dbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_itrace MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_itrace:the_MPSoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_itrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_itrace:the_MPSoC_cpu_0_nios2_oci_itrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_dtrace MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_dtrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_td_mode MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace\|MPSoC_cpu_0_nios2_oci_td_mode:MPSoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace\|MPSoC_cpu_0_nios2_oci_td_mode:MPSoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_fifo MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_fifo_cnt_inc MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_0_nios2_oci_fifo_cnt_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_fifo_cnt_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_oci_test_bench MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_oci_test_bench:the_MPSoC_cpu_0_oci_test_bench " "Elaborating entity \"MPSoC_cpu_0_oci_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_oci_test_bench:the_MPSoC_cpu_0_oci_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888726 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MPSoC_cpu_0_oci_test_bench " "Entity \"MPSoC_cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2302 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1765610888727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_pib MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_pib:the_MPSoC_cpu_0_nios2_oci_pib " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_pib\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_pib:the_MPSoC_cpu_0_nios2_oci_pib\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_pib" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_im MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_im:the_MPSoC_cpu_0_nios2_oci_im " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_im\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_im:the_MPSoC_cpu_0_nios2_oci_im\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_im" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_jtag_debug_module_wrapper MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"MPSoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_jtag_debug_module_wrapper" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_jtag_debug_module_tck MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"MPSoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_0_jtag_debug_module_tck" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_jtag_debug_module_sysclk MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"MPSoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_0_jtag_debug_module_sysclk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "MPSoC_cpu_0_jtag_debug_module_phy" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart_0 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"MPSoC_jtag_uart_0\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "jtag_uart_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart_0_scfifo_w MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w " "Elaborating entity \"MPSoC_jtag_uart_0_scfifo_w\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "the_MPSoC_jtag_uart_0_scfifo_w" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610888837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "wfifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889035 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765610889035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart_0_scfifo_r MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r " "Elaborating entity \"MPSoC_jtag_uart_0_scfifo_r\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "the_MPSoC_jtag_uart_0_scfifo_r" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "MPSoC_jtag_uart_0_alt_jtag_atlantic" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610889527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889527 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765610889527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_timer_0 MPSoC:inst\|MPSoC_timer_0:timer_0 " "Elaborating entity \"MPSoC_timer_0\" for hierarchy \"MPSoC:inst\|MPSoC_timer_0:timer_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "timer_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_sysid_0 MPSoC:inst\|MPSoC_sysid_0:sysid_0 " "Elaborating entity \"MPSoC_sysid_0\" for hierarchy \"MPSoC:inst\|MPSoC_sysid_0:sysid_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "sysid_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_memory_1 MPSoC:inst\|MPSoC_memory_1:memory_1 " "Elaborating entity \"MPSoC_memory_1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_1:memory_1\"" {  } { { "MPSoC/synthesis/MPSoC.v" "memory_1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_memory_1.hex " "Parameter \"init_file\" = \"MPSoC_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889765 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765610889765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7c1 " "Found entity 1: altsyncram_r7c1" {  } { { "db/altsyncram_r7c1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_r7c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610889855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610889855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7c1 MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated " "Elaborating entity \"altsyncram_r7c1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610889856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1 MPSoC:inst\|MPSoC_cpu_1:cpu_1 " "Elaborating entity \"MPSoC_cpu_1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\"" {  } { { "MPSoC/synthesis/MPSoC.v" "cpu_1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_test_bench MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_test_bench:the_MPSoC_cpu_1_test_bench " "Elaborating entity \"MPSoC_cpu_1_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_test_bench:the_MPSoC_cpu_1_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_ic_data_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data " "Elaborating entity \"MPSoC_cpu_1_ic_data_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_ic_data" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_ic_tag_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag " "Elaborating entity \"MPSoC_cpu_1_ic_tag_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_ic_tag" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ug1 " "Found entity 1: altsyncram_9ug1" {  } { { "db/altsyncram_9ug1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_9ug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610892497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610892497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ug1 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ug1:auto_generated " "Elaborating entity \"altsyncram_9ug1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_register_bank_a_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a " "Elaborating entity \"MPSoC_cpu_1_register_bank_a_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_register_bank_a" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kg1 " "Found entity 1: altsyncram_7kg1" {  } { { "db/altsyncram_7kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_7kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610892666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610892666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kg1 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7kg1:auto_generated " "Elaborating entity \"altsyncram_7kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_register_bank_b_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b " "Elaborating entity \"MPSoC_cpu_1_register_bank_b_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_register_bank_b" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8kg1 " "Found entity 1: altsyncram_8kg1" {  } { { "db/altsyncram_8kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_8kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610892885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610892885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8kg1 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8kg1:auto_generated " "Elaborating entity \"altsyncram_8kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610892886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci " "Elaborating entity \"MPSoC_cpu_1_nios2_oci\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_debug MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_debug\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_debug" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_ocimem MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem " "Elaborating entity \"MPSoC_cpu_1_nios2_ocimem\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_ocimem" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_ociram_sp_ram_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram " "Elaborating entity \"MPSoC_cpu_1_ociram_sp_ram_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_ociram_sp_ram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6a81 " "Found entity 1: altsyncram_6a81" {  } { { "db/altsyncram_6a81.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_6a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610893159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610893159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6a81 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6a81:auto_generated " "Elaborating entity \"altsyncram_6a81\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6a81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_avalon_reg MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"MPSoC_cpu_1_nios2_avalon_reg\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_avalon_reg" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_break MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_break:the_MPSoC_cpu_1_nios2_oci_break " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_break\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_break:the_MPSoC_cpu_1_nios2_oci_break\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_break" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_xbrk MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_xbrk:the_MPSoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_xbrk:the_MPSoC_cpu_1_nios2_oci_xbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_xbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_dbrk MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dbrk:the_MPSoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dbrk:the_MPSoC_cpu_1_nios2_oci_dbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_dbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_itrace MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_itrace:the_MPSoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_itrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_itrace:the_MPSoC_cpu_1_nios2_oci_itrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_dtrace MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_dtrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_td_mode MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace\|MPSoC_cpu_1_nios2_oci_td_mode:MPSoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace\|MPSoC_cpu_1_nios2_oci_td_mode:MPSoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_fifo MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_fifo_cnt_inc MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_fifo_cnt_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_1_nios2_oci_fifo_cnt_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_fifo_cnt_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_oci_test_bench MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_oci_test_bench:the_MPSoC_cpu_1_oci_test_bench " "Elaborating entity \"MPSoC_cpu_1_oci_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_oci_test_bench:the_MPSoC_cpu_1_oci_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893394 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MPSoC_cpu_1_oci_test_bench " "Entity \"MPSoC_cpu_1_oci_test_bench\" contains only dangling pins" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2302 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1765610893395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_pib MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_pib:the_MPSoC_cpu_1_nios2_oci_pib " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_pib\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_pib:the_MPSoC_cpu_1_nios2_oci_pib\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_pib" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_im MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_im:the_MPSoC_cpu_1_nios2_oci_im " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_im\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_im:the_MPSoC_cpu_1_nios2_oci_im\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_im" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_jtag_debug_module_wrapper MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"MPSoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_jtag_debug_module_wrapper" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_jtag_debug_module_tck MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"MPSoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_1_jtag_debug_module_tck" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_jtag_debug_module_sysclk MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"MPSoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_1_jtag_debug_module_sysclk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_memory_shared MPSoC:inst\|MPSoC_memory_shared:memory_shared " "Elaborating entity \"MPSoC_memory_shared\" for hierarchy \"MPSoC:inst\|MPSoC_memory_shared:memory_shared\"" {  } { { "MPSoC/synthesis/MPSoC.v" "memory_shared" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_shared.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_shared.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_shared.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_shared.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_memory_shared.hex " "Parameter \"init_file\" = \"MPSoC_memory_shared.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893730 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_memory_shared.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_memory_shared.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765610893730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qc1 " "Found entity 1: altsyncram_1qc1" {  } { { "db/altsyncram_1qc1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/altsyncram_1qc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610893820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610893820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qc1 MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram\|altsyncram_1qc1:auto_generated " "Elaborating entity \"altsyncram_1qc1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_shared:memory_shared\|altsyncram:the_altsyncram\|altsyncram_1qc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610893821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MPSoC_mm_interconnect_0\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "mm_interconnect_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_0_s1_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "memory_0_s1_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "sysid_0_control_slave_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "addr_router" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router\|MPSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router\|MPSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "addr_router_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_001_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MPSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MPSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_002 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_002\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "addr_router_002" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_002_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_002:addr_router_002\|MPSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_002:addr_router_002\|MPSoC_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_003 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_003\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "addr_router_003" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_003_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_003:addr_router_003\|MPSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_003:addr_router_003\|MPSoC_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_003.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router\|MPSoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router\|MPSoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_001_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001\|MPSoC_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001\|MPSoC_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_002 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_002\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_002" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_002_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002\|MPSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002\|MPSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_005 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_005:id_router_005 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_005\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_005:id_router_005\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_005" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610896992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_005_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_005:id_router_005\|MPSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_005_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_005:id_router_005\|MPSoC_mm_interconnect_0_id_router_005_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_006 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_006:id_router_006 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_006\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_006:id_router_006\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_006" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_006_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_006:id_router_006\|MPSoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_006_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_006:id_router_006\|MPSoC_mm_interconnect_0_id_router_006_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_007 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_007:id_router_007 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_007\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_007:id_router_007\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_007" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_007_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_007:id_router_007\|MPSoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_007_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_007:id_router_007\|MPSoC_mm_interconnect_0_id_router_007_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_010 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_010:id_router_010 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_010\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_010:id_router_010\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_010" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_010_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_010:id_router_010\|MPSoC_mm_interconnect_0_id_router_010_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_010_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_010:id_router_010\|MPSoC_mm_interconnect_0_id_router_010_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "limiter" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_demux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_demux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 3929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_mux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_mux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_demux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 4221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_demux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 4238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_mux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_mux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 4467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_irq_mapper MPSoC:inst\|MPSoC_irq_mapper:irq_mapper " "Elaborating entity \"MPSoC_irq_mapper\" for hierarchy \"MPSoC:inst\|MPSoC_irq_mapper:irq_mapper\"" {  } { { "MPSoC/synthesis/MPSoC.v" "irq_mapper" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_irq_mapper_001 MPSoC:inst\|MPSoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"MPSoC_irq_mapper_001\" for hierarchy \"MPSoC:inst\|MPSoC_irq_mapper_001:irq_mapper_001\"" {  } { { "MPSoC/synthesis/MPSoC.v" "irq_mapper_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "MPSoC/synthesis/MPSoC.v" "rst_controller" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "MPSoC/synthesis/MPSoC.v" "rst_controller_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "MPSoC/synthesis/MPSoC.v" "rst_controller_003" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/MPSoC.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610897274 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MPSoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MPSoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1765610898735 "|TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_itrace:the_MPSoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MPSoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MPSoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1765610898761 "|TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_itrace:the_MPSoC_cpu_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|Add8\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "Add8" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610905431 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|Add8\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "Add8" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610905431 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1765610905431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610905527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610905527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610905527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610905527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765610905527 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765610905527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765610905594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765610905594 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1765610906522 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1765610906522 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1765610906691 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1765610906691 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1765610906691 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1765610906691 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1765610906692 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1765610906692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1765610906707 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4764 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 393 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4764 -1 0 } } { "MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4477 -1 0 } } { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4477 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4504 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4504 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 752 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 752 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4796 -1 0 } } { "MPSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4796 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4755 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_timer_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1765610906892 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1765610906892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610909832 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "85 " "85 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1765610913040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610913427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1765610913554 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1765610913554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765610913658 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1765610913658 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610913767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1765610914296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765610915807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765610915807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6835 " "Implemented 6835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765610916878 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765610916878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5740 " "Implemented 5740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765610916878 ""} { "Info" "ICUT_CUT_TM_RAMS" "1088 " "Implemented 1088 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1765610916878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765610916878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765610916941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 12:58:36 2025 " "Processing ended: Sat Dec 13 12:58:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765610916941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765610916941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765610916941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765610916941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765610918854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765610918854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 12:58:38 2025 " "Processing started: Sat Dec 13 12:58:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765610918854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765610918854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPSoC_1 -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPSoC_1 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765610918855 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1765610920300 ""}
{ "Info" "0" "" "Project  = MPSoC_1" {  } {  } 0 0 "Project  = MPSoC_1" 0 0 "Fitter" 0 0 1765610920300 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1765610920301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1765610920564 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765610920644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765610920682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765610920683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765610920683 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a206 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a206\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a206"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a174 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a174\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a174"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a142 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a142\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a142"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a238 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a238\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a238"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a46 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a78 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a14 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a110 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a208 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a208\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a208"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a176 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a176\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a176"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a144 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a144\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a144"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a240 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a240\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a240"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a48 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a80 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a16 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a112 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a207 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a207\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a207"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a175 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a175\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a175"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a143 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a143\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a143"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a239 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a239\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a239"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a47 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a79 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a15 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a111 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a205 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a205\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a205"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a173 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a173\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a173"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a141 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a141\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a141"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a237 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a237\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a237"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a45 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a77 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a13 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a109 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a203 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a203\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a203"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a171 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a171\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a171"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a139 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a139\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a139"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a235 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a235\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a235"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a43 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a75 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a11 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a107 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a197 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a197\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a197"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a165 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a165\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a165"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a133 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a133\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a133"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a229 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a229\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a229"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a37 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a69 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a5 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a101 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a196 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a196\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a196"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a164 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a164\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a164"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a132 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a132\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a132"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a228 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a228\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a228"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a36 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a68 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a4 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a100 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a204 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a204\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a204"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a172 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a172\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a172"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a140 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a140\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a140"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a236 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a236\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a236"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a44 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a76 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a12 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a108 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a195 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a195\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a195"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a163 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a163\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a163"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a131 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a131\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a131"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a227 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a227\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a227"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a35 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a67 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a3 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a99 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a193 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a193\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a193"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a161 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a161\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a161"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a129 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a129\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a129"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a225 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a225\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a225"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a33 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a65 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a1 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a97 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a194 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a194\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a194"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a162 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a162\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a162"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a130 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a130\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a130"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a226 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a226\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a226"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a34 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a66 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a2 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a98 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a192 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a192\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a192"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a160 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a160\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a160"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a128 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a128\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a128"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a224 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a224\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a224"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a32 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a64 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a0 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a96 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a201 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a201\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a201"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a169 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a169\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a169"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a137 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a137\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a137"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a233 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a233\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a233"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a41 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a73 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a9 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a105 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a200 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a200\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a200"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a168 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a168\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a168"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a136 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a136\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a136"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a232 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a232\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a232"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a40 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a72 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a8 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a104 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a213 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a213\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a213"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a181 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a181\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a181"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a149 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a149\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a149"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a245 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a245\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a245"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a53 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a85 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a21 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a117 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a214 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a214\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a214"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a182 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a182\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a182"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a150 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a150\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a150"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a246 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a246\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a246"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a54 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a86 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a22 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a118 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a215 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a215\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a215"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a183 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a183\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a183"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a151 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a151\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a151"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a247 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a247\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a247"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a55 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a87 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a23 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a119 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a216 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a216\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a216"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a184 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a184\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a184"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a152 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a152\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a152"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a248 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a248\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a248"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a56 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a88 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a24 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a120 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a217 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a217\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a217"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a185 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a185\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a185"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a153 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a153\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a153"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a249 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a249\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a249"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a57 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a89 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a25 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a121 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a218 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a218\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a218"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a186 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a186\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a186"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a154 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a154\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a154"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a250 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a250\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a250"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a58 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a90 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a26 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a122 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a219 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a219\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a219"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a187 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a187\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a187"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a155 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a155\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a155"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a251 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a251\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a251"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a59 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a91 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a27 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a123 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a220 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a220\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a220"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a188 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a188\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a188"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a156 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a156\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a156"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a252 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a252\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a252"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a60 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a92 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a28 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a124 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a221 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a221\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a221"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a189 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a189\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a189"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a157 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a157\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a157"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a253 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a253\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a253"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a61 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a93 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a29 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a125 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a222 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a222\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a222"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a190 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a190\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a190"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a158 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a158\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a158"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a254 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a254\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a254"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a62 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a94 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a30 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a126 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a223 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a223\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a223"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a191 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a191\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a191"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a159 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a159\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a159"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a255 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a255\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a255"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a63 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a95 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a31 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a127 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a127"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a199 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a199\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a199"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a167 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a167\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a167"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a135 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a135\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a135"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a231 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a231\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a231"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a39 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a71 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a7 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a103 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a198 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a198\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a198"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a166 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a166\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a166"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a134 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a134\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a134"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a230 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a230\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a230"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a38 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a70 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a6 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a102 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a202 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a202\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a202"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a170 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a170\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a170"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a138 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a138\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a138"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a234 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a234\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a234"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a42 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a74 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a10 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a106 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a212 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a212\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a212"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a180 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a180\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a180"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a148 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a148\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a148"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a244 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a244\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a244"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a52 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a84 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a20 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a116 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a211 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a211\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a211"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a179 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a179\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a179"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a147 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a147\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a147"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a243 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a243\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a243"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a51 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a83 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a19 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a115 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a210 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a210\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a210"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a178 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a178\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a178"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a146 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a146\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a146"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a242 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a242\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a242"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a50 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a82 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a18 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a114 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a209 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a209\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a209"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a177 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a177\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a177"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a145 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a145\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a145"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a241 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a241\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a241"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a49 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a81 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a17 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a113 " "Atom \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_q7c1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_0:memory_0|altsyncram:the_altsyncram|altsyncram_q7c1:auto_generated|ram_block1a113"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a206 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a206\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a206"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a174 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a174\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a174"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a142 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a142\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a142"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a238 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a238\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a238"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a46 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a78 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a78"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a14 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a110 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a110"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a208 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a208\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a208"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a176 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a176\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a176"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a144 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a144\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a144"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a240 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a240\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a240"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a48 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a80 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a80"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a16 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a112 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a112"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a207 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a207\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a207"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a175 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a175\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a175"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a143 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a143\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a143"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a239 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a239\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a239"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a47 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a79 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a79"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a15 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a111 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a111"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a205 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a205\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a205"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a173 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a173\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a173"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a141 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a141\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a141"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a237 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a237\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a237"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a45 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a77 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a77"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a13 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a109 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a109"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a203 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a203\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a203"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a171 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a171\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a171"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a139 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a139\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a139"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a235 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a235\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a235"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a43 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a75 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a75"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a11 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a107 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a107"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a197 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a197\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a197"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a165 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a165\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a165"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a133 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a133\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a133"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a229 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a229\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a229"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a37 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a69 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a69"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a5 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a101 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a101"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a196 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a196\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a196"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a164 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a164\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a164"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a132 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a132\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a132"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a228 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a228\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a228"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a36 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a68 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a68"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a4 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a100 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a100"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a204 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a204\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a204"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a172 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a172\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a172"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a140 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a140\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a140"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a236 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a236\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a236"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a44 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a76 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a76"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a12 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a108 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a108"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a195 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a195\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a195"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a163 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a163\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a163"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a131 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a131\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a131"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a227 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a227\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a227"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a35 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a67 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a67"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a3 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a99 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a99"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a193 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a193\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a193"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a161 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a161\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a161"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a129 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a129\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a129"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a225 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a225\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a225"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a33 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a65 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a65"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a1 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a97 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a97"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a194 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a194\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a194"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a162 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a162\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a162"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a130 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a130\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a130"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a226 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a226\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a226"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a34 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a66 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a66"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a2 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a98 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a98"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a192 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a192\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a192"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a160 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a160\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a160"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a128 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a128\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a128"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a224 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a224\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a224"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a32 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a64 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a64"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a0 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a96 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a96"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a198 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a198\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a198"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a166 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a166\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a166"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a134 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a134\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a134"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a230 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a230\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a230"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a38 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a70 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a70"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a6 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a102 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a102"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a214 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a214\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a214"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a182 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a182\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a182"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a150 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a150\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a150"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a246 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a246\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a246"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a54 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a86 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a86"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a22 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a118 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a118"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a215 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a215\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a215"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a183 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a183\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a183"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a151 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a151\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a151"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a247 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a247\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a247"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a55 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a87 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a87"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a23 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a119 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a119"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a216 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a216\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a216"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a184 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a184\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a184"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a152 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a152\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a152"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a248 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a248\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a248"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a56 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a88 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a88"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a24 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a120 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a120"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a217 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a217\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a217"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a185 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a185\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a185"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a153 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a153\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a153"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a249 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a249\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a249"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a57 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a89 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a89"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a25 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a121 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a121"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a218 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a218\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a218"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a186 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a186\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a186"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a154 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a154\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a154"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a250 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a250\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a250"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a58 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a90 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a90"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a26 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a122 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a122"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a199 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a199\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a199"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a167 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a167\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a167"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a135 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a135\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a135"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a231 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a231\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a231"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a39 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a71 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a71"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a7 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a103 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a103"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a202 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a202\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a202"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a170 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a170\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a170"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a138 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a138\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a138"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a234 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a234\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a234"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a42 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a74 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a74"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a10 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a106 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a106"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a200 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a200\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a200"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a168 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a168\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a168"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a136 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a136\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a136"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a232 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a232\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a232"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a40 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a72 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a72"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a8 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a104 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a104"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a201 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a201\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a201"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a169 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a169\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a169"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a137 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a137\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a137"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a233 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a233\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a233"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a41 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a73 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a73"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a9 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a105 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a105"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a213 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a213\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a213"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a181 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a181\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a181"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a149 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a149\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a149"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a245 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a245\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a245"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a53 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a85 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a85"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a21 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a117 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a117"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a219 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a219\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a219"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a187 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a187\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a187"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a155 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a155\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a155"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a251 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a251\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a251"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a59 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a91 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a91"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a27 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a123 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a123"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a220 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a220\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a220"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a188 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a188\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a188"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a156 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a156\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a156"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a252 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a252\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a252"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a60 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a92 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a92"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a28 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a124 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a124"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a221 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a221\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a221"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a189 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a189\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a189"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a157 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a157\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a157"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a253 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a253\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a253"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a61 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a93 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a93"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a29 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a125 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a125"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a222 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a222\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a222"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a190 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a190\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a190"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a158 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a158\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a158"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a254 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a254\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a254"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a62 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a94 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a94"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a30 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a126 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a126"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a223 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a223\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a223"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a191 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a191\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a191"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a159 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a159\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a159"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a255 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a255\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a255"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a63 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a95 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a95"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a31 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a127 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a127"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a212 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a212\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a212"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a180 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a180\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a180"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a148 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a148\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a148"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a244 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a244\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a244"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a52 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a84 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a84"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a20 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a116 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a116"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a211 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a211\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a211"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a179 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a179\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a179"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a147 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a147\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a147"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a243 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a243\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a243"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a51 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a83 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a83"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a19 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a115 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a115"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a210 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a210\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a210"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a178 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a178\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a178"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a146 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a146\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a146"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a242 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a242\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a242"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a50 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a82 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a82"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a18 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a114 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a114"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a209 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a209\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a209"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a177 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a177\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a177"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a145 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a145\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a145"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a241 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a241\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a241"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a49 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a81 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a81"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a17 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a113 " "Atom \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_r7c1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1765610920787 "|TopLevel|MPSoC:inst|MPSoC_memory_1:memory_1|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ram_block1a113"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1765610920787 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765610921310 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765610921332 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765610921907 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765610921907 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31834 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765610921922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31836 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765610921922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31838 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765610921922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31840 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765610921922 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31842 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765610921922 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765610921922 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765610922011 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/TopLevel.bdf" { { 512 776 944 528 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765610923186 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/TopLevel.bdf" { { 472 776 944 488 "reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1765610923186 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1765610923186 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1765610924151 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1765610924151 ""}
{ "Info" "ISTA_SDC_FOUND" "MPSoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'MPSoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765610924274 ""}
{ "Info" "ISTA_SDC_FOUND" "MPSoC/synthesis/submodules/MPSoC_cpu_1.sdc " "Reading SDC File: 'MPSoC/synthesis/submodules/MPSoC_cpu_1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765610924287 ""}
{ "Info" "ISTA_SDC_FOUND" "MPSoC/synthesis/submodules/MPSoC_cpu_0.sdc " "Reading SDC File: 'MPSoC/synthesis/submodules/MPSoC_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765610924310 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1765610924355 "|TopLevel|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765610924476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765610924476 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1765610924476 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1765610924476 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765610924476 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924476 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1765610924476 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765610924476 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924961 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/TopLevel.bdf" { { 512 776 944 528 "clock" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31824 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924961 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 30992 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31238 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924961 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924961 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31076 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924962 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31098 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 11560 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 12201 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924962 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 12240 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924962 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924962 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/TopLevel.bdf" { { 472 776 944 488 "reset" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31825 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924962 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 4622 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924963 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 7327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924963 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924963 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 7546 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 8405 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924964 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924964 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 440 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 9808 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924964 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924964 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 6477 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31821 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924964 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924964 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 246 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 31422 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node MPSoC:inst\|MPSoC_cpu_0:cpu_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 7546 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_001|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 8823 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924965 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|resetrequest  " "Automatically promoted node MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 12201 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924965 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 12240 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924965 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924965 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 325 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 1764 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924966 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node MPSoC:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 9394 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765610924966 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765610924966 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 403 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924966 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 12240 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924966 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller_003|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 12201 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node MPSoC:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765610924966 ""}  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/MPSoC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MPSoC:inst|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" { { 0 { 0 ""} 0 11560 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765610924966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765610926325 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765610926336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765610926336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765610926349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765610926363 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765610926374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765610926374 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765610926384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765610926533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1765610926545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765610926545 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765610927083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765610932635 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "432 M9K 788 " "Selected device has 432 memory locations of type M9K. The current design requires 788 memory locations of type M9K to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Quartus II" 0 -1 1765610936256 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "182% M9K memory block locations required " "Memory usage required for the design in the current device: 182% M9K memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Quartus II" 0 -1 1765610936256 ""}  } { { "c:/altera/13.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1765610936256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765610936257 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765610936257 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1765610939597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/output_files/TopLevel.fit.smsg " "Generated suppressed messages file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765610940271 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5076 " "Peak virtual memory: 5076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765610942340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 13 12:59:02 2025 " "Processing ended: Sat Dec 13 12:59:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765610942340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765610942340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765610942340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765610942340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 23 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 23 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765610943291 ""}
