#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Aug 15 14:21:09 2016
# Process ID: 2244
# Current directory: C:/Users/bannisjack/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5820 C:\Users\bannisjack\VGA\VGA.xpr
# Log file: C:/Users/bannisjack/VGA/vivado.log
# Journal file: C:/Users/bannisjack/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bannisjack/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -mode post-implementation -type timing -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-64] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bannisjack/VGA/.Xil/Vivado-2244-sojourn/dcp/top_module.xdc]
Finished Parsing XDC File [C:/Users/bannisjack/VGA/.Xil/Vivado-2244-sojourn/dcp/top_module.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1037.617 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1037.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.988 ; gain = 304.840
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/VGA_TB_time_impl.v"
write_verilog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.008 ; gain = 108.020
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/VGA_TB_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/VGA_TB_time_impl.v
INFO: [USF-XSim-35] SDF generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/VGA_TB_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/impl/timing/simulate.bat
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1577.051 ; gain = 736.902
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 15 14:26:32 2016...
