// Seed: 3096114818
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output tri1 id_1;
  supply1 [-1  +  -1 : 1] id_3 = {1 - -1 < id_3{""}} + 1;
  assign id_3 = id_3;
  logic [7:0][-1 : (  -1  )] id_4;
  assign id_1 = -1;
  assign id_1 = 1 - id_4 === -1 == id_4;
endmodule
module module_1 #(
    parameter id_13 = 32'd61
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1 : 1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_11,
      id_4
  );
  wire id_14;
  wire [id_13 : -1] id_15;
endmodule
