# Sequential Circuits: Latches

In this lab, you learned about the basic building block of sequential circuits: the latch.

## Rubric

| Item | Description | Value |
| ---- | ----------- | ----- |
| Summary Answers | Your writings about what you learned in this lab. | 25% |
| Question 1 | Your answers to the question | 25% |
| Question 2 | Your answers to the question | 25% |
| Question 3 | Your answers to the question | 25% |

## Lab Questions

###  Why can we not just use structural Verilog to implement latches?
The reason is that what we can get is very reliant on the information we currently have. As such, we need to be able to if statement to properly assign our values.

### What is the meaning of always @(*) in a sensitivity block?
It means that it will be synchronous to everything.

### What importance is memory to digital circuits?
It allows the storage of specific memory that may be needed in the future.
