# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Parts/HZ_Counter.v" \
"../../../../Module_12.srcs/sources_1/new/RTM_FSM.v" \
"../../../../../Parts/stopwatch_ssd_driver.v" \
"../../../../Module_12.srcs/sources_1/new/LSFR.v" \
"../../../../Module_12.ip_user_files/bd/SSD_TEST/ip/SSD_TEST_HZ_Counter_0_0/sim/SSD_TEST_HZ_Counter_0_0.v" \
"../../../../Module_12.ip_user_files/bd/SSD_TEST/ip/SSD_TEST_RTM_FSM_0_0/sim/SSD_TEST_RTM_FSM_0_0.v" \
"../../../../Module_12.ip_user_files/bd/SSD_TEST/ip/SSD_TEST_stopwatch_ssd_driver_0_0/sim/SSD_TEST_stopwatch_ssd_driver_0_0.v" \
"../../../../Module_12.ip_user_files/bd/SSD_TEST/ip/SSD_TEST_LSFR_0_0/sim/SSD_TEST_LSFR_0_0.v" \
"../../../../Module_12.ip_user_files/bd/SSD_TEST/sim/SSD_TEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
