/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1247-193
+ date
Wed Jan 29 15:48:35 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1738165715
+ CACTUS_STARTTIME=1738165715
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.17.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.17.0
Compile date:      Jan 29 2025 (15:41:51)
Run date:          Jan 29 2025 (15:48:35+0000)
Run host:          fv-az1247-193.grvplcbrxqwulonopmolb0o12f.dx.internal.cloudapp.net (pid=130312)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1247-193
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364588KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=61453146-126a-3148-9b66-e6ec50fe4dda, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az1247-193, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364588KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00133432 sec
      iterations=10000000... time=0.0125041 sec
      iterations=100000000... time=0.123991 sec
      iterations=900000000... time=1.11398 sec
      iterations=900000000... time=0.836889 sec
      result: 6.49597 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196803 sec
      iterations=10000000... time=0.0197443 sec
      iterations=100000000... time=0.197359 sec
      iterations=600000000... time=1.18411 sec
      result: 16.2148 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187893 sec
      iterations=10000000... time=0.0185605 sec
      iterations=100000000... time=0.185597 sec
      iterations=600000000... time=1.11564 sec
      result: 8.60493 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125433 sec
      iterations=10000... time=0.0012469 sec
      iterations=100000... time=0.0123636 sec
      iterations=1000000... time=0.12376 sec
      iterations=9000000... time=1.11334 sec
      result: 1.23704 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000502163 sec
      iterations=10000... time=0.00460824 sec
      iterations=100000... time=0.0462568 sec
      iterations=1000000... time=0.462477 sec
      iterations=2000000... time=0.930763 sec
      iterations=4000000... time=1.85966 sec
      result: 4.64915 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=7.11e-07 sec
      iterations=10... time=5.37e-06 sec
      iterations=100... time=3.8602e-05 sec
      iterations=1000... time=0.000293687 sec
      iterations=10000... time=0.00251928 sec
      iterations=100000... time=0.0243862 sec
      iterations=1000000... time=0.243682 sec
      iterations=5000000... time=1.2194 sec
      result: 100.771 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.2374e-05 sec
      iterations=10... time=6.0011e-05 sec
      iterations=100... time=0.000447162 sec
      iterations=1000... time=0.00447448 sec
      iterations=10000... time=0.0432429 sec
      iterations=100000... time=0.432187 sec
      iterations=300000... time=1.29655 sec
      result: 90.9837 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.626e-06 sec
      iterations=10000... time=3.0917e-05 sec
      iterations=100000... time=0.000254033 sec
      iterations=1000000... time=0.00248635 sec
      iterations=10000000... time=0.0247547 sec
      iterations=100000000... time=0.247435 sec
      iterations=400000000... time=0.989746 sec
      iterations=800000000... time=1.98004 sec
      result: 0.309381 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=3.0266e-05 sec
      iterations=10000... time=0.000153505 sec
      iterations=100000... time=0.00100943 sec
      iterations=1000000... time=0.0101268 sec
      iterations=10000000... time=0.10192 sec
      iterations=100000000... time=1.0091 sec
      result: 1.26138 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.81e-07 sec
      iterations=10... time=3.928e-06 sec
      iterations=100... time=3.808e-05 sec
      iterations=1000... time=0.000270714 sec
      iterations=10000... time=0.00261899 sec
      iterations=100000... time=0.0260896 sec
      iterations=1000000... time=0.260732 sec
      iterations=4000000... time=1.04292 sec
      result: 94.2587 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1962e-05 sec
      iterations=10... time=6.1474e-05 sec
      iterations=100... time=0.000492275 sec
      iterations=1000... time=0.00435052 sec
      iterations=10000... time=0.0428845 sec
      iterations=100000... time=0.429409 sec
      iterations=300000... time=1.28988 sec
      result: 91.4538 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.305e-05 sec
      iterations=10... time=0.000409481 sec
      iterations=100... time=0.00471032 sec
      iterations=1000... time=0.040801 sec
      iterations=10000... time=0.401037 sec
      iterations=30000... time=1.15769 sec
      result: 0.044779 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000140721 sec
      iterations=10... time=0.00137091 sec
      iterations=100... time=0.0149019 sec
      iterations=1000... time=0.145062 sec
      iterations=8000... time=1.12124 sec
      result: 0.174014 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00389086 sec
      iterations=10... time=0.0373464 sec
      iterations=100... time=0.354743 sec
      iterations=300... time=1.07447 sec
      result: 0.435813 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136675 sec
      iterations=10000000... time=0.0124314 sec
      iterations=100000000... time=0.123803 sec
      iterations=900000000... time=1.11422 sec
      iterations=900000000... time=0.837406 sec
      result: 6.50253 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196875 sec
      iterations=10000000... time=0.0197373 sec
      iterations=100000000... time=0.197335 sec
      iterations=600000000... time=1.1841 sec
      result: 16.2148 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186258 sec
      iterations=10000000... time=0.019028 sec
      iterations=100000000... time=0.186909 sec
      iterations=600000000... time=1.11677 sec
      result: 8.59625 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124767 sec
      iterations=10000... time=0.00123451 sec
      iterations=100000... time=0.0123687 sec
      iterations=1000000... time=0.123637 sec
      iterations=9000000... time=1.11326 sec
      result: 1.23695 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000407803 sec
      iterations=10000... time=0.00389453 sec
      iterations=100000... time=0.0389204 sec
      iterations=1000000... time=0.389923 sec
      iterations=3000000... time=1.16842 sec
      result: 3.89473 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.555e-07 sec
      iterations=10... time=3.181e-06 sec
      iterations=100... time=3.4334e-05 sec
      iterations=1000... time=0.000299873 sec
      iterations=10000... time=0.00259811 sec
      iterations=100000... time=0.0243906 sec
      iterations=1000000... time=0.245349 sec
      iterations=4000000... time=0.975726 sec
      iterations=8000000... time=1.95387 sec
      result: 100.625 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.3705e-06 sec
      iterations=10... time=5.50075e-05 sec
      iterations=100... time=0.000464759 sec
      iterations=1000... time=0.00461262 sec
      iterations=10000... time=0.0463466 sec
      iterations=100000... time=0.467525 sec
      iterations=200000... time=0.961812 sec
      iterations=400000... time=1.92464 sec
      result: 81.7227 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.2155e-06 sec
      iterations=10000... time=3.2926e-05 sec
      iterations=100000... time=0.000283718 sec
      iterations=1000000... time=0.00257598 sec
      iterations=10000000... time=0.0255929 sec
      iterations=100000000... time=0.247548 sec
      iterations=400000000... time=0.994285 sec
      iterations=800000000... time=1.98153 sec
      result: 0.309615 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.1431e-05 sec
      iterations=10000... time=9.32785e-05 sec
      iterations=100000... time=0.00093284 sec
      iterations=1000000... time=0.00923926 sec
      iterations=10000000... time=0.0924632 sec
      iterations=100000000... time=0.937645 sec
      iterations=200000000... time=1.87867 sec
      result: 1.17417 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=3.7365e-06 sec
      iterations=100... time=3.61825e-05 sec
      iterations=1000... time=0.00033055 sec
      iterations=10000... time=0.00274738 sec
      iterations=100000... time=0.0268803 sec
      iterations=1000000... time=0.269158 sec
      iterations=4000000... time=1.07815 sec
      result: 91.1785 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.9585e-06 sec
      iterations=10... time=6.15295e-05 sec
      iterations=100... time=0.000555933 sec
      iterations=1000... time=0.0044787 sec
      iterations=10000... time=0.0438507 sec
      iterations=100000... time=0.44974 sec
      iterations=200000... time=0.888765 sec
      iterations=400000... time=1.74666 sec
      result: 90.0499 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.0204e-05 sec
      iterations=10... time=9.8443e-05 sec
      iterations=100... time=0.000960696 sec
      iterations=1000... time=0.0101653 sec
      iterations=10000... time=0.100294 sec
      iterations=100000... time=1.00234 sec
      result: 0.172397 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.4212e-05 sec
      iterations=10... time=0.000374005 sec
      iterations=100... time=0.00377661 sec
      iterations=1000... time=0.0353399 sec
      iterations=10000... time=0.349828 sec
      iterations=30000... time=1.04032 sec
      result: 0.70331 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000840277 sec
      iterations=10... time=0.0107087 sec
      iterations=100... time=0.109104 sec
      iterations=1000... time=1.10555 sec
      result: 1.41187 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jan 29 15:49:33 UTC 2025
+ echo Done.
Done.
  Elapsed time: 58.3 s
