Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 25 20:27:53 2020
| Host         : DESKTOP-CI69V0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.324        0.000                      0                   24        0.226        0.000                      0                   24        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.324        0.000                      0                   24        0.226        0.000                      0                   24        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.286ns (43.884%)  route 2.923ns (56.116%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  led_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.793    led_reg[15]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 f  led_reg[15]_i_5/O[1]
                         net (fo=5, routed)           0.746     8.873    counter__0[9]
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.303     9.176 r  led[15]_i_6/O
                         net (fo=2, routed)           0.452     9.628    led[15]_i_6_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.150     9.778 r  led[3]_i_1/O
                         net (fo=4, routed)           0.504    10.282    p_0_out[3]
    SLICE_X43Y60         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_CE)      -0.409    14.607    led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.286ns (43.884%)  route 2.923ns (56.116%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  led_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.793    led_reg[15]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 f  led_reg[15]_i_5/O[1]
                         net (fo=5, routed)           0.746     8.873    counter__0[9]
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.303     9.176 r  led[15]_i_6/O
                         net (fo=2, routed)           0.452     9.628    led[15]_i_6_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.150     9.778 r  led[3]_i_1/O
                         net (fo=4, routed)           0.504    10.282    p_0_out[3]
    SLICE_X43Y60         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_CE)      -0.409    14.607    led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.286ns (43.884%)  route 2.923ns (56.116%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  led_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.793    led_reg[15]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 f  led_reg[15]_i_5/O[1]
                         net (fo=5, routed)           0.746     8.873    counter__0[9]
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.303     9.176 r  led[15]_i_6/O
                         net (fo=2, routed)           0.452     9.628    led[15]_i_6_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.150     9.778 r  led[3]_i_1/O
                         net (fo=4, routed)           0.504    10.282    p_0_out[3]
    SLICE_X43Y60         FDRE                                         r  led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_CE)      -0.409    14.607    led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.286ns (43.884%)  route 2.923ns (56.116%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  led_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.793    led_reg[15]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 f  led_reg[15]_i_5/O[1]
                         net (fo=5, routed)           0.746     8.873    counter__0[9]
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.303     9.176 r  led[15]_i_6/O
                         net (fo=2, routed)           0.452     9.628    led[15]_i_6_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.150     9.778 r  led[3]_i_1/O
                         net (fo=4, routed)           0.504    10.282    p_0_out[3]
    SLICE_X43Y60         FDRE                                         r  led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_CE)      -0.409    14.607    led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.260ns (43.359%)  route 2.952ns (56.641%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  led_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.793    led_reg[15]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 r  led_reg[15]_i_5/O[1]
                         net (fo=5, routed)           0.746     8.873    counter__0[9]
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.303     9.176 f  led[15]_i_6/O
                         net (fo=2, routed)           0.452     9.628    led[15]_i_6_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.752 r  led[15]_i_1/O
                         net (fo=2, routed)           0.533    10.285    p_0_out[15]
    SLICE_X43Y61         FDRE                                         r  led_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  led_reg[14]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.807    led_reg[14]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.260ns (43.816%)  route 2.898ns (56.184%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  led_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.793    led_reg[15]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.127 r  led_reg[15]_i_5/O[1]
                         net (fo=5, routed)           0.746     8.873    counter__0[9]
    SLICE_X42Y61         LUT6 (Prop_lut6_I2_O)        0.303     9.176 f  led[15]_i_6/O
                         net (fo=2, routed)           0.452     9.628    led[15]_i_6_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124     9.752 r  led[15]_i_1/O
                         net (fo=2, routed)           0.479    10.231    p_0_out[15]
    SLICE_X41Y60         FDRE                                         r  led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  led_reg[15]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.808    led_reg[15]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 2.128ns (44.716%)  route 2.631ns (55.284%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.992 r  led_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.809     8.801    counter__0[7]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.306     9.107 r  led[3]_i_3/O
                         net (fo=4, routed)           0.601     9.708    led[3]_i_3_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.832 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     9.832    p_1_in[1]
    SLICE_X43Y60         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[1]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.032    15.048    led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 2.128ns (44.745%)  route 2.628ns (55.255%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.992 r  led_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.809     8.801    counter__0[7]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.306     9.107 r  led[3]_i_3/O
                         net (fo=4, routed)           0.598     9.705    led[3]_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.829 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     9.829    p_1_in[0]
    SLICE_X43Y60         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    15.047    led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 2.128ns (47.501%)  route 2.352ns (52.499%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.992 r  led_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.809     8.801    counter__0[7]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.306     9.107 r  led[3]_i_3/O
                         net (fo=4, routed)           0.322     9.429    led[3]_i_3_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.553 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     9.553    p_1_in[2]
    SLICE_X43Y60         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[2]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.029    15.045    led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.128ns (47.533%)  route 2.349ns (52.467%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.552     5.073    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  reset_reg/Q
                         net (fo=10, routed)          0.894     6.485    reset
    SLICE_X42Y60         LUT5 (Prop_lut5_I4_O)        0.153     6.638 r  led[15]_i_8/O
                         net (fo=2, routed)           0.327     6.965    counter11_out
    SLICE_X40Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.714     7.679 r  led_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.679    led_reg[15]_i_4_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.992 r  led_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.809     8.801    counter__0[7]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.306     9.107 r  led[3]_i_3/O
                         net (fo=4, routed)           0.319     9.426    led[3]_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.550 r  led[3]_i_2/O
                         net (fo=1, routed)           0.000     9.550    p_1_in[3]
    SLICE_X43Y60         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  led_reg[3]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    15.047    led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ABab_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  ABab_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  ABab_reg[2]/Q
                         net (fo=10, routed)          0.101     1.692    L[0]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.098     1.790 r  reset_i_1/O
                         net (fo=1, routed)           0.000     1.790    reset_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
                         clock pessimism             -0.514     1.442    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     1.563    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ABab_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.400%)  route 0.103ns (29.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  ABab_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  ABab_reg[2]/Q
                         net (fo=10, routed)          0.103     1.694    L[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.098     1.792 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    counter__1[0]
    SLICE_X42Y60         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120     1.562    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.288ns (70.748%)  route 0.119ns (29.252%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.119     1.725    counter_reg[3]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.849 r  counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.849    counter__1[5]
    SLICE_X41Y61         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.105     1.563    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.321ns (72.941%)  route 0.119ns (27.059%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.119     1.725    counter_reg[3]
    SLICE_X41Y61         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.882 r  counter_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    counter__1[6]
    SLICE_X41Y61         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.105     1.563    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.861%)  route 0.181ns (42.139%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_reg[7]/Q
                         net (fo=6, routed)           0.181     1.765    counter_reg[7]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.810 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.810    counter[7]_i_2_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.873 r  counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    counter__1[7]
    SLICE_X41Y61         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.105     1.547    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.526%)  route 0.174ns (38.474%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  reset_reg/Q
                         net (fo=10, routed)          0.174     1.781    reset
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  led[15]_i_12/O
                         net (fo=1, routed)           0.000     1.826    led[15]_i_12_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  led_reg[15]_i_2/O[0]
                         net (fo=5, routed)           0.000     1.896    counter[0]
    SLICE_X41Y60         FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  led_reg[15]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.102     1.560    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.251ns (55.219%)  route 0.204ns (44.781%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[8]/Q
                         net (fo=6, routed)           0.204     1.786    counter_reg[8]
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  counter[10]_i_3/O
                         net (fo=1, routed)           0.000     1.831    counter[10]_i_3_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.896 r  counter_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    counter__1[9]
    SLICE_X41Y62         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.950%)  route 0.202ns (44.050%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[8]/Q
                         net (fo=6, routed)           0.202     1.784    counter_reg[8]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  counter[10]_i_4/O
                         net (fo=1, routed)           0.000     1.829    counter[10]_i_4_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  counter_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    counter__1[8]
    SLICE_X41Y62         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.256ns (55.942%)  route 0.202ns (44.058%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_reg[4]/Q
                         net (fo=6, routed)           0.202     1.785    counter_reg[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  counter[7]_i_5/O
                         net (fo=1, routed)           0.000     1.830    counter[7]_i_5_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  counter_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    counter__1[4]
    SLICE_X41Y61         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.105     1.547    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.252ns (52.151%)  route 0.231ns (47.849%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.231     1.813    counter_reg[10]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.858    counter[10]_i_2_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.924 r  counter_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    counter__1[10]
    SLICE_X41Y62         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   ABab_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   ABab_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y62   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y60   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y61   counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y62   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y62   counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y62   counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   led_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   ABab_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   ABab_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   ABab_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   ABab_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y62   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y60   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y61   counter_reg[6]/C



