// Seed: 3826758032
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  wire [-1 : !  1] id_3;
  wand id_4 = 1;
  uwire id_5 = -1 * id_1;
  logic id_6;
  ;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6[1 : 1],
    input wor id_7,
    input wor id_8,
    input uwire id_9
    , id_11
);
  module_0 modCall_1 (
      id_2,
      id_7
  );
endmodule
