{"vcs1":{"timestamp_begin":1729475600.464476504, "rt":1.41, "ut":0.27, "st":0.24}}
{"vcselab":{"timestamp_begin":1729475601.951876646, "rt":1.11, "ut":0.21, "st":0.05}}
{"link":{"timestamp_begin":1729475603.144262401, "rt":0.29, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729475599.860780768}
{"VCS_COMP_START_TIME": 1729475599.860780768}
{"VCS_COMP_END_TIME": 1729475604.460519491}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329576}}
{"stitch_vcselab": {"peak_mem": 215124}}
