Fitter report for TopLevel
Wed Apr 17 13:03:41 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|ALTSYNCRAM
 30. |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_0sf1:auto_generated|ALTSYNCRAM
 31. |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j281:auto_generated|ALTSYNCRAM
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 17 13:03:41 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; TopLevel                                   ;
; Top-level Entity Name              ; TopLevel                                   ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX22CF19C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,724 / 21,280 ( 13 % )                    ;
;     Total combinational functions  ; 2,403 / 21,280 ( 11 % )                    ;
;     Dedicated logic registers      ; 1,686 / 21,280 ( 8 % )                     ;
; Total registers                    ; 1805                                       ;
; Total pins                         ; 66 / 167 ( 40 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 11,444 / 774,144 ( 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                             ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                              ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   8.5%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; SDRAM_CAS_N    ; Incomplete set of assignments ;
; SDRAM_CKE      ; Incomplete set of assignments ;
; SDRAM_CS_N     ; Incomplete set of assignments ;
; SDRAM_RAS_N    ; Incomplete set of assignments ;
; SDRAM_WE_N     ; Incomplete set of assignments ;
; SDRAM_CLK      ; Incomplete set of assignments ;
; LED[7]         ; Incomplete set of assignments ;
; LED[6]         ; Incomplete set of assignments ;
; LED[5]         ; Incomplete set of assignments ;
; LED[4]         ; Incomplete set of assignments ;
; LED[3]         ; Incomplete set of assignments ;
; LED[2]         ; Incomplete set of assignments ;
; LED[1]         ; Incomplete set of assignments ;
; LED[0]         ; Incomplete set of assignments ;
; SDRAM_ADDR[12] ; Incomplete set of assignments ;
; SDRAM_ADDR[11] ; Incomplete set of assignments ;
; SDRAM_ADDR[10] ; Incomplete set of assignments ;
; SDRAM_ADDR[9]  ; Incomplete set of assignments ;
; SDRAM_ADDR[8]  ; Incomplete set of assignments ;
; SDRAM_ADDR[7]  ; Incomplete set of assignments ;
; SDRAM_ADDR[6]  ; Incomplete set of assignments ;
; SDRAM_ADDR[5]  ; Incomplete set of assignments ;
; SDRAM_ADDR[4]  ; Incomplete set of assignments ;
; SDRAM_ADDR[3]  ; Incomplete set of assignments ;
; SDRAM_ADDR[2]  ; Incomplete set of assignments ;
; SDRAM_ADDR[1]  ; Incomplete set of assignments ;
; SDRAM_ADDR[0]  ; Incomplete set of assignments ;
; SDRAM_BA[1]    ; Incomplete set of assignments ;
; SDRAM_BA[0]    ; Incomplete set of assignments ;
; SDRAM_DQM[3]   ; Incomplete set of assignments ;
; SDRAM_DQM[2]   ; Incomplete set of assignments ;
; SDRAM_DQM[1]   ; Incomplete set of assignments ;
; SDRAM_DQM[0]   ; Incomplete set of assignments ;
; SDRAM_DQ[31]   ; Incomplete set of assignments ;
; SDRAM_DQ[30]   ; Incomplete set of assignments ;
; SDRAM_DQ[29]   ; Incomplete set of assignments ;
; SDRAM_DQ[28]   ; Incomplete set of assignments ;
; SDRAM_DQ[27]   ; Incomplete set of assignments ;
; SDRAM_DQ[26]   ; Incomplete set of assignments ;
; SDRAM_DQ[25]   ; Incomplete set of assignments ;
; SDRAM_DQ[24]   ; Incomplete set of assignments ;
; SDRAM_DQ[23]   ; Incomplete set of assignments ;
; SDRAM_DQ[22]   ; Incomplete set of assignments ;
; SDRAM_DQ[21]   ; Incomplete set of assignments ;
; SDRAM_DQ[20]   ; Incomplete set of assignments ;
; SDRAM_DQ[19]   ; Incomplete set of assignments ;
; SDRAM_DQ[18]   ; Incomplete set of assignments ;
; SDRAM_DQ[17]   ; Incomplete set of assignments ;
; SDRAM_DQ[16]   ; Incomplete set of assignments ;
; SDRAM_DQ[15]   ; Incomplete set of assignments ;
; SDRAM_DQ[14]   ; Incomplete set of assignments ;
; SDRAM_DQ[13]   ; Incomplete set of assignments ;
; SDRAM_DQ[12]   ; Incomplete set of assignments ;
; SDRAM_DQ[11]   ; Incomplete set of assignments ;
; SDRAM_DQ[10]   ; Incomplete set of assignments ;
; SDRAM_DQ[9]    ; Incomplete set of assignments ;
; SDRAM_DQ[8]    ; Incomplete set of assignments ;
; SDRAM_DQ[7]    ; Incomplete set of assignments ;
; SDRAM_DQ[6]    ; Incomplete set of assignments ;
; SDRAM_DQ[5]    ; Incomplete set of assignments ;
; SDRAM_DQ[4]    ; Incomplete set of assignments ;
; SDRAM_DQ[3]    ; Incomplete set of assignments ;
; SDRAM_DQ[2]    ; Incomplete set of assignments ;
; SDRAM_DQ[1]    ; Incomplete set of assignments ;
; SDRAM_DQ[0]    ; Incomplete set of assignments ;
; INPUT_CLOCK    ; Incomplete set of assignments ;
+----------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                 ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[0]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[1]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[2]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[3]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[4]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[5]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[6]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rdata[7]                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
; SoC:inst|SoC_sdram:sdram|always5~0_wirecell                                                                          ; Deleted         ; Register Packing ; Fast Output Enable Register assignment ; COMBOUT   ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[0]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[0]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[1]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[1]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[2]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[2]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[3]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[3]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[4]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[4]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[5]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[5]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[6]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[6]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[7]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[7]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[8]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[8]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[9]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[9]~output                                                                                                                                                                                  ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[10]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[10]~output                                                                                                                                                                                 ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[11]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[11]~output                                                                                                                                                                                 ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_addr[12]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_ADDR[12]~output                                                                                                                                                                                 ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_bank[0]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[0]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_bank[1]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_BA[1]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[0]                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[0]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_WE_N~output                                                                                                                                                                                     ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[0]                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[1]                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[1]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CAS_N~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[1]                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[2]                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[2]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_RAS_N~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[2]                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[3]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_CS_N~output                                                                                                                                                                                     ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_cmd[3]                                                                                    ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[0]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[0]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[1]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[1]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[2]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[2]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[3]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[3]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[4]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[4]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[5]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[5]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[6]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[6]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[7]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[7]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[8]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[8]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[9]                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                       ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[9]                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                    ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[10]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[10]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[11]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[11]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[12]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[12]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[13]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[13]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[14]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[14]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[15]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[15]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[16]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[16]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[16]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[17]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[17]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[17]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[18]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[18]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[18]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[19]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[19]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[19]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[20]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[20]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[20]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[21]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[21]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[21]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[22]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[22]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[22]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[23]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[23]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[23]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[24]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[24]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[24]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[25]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[25]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[25]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[26]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[26]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[26]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[27]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[27]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[27]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[28]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[28]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[28]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[29]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[29]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[29]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[29]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[30]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[30]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[30]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[31]                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SoC:inst|SoC_sdram:sdram|m_data[31]~_Duplicate_1                                                                                                                                                      ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_data[31]                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQ[31]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_dqm[0]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[0]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_dqm[1]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[1]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_dqm[2]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[2]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|m_dqm[3]                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; SDRAM_DQM[3]~output                                                                                                                                                                                   ; I                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe                                                                                          ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_1                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe                                                                                          ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[31]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe                                                                                          ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_1                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_2                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_1                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[30]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_1                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_2                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_3                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_2                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[29]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_2                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_3                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_4                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_3                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[28]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_3                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_4                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_5                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_4                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[27]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_4                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_5                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_6                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_5                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[26]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_5                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_6                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_7                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_6                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[25]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_6                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_7                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_8                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_7                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[24]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_7                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_8                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_9                                                                                                                                                              ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_8                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[23]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_8                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_9                                                                             ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_10                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_9                                                                             ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[22]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_9                                                                             ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_10                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_11                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_10                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[21]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_10                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_11                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_12                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_11                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[20]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_11                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_12                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_13                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_12                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[19]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_12                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_13                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_14                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_13                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[18]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_13                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_14                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_15                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_14                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[17]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_14                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_15                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_16                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_15                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[16]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_15                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_16                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_17                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_16                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[15]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_16                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_17                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_18                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_17                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[14]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_17                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_18                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_19                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_18                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[13]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_18                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_19                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_20                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_19                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[12]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_19                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_20                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_21                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_20                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[11]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_20                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_21                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_22                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_21                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[10]~output                                                                                                                                                                                   ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_21                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_22                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_23                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_22                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[9]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_22                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_23                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_24                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_23                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[8]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_23                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_24                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_25                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_24                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[7]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_24                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_25                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_26                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_25                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[6]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_25                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_26                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_27                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_26                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[5]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_26                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_27                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_28                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_27                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[4]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_27                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_28                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_29                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_28                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[3]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_28                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_29                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_30                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_29                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[2]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_29                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_30                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_31                                                                                                                                                             ; Q                ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_30                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[1]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_30                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_31                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; SDRAM_DQ[0]~output                                                                                                                                                                                    ; OE               ;                       ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_31                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                       ;                  ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[0]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[0]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[1]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[1]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[2]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[2]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[3]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[3]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[4]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[4]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[5]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[5]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[6]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[6]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[7]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[7]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[8]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[8]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[9]                                                                                  ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[9]~input                                                                                                                                                                                     ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[10]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[10]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[11]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[11]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[12]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[12]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[13]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[13]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[14]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[14]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[15]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[15]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[16]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[16]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[17]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[17]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[18]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[18]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[19]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[19]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[20]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[20]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[21]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[21]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[22]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[22]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[23]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[23]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[24]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[24]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[25]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[25]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[26]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[26]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[27]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[27]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[28]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[28]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[29]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[29]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[30]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[30]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|SoC_sdram:sdram|za_data[31]                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; SDRAM_DQ[31]~input                                                                                                                                                                                    ; O                ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a0                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a1                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a2                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a3                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a4                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a5                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a6                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a7                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a8                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a9                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a10                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a11                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a12                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a13                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a14                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a15                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a16                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a17                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a18                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a19                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a20                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a21                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ram_block1a22                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a0                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a1                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a2                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a3                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a4                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a5                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a6                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a7                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a8                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a9                                 ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a10                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a11                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a12                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a13                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a14                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a15                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a16                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a17                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a18                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a19                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a20                                ; PORTBDATAOUT     ;                       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ram_block1a21                                ; PORTBDATAOUT     ;                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; SoC_sdram      ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[16]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[17]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[18]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[19]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[20]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[21]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[22]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[23]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[24]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[25]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[26]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[27]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[28]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[29]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[30]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[31]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; SoC_sdram      ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[16]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[17]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[18]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[19]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[20]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[21]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[22]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[23]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[24]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[25]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[26]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[27]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[28]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[29]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[30]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[31]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; SoC_sdram      ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4536 ) ; 0.00 % ( 0 / 4536 )        ; 0.00 % ( 0 / 4536 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4536 ) ; 0.00 % ( 0 / 4536 )        ; 0.00 % ( 0 / 4536 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4267 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 255 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,724 / 21,280 ( 13 % )  ;
;     -- Combinational with no register       ; 1038                     ;
;     -- Register only                        ; 321                      ;
;     -- Combinational with a register        ; 1365                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1156                     ;
;     -- 3 input functions                    ; 768                      ;
;     -- <=2 input functions                  ; 479                      ;
;     -- Register only                        ; 321                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2174                     ;
;     -- arithmetic mode                      ; 229                      ;
;                                             ;                          ;
; Total registers*                            ; 1,805 / 22,031 ( 8 % )   ;
;     -- Dedicated logic registers            ; 1,686 / 21,280 ( 8 % )   ;
;     -- I/O registers                        ; 119 / 751 ( 16 % )       ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 204 / 1,330 ( 15 % )     ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 66 / 167 ( 40 % )        ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )           ;
;     -- Dedicated input pins                 ; 3 / 16 ( 19 % )          ;
;                                             ;                          ;
; Global signals                              ; 10                       ;
; M9Ks                                        ; 7 / 84 ( 8 % )           ;
; Total block memory bits                     ; 11,444 / 774,144 ( 1 % ) ;
; Total block memory implementation bits      ; 64,512 / 774,144 ( 8 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )           ;
; Global clocks                               ; 10 / 20 ( 50 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )            ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )            ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )            ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 4%             ;
; Peak interconnect usage (total/H/V)         ; 22% / 21% / 23%          ;
; Maximum fan-out                             ; 1243                     ;
; Highest non-global fan-out                  ; 72                       ;
; Total fan-out                               ; 14796                    ;
; Average fan-out                             ; 3.18                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 2552 / 21280 ( 12 % ) ; 172 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register        ; 963                   ; 75                    ; 0                              ;
;     -- Register only                         ; 307                   ; 14                    ; 0                              ;
;     -- Combinational with a register         ; 1282                  ; 83                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1086                  ; 70                    ; 0                              ;
;     -- 3 input functions                     ; 723                   ; 45                    ; 0                              ;
;     -- <=2 input functions                   ; 436                   ; 43                    ; 0                              ;
;     -- Register only                         ; 307                   ; 14                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 2024                  ; 150                   ; 0                              ;
;     -- arithmetic mode                       ; 221                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 1708                  ; 97                    ; 0                              ;
;     -- Dedicated logic registers             ; 1589 / 21280 ( 7 % )  ; 97 / 21280 ( < 1 % )  ; 0 / 21280 ( 0 % )              ;
;     -- I/O registers                         ; 238                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 190 / 1330 ( 14 % )   ; 14 / 1330 ( 1 % )     ; 0 / 1330 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 66                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                            ; 11444                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 64512                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 7 / 84 ( 8 % )        ; 0 / 84 ( 0 % )        ; 0 / 84 ( 0 % )                 ;
; Clock control block                          ; 8 / 24 ( 33 % )       ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 55 / 139 ( 39 % )     ; 0 / 139 ( 0 % )       ; 0 / 139 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 32 / 139 ( 23 % )     ; 0 / 139 ( 0 % )       ; 0 / 139 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 1898                  ; 140                   ; 2                              ;
;     -- Registered Input Connections          ; 1718                  ; 106                   ; 0                              ;
;     -- Output Connections                    ; 269                   ; 176                   ; 1595                           ;
;     -- Registered Output Connections         ; 5                     ; 175                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 14195                 ; 1018                  ; 1606                           ;
;     -- Registered Connections                ; 7182                  ; 710                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 256                   ; 314                   ; 1597                           ;
;     -- sld_hub:auto_hub                      ; 314                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1597                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 41                    ; 23                    ; 2                              ;
;     -- Output Ports                          ; 40                    ; 40                    ; 4                              ;
;     -- Bidir Ports                           ; 32                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 29                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 26                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; INPUT_CLOCK ; V12   ; 4        ; 27           ; 0            ; 0            ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]         ; V15   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[1]         ; C14   ; 7        ; 43           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[2]         ; A17   ; 7        ; 46           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[3]         ; E15   ; 6        ; 52           ; 32           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[4]         ; C16   ; 7        ; 48           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[5]         ; A8    ; 8        ; 16           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[6]         ; F16   ; 6        ; 52           ; 32           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[7]         ; D15   ; 7        ; 46           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[0]  ; K15   ; 5        ; 52           ; 18           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[10] ; C9    ; 8        ; 18           ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[11] ; J16   ; 6        ; 52           ; 23           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[12] ; D9    ; 8        ; 18           ; 41           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[1]  ; C17   ; 7        ; 48           ; 41           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[2]  ; B10   ; 8        ; 21           ; 41           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[3]  ; A11   ; 8        ; 23           ; 41           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[4]  ; A10   ; 8        ; 23           ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[5]  ; K16   ; 5        ; 52           ; 18           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[6]  ; L18   ; 5        ; 52           ; 19           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[7]  ; C18   ; 7        ; 50           ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[8]  ; J17   ; 6        ; 52           ; 23           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_ADDR[9]  ; B9    ; 8        ; 21           ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_BA[0]    ; R10   ; 3        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_BA[1]    ; C10   ; 8        ; 25           ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_CAS_N    ; U13   ; 4        ; 29           ; 0            ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_CKE      ; V8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_CLK      ; N5    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_CS_N     ; U10   ; 3        ; 23           ; 0            ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_DQM[0]   ; V13   ; 4        ; 29           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_DQM[1]   ; R11   ; 4        ; 31           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_DQM[2]   ; C11   ; 8        ; 25           ; 41           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_DQM[3]   ; P10   ; 3        ; 25           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_RAS_N    ; M18   ; 5        ; 52           ; 19           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SDRAM_WE_N     ; M17   ; 5        ; 52           ; 15           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                      ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+
; SDRAM_DQ[0]  ; B13   ; 7        ; 31           ; 41           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_31 ; -                   ;
; SDRAM_DQ[10] ; D13   ; 7        ; 41           ; 41           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_21 ; -                   ;
; SDRAM_DQ[11] ; B16   ; 7        ; 38           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_20 ; -                   ;
; SDRAM_DQ[12] ; G18   ; 6        ; 52           ; 25           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_19 ; -                   ;
; SDRAM_DQ[13] ; B15   ; 7        ; 41           ; 41           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_18 ; -                   ;
; SDRAM_DQ[14] ; A18   ; 7        ; 46           ; 41           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_17 ; -                   ;
; SDRAM_DQ[15] ; D14   ; 7        ; 43           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_16 ; -                   ;
; SDRAM_DQ[16] ; G17   ; 6        ; 52           ; 27           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_15 ; -                   ;
; SDRAM_DQ[17] ; E10   ; 7        ; 29           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_14 ; -                   ;
; SDRAM_DQ[18] ; D12   ; 7        ; 31           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_13 ; -                   ;
; SDRAM_DQ[19] ; C13   ; 7        ; 36           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_12 ; -                   ;
; SDRAM_DQ[1]  ; E16   ; 6        ; 52           ; 32           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_30 ; -                   ;
; SDRAM_DQ[20] ; B18   ; 7        ; 50           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_11 ; -                   ;
; SDRAM_DQ[21] ; C15   ; 7        ; 41           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_10 ; -                   ;
; SDRAM_DQ[22] ; F15   ; 6        ; 52           ; 32           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_9  ; -                   ;
; SDRAM_DQ[23] ; D17   ; 6        ; 52           ; 31           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_8  ; -                   ;
; SDRAM_DQ[24] ; C12   ; 7        ; 36           ; 41           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_7  ; -                   ;
; SDRAM_DQ[25] ; F17   ; 6        ; 52           ; 25           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_6  ; -                   ;
; SDRAM_DQ[26] ; A16   ; 7        ; 38           ; 41           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_5  ; -                   ;
; SDRAM_DQ[27] ; A15   ; 7        ; 34           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_4  ; -                   ;
; SDRAM_DQ[28] ; D18   ; 6        ; 52           ; 31           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_3  ; -                   ;
; SDRAM_DQ[29] ; A14   ; 7        ; 34           ; 41           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_2  ; -                   ;
; SDRAM_DQ[2]  ; E12   ; 7        ; 41           ; 41           ; 21           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_29 ; -                   ;
; SDRAM_DQ[30] ; D10   ; 7        ; 29           ; 41           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_1  ; -                   ;
; SDRAM_DQ[31] ; G16   ; 6        ; 52           ; 27           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe               ; -                   ;
; SDRAM_DQ[3]  ; A13   ; 7        ; 31           ; 41           ; 14           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_28 ; -                   ;
; SDRAM_DQ[4]  ; F18   ; 6        ; 52           ; 30           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_27 ; -                   ;
; SDRAM_DQ[5]  ; E18   ; 6        ; 52           ; 30           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_26 ; -                   ;
; SDRAM_DQ[6]  ; H16   ; 6        ; 52           ; 28           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_25 ; -                   ;
; SDRAM_DQ[7]  ; G15   ; 6        ; 52           ; 28           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_24 ; -                   ;
; SDRAM_DQ[8]  ; D16   ; 7        ; 46           ; 41           ; 7            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_23 ; -                   ;
; SDRAM_DQ[9]  ; D11   ; 7        ; 31           ; 41           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; Fitter               ; 0 pF ; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_22 ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------+------+-------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                              ;
+----------+----------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+----------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                   ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                   ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                   ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                   ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE   ; Use as regular IO        ; SDRAM_DQ[12]        ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; SDRAM_DQ[5]         ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~       ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                   ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                   ; Dedicated Programming Pin ;
; D4       ; TDI                  ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; E5       ; TCK                  ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; E3       ; TMS                  ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; E4       ; TDO                  ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
+----------+----------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 6 / 26 ( 23 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 4        ; 5 / 28 ( 18 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 5 / 20 ( 25 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 16 / 18 ( 89 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 26 / 28 ( 93 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 9 / 23 ( 39 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 153        ; 8        ; LED[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 154        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 147        ; 8        ; SDRAM_ADDR[4]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; SDRAM_ADDR[3]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 137        ; 7        ; SDRAM_DQ[3]                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; SDRAM_DQ[29]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; SDRAM_DQ[27]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; SDRAM_DQ[26]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; LED[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 122        ; 7        ; SDRAM_DQ[14]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; SDRAM_ADDR[9]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 150        ; 8        ; SDRAM_ADDR[2]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 138        ; 7        ; SDRAM_DQ[0]                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; SDRAM_DQ[13]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 130        ; 7        ; SDRAM_DQ[11]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; SDRAM_DQ[20]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 156        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 151        ; 8        ; SDRAM_ADDR[10]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 145        ; 8        ; SDRAM_BA[1]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 146        ; 8        ; SDRAM_DQM[2]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 131        ; 7        ; SDRAM_DQ[24]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; SDRAM_DQ[19]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 7        ; LED[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 126        ; 7        ; SDRAM_DQ[21]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; LED[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 118        ; 7        ; SDRAM_ADDR[1]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 115        ; 7        ; SDRAM_ADDR[7]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; altera_reserved_tdi                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; SDRAM_ADDR[12]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 139        ; 7        ; SDRAM_DQ[30]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; SDRAM_DQ[9]                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; SDRAM_DQ[18]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; SDRAM_DQ[10]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; SDRAM_DQ[15]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; LED[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; SDRAM_DQ[8]                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 110        ; 6        ; SDRAM_DQ[23]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; SDRAM_DQ[28]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; altera_reserved_tms                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E4       ; 177        ; 9        ; altera_reserved_tdo                              ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E5       ; 175        ; 9        ; altera_reserved_tck                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; SDRAM_DQ[17]                                     ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; SDRAM_DQ[2]                                      ; bidir  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; LED[3]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; SDRAM_DQ[1]                                      ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; SDRAM_DQ[5]                                      ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; SDRAM_DQ[22]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 112        ; 6        ; LED[6]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F17      ; 102        ; 6        ; SDRAM_DQ[25]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; SDRAM_DQ[4]                                      ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; SDRAM_DQ[7]                                      ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 104        ; 6        ; SDRAM_DQ[31]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; SDRAM_DQ[16]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; SDRAM_DQ[12]                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; SDRAM_DQ[6]                                      ; bidir  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; SDRAM_ADDR[11]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; SDRAM_ADDR[8]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; SDRAM_ADDR[0]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; SDRAM_ADDR[5]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 85         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; SDRAM_ADDR[6]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M10      ; 48         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 87         ; 5        ; SDRAM_WE_N                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 94         ; 5        ; SDRAM_RAS_N                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; SDRAM_CLK                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 90         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 89         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; SDRAM_DQM[3]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P13      ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P16      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 46         ; 3        ; SDRAM_BA[0]                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; SDRAM_DQM[1]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 60         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R17      ; 82         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 84         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 40         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 54         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 55         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 63         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 64         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T18      ; 81         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 44         ; 3        ; SDRAM_CS_N                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 51         ; 4        ; SDRAM_CAS_N                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ; 66         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; SDRAM_CKE                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 41         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V10      ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 49         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V12      ; 50         ; 4        ; INPUT_CLOCK                                      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 52         ; 4        ; SDRAM_DQM[0]                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 57         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 58         ; 4        ; LED[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V17      ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V18      ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------+
; PLL Summary                                                                       ;
+-------------------------------+---------------------------------------------------+
; Name                          ; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|pll7 ;
+-------------------------------+---------------------------------------------------+
; SDC pin name                  ; inst|pll|sd1|pll7                                 ;
; PLL type                      ; MPLL                                              ;
; PLL mode                      ; Normal                                            ;
; Compensate clock              ; clock0                                            ;
; Compensated input/output pins ; --                                                ;
; Switchover type               ; --                                                ;
; Input frequency 0             ; 50.0 MHz                                          ;
; Input frequency 1             ; --                                                ;
; Nominal PFD frequency         ; 50.0 MHz                                          ;
; Nominal VCO frequency         ; 500.0 MHz                                         ;
; VCO post scale K counter      ; 2                                                 ;
; VCO frequency control         ; Auto                                              ;
; VCO phase shift step          ; 250 ps                                            ;
; VCO multiply                  ; --                                                ;
; VCO divide                    ; --                                                ;
; DPA multiply                  ; --                                                ;
; DPA divide                    ; --                                                ;
; DPA divider counter value     ; 1                                                 ;
; Freq min lock                 ; 30.0 MHz                                          ;
; Freq max lock                 ; 65.02 MHz                                         ;
; M VCO Tap                     ; 7                                                 ;
; M Initial                     ; 1                                                 ;
; M value                       ; 10                                                ;
; N value                       ; 1                                                 ;
; Charge pump current           ; setting 1                                         ;
; Loop filter resistance        ; setting 27                                        ;
; Loop filter capacitance       ; setting 0                                         ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                              ;
; Bandwidth type                ; Medium                                            ;
; Real time reconfigurable      ; Off                                               ;
; Scan chain MIF file           ; --                                                ;
; Preserve PLL counter order    ; Off                                               ;
; PLL location                  ; PLL_1                                             ;
; Inclk0 signal                 ; INPUT_CLOCK                                       ;
; Inclk1 signal                 ; --                                                ;
; Inclk0 signal type            ; Dedicated Pin                                     ;
; Inclk1 signal type            ; --                                                ;
+-------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------+
; Name                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name             ;
+---------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------+
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 9.00 (250 ps)    ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 1       ; 7       ; inst|pll|sd1|pll7|clk[0] ;
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[1] ; clock1       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)       ; 0.90 (250 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even ; --            ; 1       ; 7       ; inst|pll|sd1|pll7|clk[1] ;
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; -63 (-1750 ps) ; 9.00 (250 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; inst|pll|sd1|pll7|clk[2] ;
+---------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TopLevel                                                                                                       ; 2724 (1)    ; 1686 (0)                  ; 119 (119)     ; 11444       ; 7    ; 0            ; 0       ; 0         ; 0         ; 66   ; 0            ; 1038 (1)     ; 321 (0)           ; 1365 (0)         ; |TopLevel                                                                                                                                                                                                                                                                 ; work         ;
;    |SoC:inst|                                                                                                   ; 2551 (0)    ; 1589 (0)                  ; 0 (0)         ; 11444       ; 7    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 962 (0)      ; 307 (0)           ; 1282 (0)         ; |TopLevel|SoC:inst                                                                                                                                                                                                                                                        ; SoC          ;
;       |SoC_cpu:cpu|                                                                                             ; 1121 (733)  ; 595 (324)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 506 (389)    ; 91 (40)           ; 524 (304)        ; |TopLevel|SoC:inst|SoC_cpu:cpu                                                                                                                                                                                                                                            ; SoC          ;
;          |SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|                                                              ; 388 (84)    ; 271 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 117 (4)      ; 51 (5)            ; 220 (75)         ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci                                                                                                                                                                                                    ; SoC          ;
;             |SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|                           ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (0)       ; 42 (0)            ; 54 (0)           ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper                                                                                                                            ; SoC          ;
;                |SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|                          ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 38 (36)           ; 11 (9)           ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk                                                      ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|                                ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck                                                            ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|                                           ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy                                                                       ; work         ;
;             |SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|                                             ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 5 (5)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg                                                                                                                                              ; SoC          ;
;             |SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break                                                                                                                                                ; SoC          ;
;             |SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|                                               ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (1)             ; 8 (8)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug                                                                                                                                                ; SoC          ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; work         ;
;             |SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|                                                     ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 64 (64)      ; 1 (1)             ; 50 (50)          ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem                                                                                                                                                      ; SoC          ;
;                |SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram                                                                                                   ; SoC          ;
;                   |altsyncram:the_altsyncram|                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_j281:auto_generated|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j281:auto_generated                                          ; work         ;
;          |SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_0sf1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_0sf1:auto_generated                                                                                                                            ; work         ;
;          |SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b                                                                                                                                                                                     ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;                |altsyncram_1sf1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated                                                                                                                            ; work         ;
;       |SoC_high_resolution_timer:high_resolution_timer|                                                         ; 148 (148)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)      ; 30 (30)           ; 91 (91)          ; |TopLevel|SoC:inst|SoC_high_resolution_timer:high_resolution_timer                                                                                                                                                                                                        ; SoC          ;
;       |SoC_jtag_uart:jtag_uart|                                                                                 ; 160 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (16)      ; 17 (2)            ; 98 (20)          ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                ; SoC          ;
;          |SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r                                                                                                                                                                              ; SoC          ;
;             |scfifo:rfifo|                                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                 ; work         ;
;                |scfifo_dv21:auto_generated|                                                                     ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_k531:dpfifo|                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ; work         ;
;                      |cntr_rrb:rd_ptr_count|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_rrb:wr_ptr|                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr                                                                                                 ; work         ;
;                      |dpram_hp21:FIFOram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram                                                                                              ; work         ;
;                         |altsyncram_l5m1:altsyncram1|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1                                                                  ; work         ;
;          |SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w                                                                                                                                                                              ; SoC          ;
;             |scfifo:wfifo|                                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                 ; work         ;
;                |scfifo_dv21:auto_generated|                                                                     ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated                                                                                                                                      ; work         ;
;                   |a_dpfifo_k531:dpfifo|                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                  ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state                                                                                         ; work         ;
;                         |cntr_do7:count_usedw|                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                    ; work         ;
;                      |cntr_rrb:rd_ptr_count|                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count                                                                                           ; work         ;
;                      |cntr_rrb:wr_ptr|                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr                                                                                                 ; work         ;
;                      |dpram_hp21:FIFOram|                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram                                                                                              ; work         ;
;                         |altsyncram_l5m1:altsyncram1|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1                                                                  ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|                                                    ; 71 (71)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 15 (15)           ; 38 (38)          ; |TopLevel|SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                              ; work         ;
;       |SoC_led_out:led_out|                                                                                     ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 8 (8)             ; 8 (8)            ; |TopLevel|SoC:inst|SoC_led_out:led_out                                                                                                                                                                                                                                    ; SoC          ;
;       |SoC_mm_interconnect_0:mm_interconnect_0|                                                                 ; 97 (0)      ; 67 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 11 (0)            ; 57 (0)           ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_0_addr_router:addr_router|                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                ; SoC          ;
;          |altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                              ; SoC          ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                   ; SoC          ;
;          |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                              ; SoC          ;
;          |altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|       ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                 ; SoC          ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                        ; SoC          ;
;          |altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                   ; SoC          ;
;          |altera_merlin_slave_translator:high_resolution_timer_s1_translator|                                   ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 20 (20)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator                                                                                                                                             ; SoC          ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                        ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                  ; SoC          ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                   ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 9 (9)             ; 10 (10)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                             ; SoC          ;
;          |altera_merlin_traffic_limiter:limiter|                                                                ; 12 (12)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 7 (7)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                          ; SoC          ;
;       |SoC_mm_interconnect_1:mm_interconnect_1|                                                                 ; 436 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 142 (0)      ; 20 (0)            ; 274 (0)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_1_addr_router:addr_router|                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router                                                                                                                                                                  ; SoC          ;
;          |SoC_mm_interconnect_1_addr_router_001:addr_router_001|                                                ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001                                                                                                                                                          ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux_001|                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                        ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux|                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                            ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                    ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|                                                  ; 69 (66)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 62 (59)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                            ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                               ; SoC          ;
;          |SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|                                                      ; 54 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 51 (48)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                ; SoC          ;
;             |altera_merlin_arbitrator:arb|                                                                      ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                   ; SoC          ;
;          |SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                                      ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                ; SoC          ;
;          |SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001|                                              ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 21 (21)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                        ; SoC          ;
;          |altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 28 (28)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 19 (19)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                              ; SoC          ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                 ; SoC          ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                           ; SoC          ;
;          |altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                            ; SoC          ;
;          |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|             ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 7 (7)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                       ; SoC          ;
;          |altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 7 (7)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                         ; SoC          ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 23 (23)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                              ; SoC          ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                 ; 13 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 9 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                           ; SoC          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                          ; 13 (9)      ; 12 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (1)             ; 9 (9)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                  ; SoC          ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                   ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                   ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                     ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 12 (0)            ; 10 (0)           ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                               ; SoC          ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                          ; 23 (19)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 12 (10)           ; 10 (9)           ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                      ; SoC          ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                       ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                       ; work         ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                          ; SoC          ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                   ; SoC          ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                           ; 16 (16)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                     ; SoC          ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                    ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                              ; SoC          ;
;          |altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|         ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                   ; SoC          ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                      ; SoC          ;
;          |altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|                    ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent                                                                                                                              ; SoC          ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                ; SoC          ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                   ; SoC          ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                      ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                ; SoC          ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                          ; SoC          ;
;          |altera_merlin_slave_translator:led_out_s1_translator|                                                 ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator                                                                                                                                                           ; SoC          ;
;          |altera_merlin_slave_translator:pll_pll_slave_translator|                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |TopLevel|SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator                                                                                                                                                        ; SoC          ;
;       |SoC_pll:pll|                                                                                             ; 10 (7)      ; 5 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (0)             ; 6 (6)            ; |TopLevel|SoC:inst|SoC_pll:pll                                                                                                                                                                                                                                            ; SoC          ;
;          |SoC_pll_altpll_b6h2:sd1|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1                                                                                                                                                                                                                    ; SoC          ;
;          |SoC_pll_stdsync_sv6:stdsync2|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_pll:pll|SoC_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                               ; SoC          ;
;             |SoC_pll_dffpipe_l2c:dffpipe3|                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |TopLevel|SoC:inst|SoC_pll:pll|SoC_pll_stdsync_sv6:stdsync2|SoC_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                  ; SoC          ;
;       |SoC_sdram:sdram|                                                                                         ; 453 (285)   ; 285 (157)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 168 (161)    ; 62 (2)            ; 223 (99)         ; |TopLevel|SoC:inst|SoC_sdram:sdram                                                                                                                                                                                                                                        ; SoC          ;
;          |SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|                                        ; 197 (197)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 60 (60)           ; 130 (130)        ; |TopLevel|SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module                                                                                                                                                                          ; SoC          ;
;       |SoC_timer:timer|                                                                                         ; 144 (144)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 22 (22)           ; 99 (99)          ; |TopLevel|SoC:inst|SoC_timer:timer                                                                                                                                                                                                                                        ; SoC          ;
;       |altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|                                            ; 79 (11)     ; 62 (5)                    ; 0 (0)         ; 180         ; 2    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (6)       ; 22 (0)            ; 40 (5)           ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge                                                                                                                                                                                           ; SoC          ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                       ; 34 (22)     ; 27 (15)                   ; 0 (0)         ; 92          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 11 (2)            ; 16 (16)          ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                            ; SoC          ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                    ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                             ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                           ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                   ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                            ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                          ; work         ;
;             |altsyncram:mem_rtl_0|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 92          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                       ; work         ;
;                |altsyncram_60d1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 92          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated                                                                                                        ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                       ; 34 (22)     ; 30 (18)                   ; 0 (0)         ; 88          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 11 (2)            ; 19 (19)          ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                            ; SoC          ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                    ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 2 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                             ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                           ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                           ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                   ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                            ; SoC          ;
;                |altera_std_synchronizer:sync[0].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                          ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                          ; work         ;
;             |altsyncram:mem_rtl_0|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 88          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                       ; work         ;
;                |altsyncram_40d1:auto_generated|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 88          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated                                                                                                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                          ; SoC          ;
;          |altera_std_synchronizer_bundle:sync|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                      ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                    ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                              ; SoC          ;
;          |altera_std_synchronizer_bundle:sync|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                          ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                        ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller_002|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller_003|                                                              ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                              ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller_004|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_004                                                                                                                                                                                                             ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                  ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |TopLevel|SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ; SoC          ;
;    |sld_hub:auto_hub|                                                                                           ; 172 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (1)       ; 14 (0)            ; 83 (0)           ; |TopLevel|sld_hub:auto_hub                                                                                                                                                                                                                                                ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                            ; 171 (128)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (59)      ; 14 (14)           ; 83 (58)          ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                   ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                              ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                           ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                            ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |TopLevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; SDRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[0]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; SDRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; SDRAM_DQ[31]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[30]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[29]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[28]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[27]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[26]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[25]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[24]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[23]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[22]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[21]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[20]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[19]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[18]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[17]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[16]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SDRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; INPUT_CLOCK    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; SDRAM_DQ[31]        ;                   ;         ;
; SDRAM_DQ[30]        ;                   ;         ;
; SDRAM_DQ[29]        ;                   ;         ;
; SDRAM_DQ[28]        ;                   ;         ;
; SDRAM_DQ[27]        ;                   ;         ;
; SDRAM_DQ[26]        ;                   ;         ;
; SDRAM_DQ[25]        ;                   ;         ;
; SDRAM_DQ[24]        ;                   ;         ;
; SDRAM_DQ[23]        ;                   ;         ;
; SDRAM_DQ[22]        ;                   ;         ;
; SDRAM_DQ[21]        ;                   ;         ;
; SDRAM_DQ[20]        ;                   ;         ;
; SDRAM_DQ[19]        ;                   ;         ;
; SDRAM_DQ[18]        ;                   ;         ;
; SDRAM_DQ[17]        ;                   ;         ;
; SDRAM_DQ[16]        ;                   ;         ;
; SDRAM_DQ[15]        ;                   ;         ;
; SDRAM_DQ[14]        ;                   ;         ;
; SDRAM_DQ[13]        ;                   ;         ;
; SDRAM_DQ[12]        ;                   ;         ;
; SDRAM_DQ[11]        ;                   ;         ;
; SDRAM_DQ[10]        ;                   ;         ;
; SDRAM_DQ[9]         ;                   ;         ;
; SDRAM_DQ[8]         ;                   ;         ;
; SDRAM_DQ[7]         ;                   ;         ;
; SDRAM_DQ[6]         ;                   ;         ;
; SDRAM_DQ[5]         ;                   ;         ;
; SDRAM_DQ[4]         ;                   ;         ;
; SDRAM_DQ[3]         ;                   ;         ;
; SDRAM_DQ[2]         ;                   ;         ;
; SDRAM_DQ[1]         ;                   ;         ;
; SDRAM_DQ[0]         ;                   ;         ;
; INPUT_CLOCK         ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                ; Location               ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; INPUT_CLOCK                                                                                                                                                                                                                         ; PIN_V12                ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; INPUT_CLOCK                                                                                                                                                                                                                         ; PIN_V12                ; 41      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; SoC:inst|SoC_cpu:cpu|D_iw[4]                                                                                                                                                                                                        ; FF_X35_Y32_N11         ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|E_new_inst                                                                                                                                                                                                     ; FF_X31_Y31_N25         ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|E_valid                                                                                                                                                                                                        ; FF_X31_Y31_N5          ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                              ; LCCOMB_X25_Y30_N16     ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|F_valid~0                                                                                                                                                                                                      ; LCCOMB_X27_Y32_N0      ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                ; FF_X24_Y31_N15         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                               ; FF_X25_Y33_N17         ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|R_src1~11                                                                                                                                                                                                      ; LCCOMB_X30_Y32_N0      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                    ; LCCOMB_X30_Y29_N20     ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jxuir                    ; FF_X31_Y37_N1          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X31_Y35_N12     ; 15      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X31_Y37_N10     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X31_Y37_N6      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X31_Y37_N12     ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X30_Y37_N19         ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[17]~21                      ; LCCOMB_X35_Y37_N30     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[36]~29                      ; LCCOMB_X35_Y37_N12     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[3]~13                       ; LCCOMB_X34_Y37_N28     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0                       ; LCCOMB_X34_Y37_N2      ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0                       ; LCCOMB_X31_Y37_N24     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                  ; LCCOMB_X35_Y33_N0      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|resetrequest                                                                                                       ; FF_X30_Y36_N3          ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                            ; LCCOMB_X31_Y35_N18     ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[27]~18                                                                                                           ; LCCOMB_X31_Y35_N24     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                           ; LCCOMB_X28_Y35_N8      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|address[8]                                                                                                                                                             ; FF_X29_Y33_N17         ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[21]~30                                                                                                                                                                                            ; LCCOMB_X31_Y29_N24     ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg_nxt~1                                                                                                                                                                                            ; LCCOMB_X27_Y33_N30     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|W_rf_wren                                                                                                                                                                                                      ; LCCOMB_X29_Y32_N30     ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                    ; LCCOMB_X25_Y30_N14     ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|W_valid                                                                                                                                                                                                        ; FF_X28_Y33_N19         ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                          ; LCCOMB_X32_Y30_N30     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                          ; LCCOMB_X30_Y30_N14     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                ; LCCOMB_X32_Y30_N28     ; 31      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|always0~0                                                                                                                                                                  ; LCCOMB_X17_Y30_N0      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|always0~1                                                                                                                                                                  ; LCCOMB_X17_Y30_N6      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|control_wr_strobe                                                                                                                                                          ; LCCOMB_X18_Y31_N20     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_wr_strobe                                                                                                                                                         ; LCCOMB_X18_Y31_N4      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_wr_strobe                                                                                                                                                         ; LCCOMB_X18_Y31_N30     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|snap_strobe~0                                                                                                                                                              ; LCCOMB_X15_Y32_N2      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                         ; LCCOMB_X39_Y33_N22     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                         ; LCCOMB_X38_Y34_N4      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                          ; LCCOMB_X34_Y34_N24     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                    ; LCCOMB_X32_Y37_N8      ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0                                                                                                                                       ; LCCOMB_X32_Y37_N14     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                  ; LCCOMB_X34_Y37_N8      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                            ; FF_X30_Y34_N21         ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|ien_AF~2                                                                                                                                                                                           ; LCCOMB_X30_Y34_N0      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                            ; LCCOMB_X34_Y34_N18     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|read_0                                                                                                                                                                                             ; FF_X30_Y34_N7          ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                           ; LCCOMB_X39_Y33_N28     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                           ; LCCOMB_X39_Y33_N6      ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_led_out:led_out|always0~1                                                                                                                                                                                              ; LCCOMB_X28_Y34_N16     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                        ; LCCOMB_X23_Y27_N16     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                             ; LCCOMB_X22_Y28_N14     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                        ; LCCOMB_X23_Y28_N4      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                               ; LCCOMB_X24_Y27_N22     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                             ; LCCOMB_X26_Y24_N14     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                 ; LCCOMB_X29_Y26_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                 ; LCCOMB_X26_Y35_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                     ; LCCOMB_X27_Y35_N20     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~11                                                                   ; LCCOMB_X30_Y27_N16     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                       ; LCCOMB_X27_Y35_N16     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                 ; LCCOMB_X25_Y35_N20     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                               ; LCCOMB_X26_Y34_N28     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                        ; LCCOMB_X28_Y25_N10     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                        ; LCCOMB_X28_Y25_N22     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                        ; LCCOMB_X26_Y25_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                        ; LCCOMB_X26_Y25_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                        ; LCCOMB_X25_Y25_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                        ; LCCOMB_X25_Y25_N26     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                        ; LCCOMB_X28_Y25_N26     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2                                                                                    ; LCCOMB_X28_Y25_N4      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                         ; LCCOMB_X26_Y26_N2      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                             ; LCCOMB_X26_Y26_N22     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0]                                                                                                                                                                       ; PLL_1                  ; 1241    ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[1]                                                                                                                                                                       ; PLL_1                  ; 350     ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; SoC:inst|SoC_pll:pll|prev_reset                                                                                                                                                                                                     ; FF_X25_Y34_N27         ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|Selector27~6                                                                                                                                                                                               ; LCCOMB_X27_Y23_N0      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|Selector34~2                                                                                                                                                                                               ; LCCOMB_X27_Y23_N2      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|entry_0[61]~2                                                                                                                                ; LCCOMB_X29_Y26_N30     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|entry_1[61]~2                                                                                                                                ; LCCOMB_X29_Y26_N12     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|WideOr16~0                                                                                                                                                                                                 ; LCCOMB_X35_Y27_N16     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|active_rnw~3                                                                                                                                                                                               ; LCCOMB_X27_Y24_N10     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|m_addr[12]~0                                                                                                                                                                                               ; LCCOMB_X25_Y23_N22     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|m_state.000010000                                                                                                                                                                                          ; FF_X27_Y23_N11         ; 72      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|m_state.001000000                                                                                                                                                                                          ; FF_X26_Y23_N11         ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe                                                                                                                                                                                                         ; DDIOOECELL_X52_Y27_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                            ; DDIOOECELL_X29_Y41_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                           ; DDIOOECELL_X41_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                           ; DDIOOECELL_X50_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                           ; DDIOOECELL_X36_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                           ; DDIOOECELL_X31_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                           ; DDIOOECELL_X29_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                           ; DDIOOECELL_X52_Y27_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                           ; DDIOOECELL_X43_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                           ; DDIOOECELL_X46_Y41_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                           ; DDIOOECELL_X41_Y41_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                           ; DDIOOECELL_X52_Y25_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                            ; DDIOOECELL_X34_Y41_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                           ; DDIOOECELL_X38_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                           ; DDIOOECELL_X41_Y41_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                           ; DDIOOECELL_X31_Y41_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                           ; DDIOOECELL_X46_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                           ; DDIOOECELL_X52_Y28_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                           ; DDIOOECELL_X52_Y28_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                           ; DDIOOECELL_X52_Y30_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                           ; DDIOOECELL_X52_Y30_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                           ; DDIOOECELL_X31_Y41_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                           ; DDIOOECELL_X41_Y41_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                            ; DDIOOECELL_X52_Y31_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                           ; DDIOOECELL_X52_Y32_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                           ; DDIOOECELL_X31_Y41_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                            ; DDIOOECELL_X34_Y41_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                            ; DDIOOECELL_X38_Y41_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                            ; DDIOOECELL_X52_Y25_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                            ; DDIOOECELL_X36_Y41_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                            ; DDIOOECELL_X52_Y31_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                            ; DDIOOECELL_X52_Y32_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_timer:timer|always0~0                                                                                                                                                                                                  ; LCCOMB_X18_Y30_N2      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_timer:timer|always0~1                                                                                                                                                                                                  ; LCCOMB_X18_Y30_N4      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_timer:timer|control_wr_strobe                                                                                                                                                                                          ; LCCOMB_X16_Y27_N20     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_timer:timer|period_h_wr_strobe                                                                                                                                                                                         ; LCCOMB_X16_Y27_N6      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_timer:timer|period_l_wr_strobe                                                                                                                                                                                         ; LCCOMB_X16_Y27_N4      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|SoC_timer:timer|snap_strobe~0                                                                                                                                                                                              ; LCCOMB_X16_Y27_N8      ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                           ; LCCOMB_X24_Y28_N8      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                               ; LCCOMB_X28_Y34_N8      ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                               ; LCCOMB_X24_Y26_N26     ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|pending_read_count[2]~0                                                                                                                                       ; LCCOMB_X24_Y26_N30     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; FF_X1_Y20_N17          ; 197     ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; FF_X51_Y21_N17         ; 163     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_003|r_early_rst                                                                                                                                                                     ; FF_X27_Y37_N9          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                      ; FF_X27_Y37_N17         ; 644     ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                      ; FF_X27_Y37_N17         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                              ; FF_X28_Y40_N25         ; 146     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                  ; FF_X27_Y1_N1           ; 38      ; Async. clear               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                        ; JTAG_X0_Y35_N0         ; 183     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                        ; JTAG_X0_Y35_N0         ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                               ; FF_X21_Y36_N31         ; 71      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                    ; LCCOMB_X17_Y37_N22     ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                      ; LCCOMB_X17_Y37_N28     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                    ; LCCOMB_X21_Y36_N6      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                       ; LCCOMB_X22_Y37_N4      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                      ; LCCOMB_X22_Y37_N2      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                       ; LCCOMB_X23_Y36_N6      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                      ; LCCOMB_X23_Y36_N26     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                         ; LCCOMB_X23_Y37_N28     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                  ; LCCOMB_X22_Y36_N0      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                  ; LCCOMB_X16_Y37_N30     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                            ; LCCOMB_X22_Y36_N6      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                ; LCCOMB_X22_Y36_N20     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                ; LCCOMB_X23_Y36_N14     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                                 ; LCCOMB_X17_Y37_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                            ; LCCOMB_X18_Y37_N28     ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                            ; LCCOMB_X18_Y37_N14     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                    ; FF_X17_Y36_N7          ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                   ; FF_X19_Y36_N9          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                    ; FF_X21_Y36_N19         ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                    ; FF_X21_Y36_N27         ; 48      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                    ; FF_X21_Y36_N17         ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                             ; LCCOMB_X19_Y36_N10     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                   ; FF_X17_Y36_N21         ; 31      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                   ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; INPUT_CLOCK                                                                                                                            ; PIN_V12        ; 41      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|resetrequest          ; FF_X30_Y36_N3  ; 9       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0]                                                                          ; PLL_1          ; 1241    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[1]                                                                          ; PLL_1          ; 350     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X1_Y20_N17  ; 197     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X51_Y21_N17 ; 163     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst                                                                         ; FF_X27_Y37_N17 ; 644     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X28_Y40_N25 ; 146     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; FF_X27_Y1_N1   ; 38      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                           ; JTAG_X0_Y35_N0 ; 183     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:inst|SoC_sdram:sdram|m_state.000010000                                                                                                                                                                                          ; 72      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                               ; 71      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                 ; 70      ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|rd_address                                                                                                                                   ; 66      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|entry_0[61]~2                                                                                                                                ; 62      ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|entry_1[61]~2                                                                                                                                ; 62      ;
; SoC:inst|SoC_sdram:sdram|active_rnw~3                                                                                                                                                                                               ; 62      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                     ; 52      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_logic                                                                                                                                                                                                   ; 52      ;
; SoC:inst|SoC_cpu:cpu|E_alu_sub                                                                                                                                                                                                      ; 52      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                          ; 50      ;
; SoC:inst|SoC_sdram:sdram|m_state.000000010                                                                                                                                                                                          ; 49      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                    ; 48      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|jtag_ram_access                                                                                                          ; 48      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                          ; 47      ;
; SoC:inst|SoC_cpu:cpu|E_new_inst                                                                                                                                                                                                     ; 44      ;
; SoC:inst|SoC_cpu:cpu|D_iw[4]                                                                                                                                                                                                        ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                         ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                    ; 40      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                 ; 40      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|virtual_state_sdr~0                       ; 39      ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                ; 39      ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                ; 39      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_ld                                                                                                                                                                                                      ; 38      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|address[8]                                                                                                                                                             ; 36      ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                ; 35      ;
; SoC:inst|SoC_cpu:cpu|F_valid~0                                                                                                                                                                                                      ; 34      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 34      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                 ; 34      ;
; SoC:inst|SoC_sdram:sdram|always5~0                                                                                                                                                                                                  ; 34      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal6~1                                                                                                                                                                   ; 33      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal6~0                                                                                                                                                                   ; 33      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                               ; 33      ;
; SoC:inst|SoC_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                  ; 33      ;
; SoC:inst|SoC_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                  ; 33      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|always0~1                                                                                                                                                                  ; 32      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|always0~0                                                                                                                                                                  ; 32      ;
; SoC:inst|SoC_timer:timer|always0~1                                                                                                                                                                                                  ; 32      ;
; SoC:inst|SoC_timer:timer|always0~0                                                                                                                                                                                                  ; 32      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|snap_strobe~0                                                                                                                                                              ; 32      ;
; SoC:inst|SoC_timer:timer|snap_strobe~0                                                                                                                                                                                              ; 32      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal6~2                                                                                                                                                                   ; 32      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|Equal1~0                                                                                                         ; 32      ;
; SoC:inst|SoC_sdram:sdram|m_data[14]~0                                                                                                                                                                                               ; 32      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                           ; 32      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                         ; 32      ;
; SoC:inst|SoC_cpu:cpu|R_src1~11                                                                                                                                                                                                      ; 32      ;
; SoC:inst|SoC_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                 ; 32      ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[21]~30                                                                                                                                                                                            ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                   ; 31      ;
; SoC:inst|SoC_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                ; 31      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                            ; 30      ;
; SoC:inst|SoC_cpu:cpu|W_valid                                                                                                                                                                                                        ; 30      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                   ; 29      ;
; SoC:inst|SoC_cpu:cpu|D_iw[5]~1                                                                                                                                                                                                      ; 29      ;
; SoC:inst|SoC_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                            ; 29      ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                      ; 29      ;
; SoC:inst|SoC_cpu:cpu|W_rf_wr_data[29]~0                                                                                                                                                                                             ; 28      ;
; SoC:inst|SoC_cpu:cpu|R_src1~10                                                                                                                                                                                                      ; 27      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                    ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                         ; 26      ;
; SoC:inst|SoC_cpu:cpu|D_iw[3]                                                                                                                                                                                                        ; 26      ;
; SoC:inst|SoC_cpu:cpu|D_iw[2]                                                                                                                                                                                                        ; 26      ;
; SoC:inst|SoC_cpu:cpu|F_pc_sel_nxt.10~0                                                                                                                                                                                              ; 26      ;
; SoC:inst|SoC_sdram:sdram|refresh_request                                                                                                                                                                                            ; 25      ;
; SoC:inst|SoC_cpu:cpu|D_iw[14]                                                                                                                                                                                                       ; 24      ;
; SoC:inst|SoC_cpu:cpu|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                    ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                       ; 23      ;
; SoC:inst|SoC_sdram:sdram|za_valid                                                                                                                                                                                                   ; 23      ;
; SoC:inst|SoC_cpu:cpu|d_write                                                                                                                                                                                                        ; 23      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator|read_latency_shift_reg[0]                                                                                       ; 22      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                 ; 22      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                          ; 22      ;
; SoC:inst|SoC_sdram:sdram|m_state.000000001                                                                                                                                                                                          ; 22      ;
; SoC:inst|SoC_sdram:sdram|WideOr9~0                                                                                                                                                                                                  ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                        ; 21      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                                                                                       ; 21      ;
; SoC:inst|SoC_cpu:cpu|D_iw[12]                                                                                                                                                                                                       ; 21      ;
; SoC:inst|SoC_cpu:cpu|D_iw[15]                                                                                                                                                                                                       ; 21      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                    ; 21      ;
; SoC:inst|SoC_cpu:cpu|av_fill_bit~1                                                                                                                                                                                                  ; 20      ;
; SoC:inst|SoC_sdram:sdram|m_state.001000000                                                                                                                                                                                          ; 20      ;
; SoC:inst|SoC_cpu:cpu|D_iw[21]                                                                                                                                                                                                       ; 19      ;
; SoC:inst|SoC_cpu:cpu|D_iw[16]                                                                                                                                                                                                       ; 19      ;
; SoC:inst|SoC_cpu:cpu|D_iw[1]                                                                                                                                                                                                        ; 19      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                        ; 18      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[17]~21                      ; 18      ;
; SoC:inst|SoC_cpu:cpu|D_iw[0]                                                                                                                                                                                                        ; 18      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                     ; 18      ;
; SoC:inst|SoC_sdram:sdram|init_done                                                                                                                                                                                                  ; 18      ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                ; 18      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                ; 17      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 17      ;
; SoC:inst|SoC_timer:timer|period_h_wr_strobe                                                                                                                                                                                         ; 16      ;
; SoC:inst|SoC_timer:timer|period_l_wr_strobe                                                                                                                                                                                         ; 16      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_wr_strobe                                                                                                                                                         ; 16      ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_wr_strobe                                                                                                                                                         ; 16      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                            ; 16      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr~19                          ; 16      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|read_0                                                                                                                                                                                             ; 16      ;
; SoC:inst|SoC_cpu:cpu|R_src2_lo~0                                                                                                                                                                                                    ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                    ; 15      ;
; SoC:inst|SoC_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                    ; 15      ;
; SoC:inst|SoC_cpu:cpu|E_valid                                                                                                                                                                                                        ; 15      ;
; SoC:inst|SoC_cpu:cpu|D_iw[11]                                                                                                                                                                                                       ; 15      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                     ; 15      ;
; SoC:inst|SoC_cpu:cpu|d_read                                                                                                                                                                                                         ; 15      ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                           ; 14      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                           ; 14      ;
; SoC:inst|SoC_cpu:cpu|D_iw[13]                                                                                                                                                                                                       ; 14      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                       ; 14      ;
; SoC:inst|SoC_sdram:sdram|m_addr[0]~1                                                                                                                                                                                                ; 14      ;
; SoC:inst|SoC_sdram:sdram|m_state.100000000                                                                                                                                                                                          ; 14      ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|entries[0]                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                           ; 13      ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|src_payload~1                                                                                                                      ; 13      ;
; SoC:inst|SoC_cpu:cpu|D_iw[5]                                                                                                                                                                                                        ; 13      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[3]~13                       ; 13      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|read_latency_shift_reg[0]                                                                                                     ; 13      ;
; SoC:inst|SoC_sdram:sdram|m_addr[12]~0                                                                                                                                                                                               ; 13      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|uav_write~0                                                                                                             ; 13      ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|entries[1]                                                                                                                                   ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                   ; 12      ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|m0_read~0                                                                                                                                                     ; 12      ;
; SoC:inst|SoC_sdram:sdram|Equal0~4                                                                                                                                                                                                   ; 12      ;
; SoC:inst|SoC_sdram:sdram|i_state.011                                                                                                                                                                                                ; 12      ;
; SoC:inst|SoC_sdram:sdram|i_state.000                                                                                                                                                                                                ; 12      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                            ; 11      ;
; SoC:inst|SoC_cpu:cpu|D_iw[8]                                                                                                                                                                                                        ; 11      ;
; SoC:inst|SoC_cpu:cpu|Equal2~6                                                                                                                                                                                                       ; 11      ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_break                                                                                                                                                                                                   ; 11      ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                         ; 11      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; 11      ;
; SoC:inst|SoC_sdram:sdram|i_state.010                                                                                                                                                                                                ; 11      ;
; SoC:inst|SoC_sdram:sdram|i_state.101                                                                                                                                                                                                ; 11      ;
; SoC:inst|SoC_sdram:sdram|i_addr[12]                                                                                                                                                                                                 ; 11      ;
; SoC:inst|SoC_sdram:sdram|pending                                                                                                                                                                                                    ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                     ; 10      ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                      ; 10      ;
; SoC:inst|SoC_cpu:cpu|Equal131~0                                                                                                                                                                                                     ; 10      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                          ; 10      ;
; SoC:inst|SoC_cpu:cpu|D_iw[6]                                                                                                                                                                                                        ; 10      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; 10      ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|waitrequest                                                                                                              ; 10      ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                      ; 10      ;
; SoC:inst|SoC_sdram:sdram|m_state.000000100                                                                                                                                                                                          ; 10      ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                     ; 9       ;
; SoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                         ; 9       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal6~4                                                                                                                                                                   ; 9       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator|wait_latency_counter[0]                                                                                         ; 9       ;
; SoC:inst|SoC_cpu:cpu|hbreak_enabled                                                                                                                                                                                                 ; 9       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|s0_cmd_valid                                                                                                                                                  ; 9       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; 9       ;
; SoC:inst|SoC_sdram:sdram|m_state.010000000                                                                                                                                                                                          ; 9       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|Equal1~0                                                                                                                                     ; 9       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                     ; 8       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal6~3                                                                                                                                                                   ; 8       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator|wait_latency_counter[1]                                                                                         ; 8       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|wdata[1]~0                                                                                                                                       ; 8       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|rvalid~0                                                                                                                                                                                           ; 8       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; 8       ;
; SoC:inst|SoC_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                          ; 8       ;
; SoC:inst|SoC_cpu:cpu|av_ld_byte0_data[2]~0                                                                                                                                                                                          ; 8       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                             ; 8       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonAReg[4]                                                                                                               ; 8       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonAReg[2]                                                                                                               ; 8       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|write                                                                                                                                                                  ; 8       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                           ; 8       ;
; SoC:inst|SoC_cpu:cpu|D_ctrl_retaddr~0                                                                                                                                                                                               ; 8       ;
; SoC:inst|SoC_cpu:cpu|D_iw[7]                                                                                                                                                                                                        ; 8       ;
; SoC:inst|SoC_cpu:cpu|Equal2~2                                                                                                                                                                                                       ; 8       ;
; SoC:inst|SoC_sdram:sdram|i_count[1]                                                                                                                                                                                                 ; 8       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                          ; 8       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_exception                                                                                                                                                                                               ; 8       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|state                                                                                                                                            ; 8       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                             ; 8       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                     ; 8       ;
; SoC:inst|SoC_sdram:sdram|f_select                                                                                                                                                                                                   ; 8       ;
; SoC:inst|SoC_led_out:led_out|always0~1                                                                                                                                                                                              ; 8       ;
; SoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst                                                                                                                                                                      ; 8       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                 ; 8       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                               ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]~11                                                                   ; 7       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; 7       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_wr_strobe~1                                                                                                                                                       ; 7       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; 7       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; 7       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                            ; 7       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                      ; 7       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|Equal0~0                                                                                                                 ; 7       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonAReg[3]                                                                                                               ; 7       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                       ; 7       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[35]                  ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                               ; 7       ;
; SoC:inst|SoC_sdram:sdram|i_count[2]                                                                                                                                                                                                 ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; 7       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[21]~29                                                                                                                                                                                            ; 7       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                                  ; 7       ;
; SoC:inst|SoC_cpu:cpu|E_src1[0]                                                                                                                                                                                                      ; 7       ;
; SoC:inst|SoC_sdram:sdram|m_count[1]                                                                                                                                                                                                 ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|uav_read~0                                                                                                              ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                        ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal5~1                                                                                                                     ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                           ; 7       ;
; SoC:inst|SoC_cpu:cpu|i_read                                                                                                                                                                                                         ; 7       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|virtual_state_cdr                         ; 7       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[0]                                                                                                                                                                                                 ; 7       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[1]                                                                                                                                                                                                 ; 7       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal3~3                                                                                                                     ; 7       ;
; SoC:inst|SoC_sdram:sdram|f_pop                                                                                                                                                                                                      ; 7       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                           ; 6       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                         ; 6       ;
; SoC:inst|SoC_timer:timer|period_l_wr_strobe~2                                                                                                                                                                                       ; 6       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                           ; 6       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                         ; 6       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|Equal1~0                                                                                                                             ; 6       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                           ; 6       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~1                                                                  ; 6       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                  ; 6       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                       ; 6       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                     ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]~2                                                                                    ; 6       ;
; SoC:inst|SoC_cpu:cpu|R_valid                                                                                                                                                                                                        ; 6       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_jmp_direct                                                                                                                                                                                              ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|read_latency_shift_reg[0]                                                                                                  ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; 6       ;
; SoC:inst|SoC_sdram:sdram|m_count[0]                                                                                                                                                                                                 ; 6       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_rdctl_inst                                                                                                                                                                                              ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; 6       ;
; SoC:inst|SoC_sdram:sdram|m_count[2]                                                                                                                                                                                                 ; 6       ;
; SoC:inst|SoC_sdram:sdram|pending~12                                                                                                                                                                                                 ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|m0_write                                                                                              ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal2~5                                                                                                                     ; 6       ;
; SoC:inst|SoC_sdram:sdram|WideOr16~0                                                                                                                                                                                                 ; 6       ;
; SoC:inst|SoC_sdram:sdram|m_state.000100000                                                                                                                                                                                          ; 6       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal1~0                                                                                                                     ; 6       ;
; SoC:inst|SoC_sdram:sdram|m_state.000001000                                                                                                                                                                                          ; 6       ;
; SoC:inst|SoC_sdram:sdram|active_cs_n                                                                                                                                                                                                ; 6       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                 ; 6       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                ; 6       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                ; 6       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                             ; 5       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~4                                                                                                                   ; 5       ;
; SoC:inst|SoC_timer:timer|control_wr_strobe                                                                                                                                                                                          ; 5       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|control_wr_strobe                                                                                                                                                          ; 5       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal6~5                                                                                                                                                                   ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                          ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|m0_write~0                                                                                                                                                    ; 5       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                        ; 5       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                    ; 5       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|Equal2~0                                                                                                                             ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                                                  ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                     ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                   ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                   ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                          ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                     ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|av_fill_bit~0                                                                                                                                                                                                  ; 5       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_ld_signed                                                                                                                                                                                               ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|Equal0~2                                                                                                         ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                  ; 5       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|hbreak_req~0                                                                                                                                                                                                   ; 5       ;
; SoC:inst|SoC_cpu:cpu|W_status_reg_pie                                                                                                                                                                                               ; 5       ;
; SoC:inst|SoC_cpu:cpu|D_dst_regnum[0]~1                                                                                                                                                                                              ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|Equal101~5                                                                                                                                                                                                     ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                        ; 5       ;
; SoC:inst|SoC_cpu:cpu|E_arith_result[0]~6                                                                                                                                                                                            ; 5       ;
; SoC:inst|SoC_cpu:cpu|E_arith_result[1]~5                                                                                                                                                                                            ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                   ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                               ; 5       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                   ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|Equal2~5                                                                                                                                                                                                       ; 5       ;
; SoC:inst|SoC_cpu:cpu|Equal2~4                                                                                                                                                                                                       ; 5       ;
; SoC:inst|SoC_cpu:cpu|Equal2~1                                                                                                                                                                                                       ; 5       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[34]                  ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|F_pc_sel_nxt~0                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                     ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent|m0_write~2                                                                            ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|av_waitrequest~4                                                                                                        ; 5       ;
; SoC:inst|SoC_cpu:cpu|E_src1[1]                                                                                                                                                                                                      ; 5       ;
; SoC:inst|SoC_pll:pll|wire_pfdena_reg_ena~0                                                                                                                                                                                          ; 5       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|always2~0                                                                                                                                    ; 5       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                    ; 5       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[2]                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[3]                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[4]                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[5]                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[6]                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[7]                                                                                                                                                                                                 ; 5       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|E_src1[16]                                                                                                                                                                                                     ; 5       ;
; SoC:inst|SoC_cpu:cpu|E_src1[2]                                                                                                                                                                                                      ; 5       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                ; 5       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                ; 5       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                ; 5       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[12]                                                                                                                                                                                               ; 5       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[24]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~19                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                    ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|src0_valid~5                                                                                                                   ; 4       ;
; SoC:inst|SoC_timer:timer|Equal0~10                                                                                                                                                                                                  ; 4       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|Equal0~10                                                                                                                                                                  ; 4       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                               ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|pending_read_count[0]                                                                                                                                         ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|pending_read_count[1]                                                                                                                                         ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[1]~0                                                                                                                ; 4       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_addr_router:addr_router|always1~0                                                                                                                            ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u|dreg[0]                                       ; 4       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg~0                                                                                                        ; 4       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                         ; 4       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0                                                                                           ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                                                  ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                                                  ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                  ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                               ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[10]                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|address[0]                                                                                                                                                             ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                      ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|Add1~1                                                                                                                         ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                                                  ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                                                  ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_iw[5]~0                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                               ; 4       ;
; SoC:inst|SoC_sdram:sdram|i_refs[0]                                                                                                                                                                                                  ; 4       ;
; SoC:inst|SoC_sdram:sdram|i_count[0]                                                                                                                                                                                                 ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[29]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[30]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|av_ld_waiting_for_data_nxt~0                                                                                                                                                                                   ; 4       ;
; SoC:inst|SoC_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                           ; 4       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                     ; 4       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                    ; 4       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|always2~0                                                                                                                                                                                          ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                     ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                             ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                           ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                          ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_iw[18]                                                                                                                                                                                                       ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_iw[20]                                                                                                                                                                                                       ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_iw[19]                                                                                                                                                                                                       ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_iw[17]                                                                                                                                                                                                       ; 4       ;
; SoC:inst|SoC_cpu:cpu|D_ctrl_shift_logical~0                                                                                                                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_br_nxt~0                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][105]                                                                                 ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                       ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pll_pll_slave_translator|waitrequest_reset_override                                                                                                 ; 4       ;
; SoC:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[2]                                                                                                                                          ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                 ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|virtual_state_uir~0                       ; 4       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                         ; 4       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                  ; 4       ;
; SoC:inst|SoC_sdram:sdram|i_state.111                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                               ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                              ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                             ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src2[0]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src2[1]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src2[2]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src2[3]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src2[4]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                  ; 4       ;
; SoC:inst|SoC_sdram:sdram|LessThan1~0                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_sdram:sdram|i_state.001                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~0                                                                                                           ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|Equal1~5                                                                                                                             ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router:addr_router|Equal1~0                                                                                                                             ; 4       ;
; SoC:inst|SoC_sdram:sdram|Selector30~2                                                                                                                                                                                               ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; SoC:inst|SoC_sdram:sdram|Selector38~2                                                                                                                                                                                               ; 4       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|wait_latency_counter[0]                                                                                                       ; 4       ;
; SoC:inst|SoC_sdram:sdram|m_next.010000000                                                                                                                                                                                           ; 4       ;
; SoC:inst|SoC_sdram:sdram|pending~11                                                                                                                                                                                                 ; 4       ;
; SoC:inst|SoC_sdram:sdram|pending~4                                                                                                                                                                                                  ; 4       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|rd_data[61]~1                                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                 ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                ; 4       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[1]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[2]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[3]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[4]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[5]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[6]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[7]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|q_b[0]                                                                                         ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[25]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[26]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[27]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[28]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[17]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[18]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[19]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[20]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[21]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[22]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[23]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[24]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[12]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[13]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[14]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[15]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[5]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[6]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[7]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[8]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[9]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[10]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[11]                                                                                                                                                                                                     ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[3]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|E_src1[4]                                                                                                                                                                                                      ; 4       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                ; 4       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[10]                                                                                                                                                                                               ; 4       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[11]                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|ien_AF~2                                                                                                                                                                                           ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                         ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|src1_valid~4                                                                                                                   ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|force_reload                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_timer:timer|force_reload                                                                                                                                                                                               ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|pending_read_count[2]~0                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|counter_is_running                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_timer:timer|counter_is_running                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_timer:timer|timeout_occurred                                                                                                                                                                                           ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|timeout_occurred                                                                                                                                                           ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~5                                                                                                                      ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~4                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr[2]~3                                                                                                            ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                   ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr[0]~2                                                                                                            ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr[1]~1                                                                                                            ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg~2                                                                                                        ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg~1                                                                                                        ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                         ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator|read_latency_shift_reg~1                                                                                        ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                           ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg~1                                                                                             ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                              ; 3       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg~0                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[31]~52                                                                                                                                                                                            ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write1                                                                                                                                           ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|writedata[1]                                                                                                                                                           ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                 ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_ienable_reg_nxt~1                                                                                                                                                                                            ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|monitor_error                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                                              ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[8]                                                                                                                                                                                                 ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[9]                                                                                                                                                                                                 ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[11]                                                                                                                                                                                                ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[12]                                                                                                                                                                                                ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[13]                                                                                                                                                                                                ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[14]                                                                                                                                                                                                ; 3       ;
; SoC:inst|SoC_cpu:cpu|d_writedata[15]                                                                                                                                                                                                ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|Equal0~1                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|Equal0~0                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|debugaccess                                                                                                                                                            ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                             ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                           ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|r_val                                                                                                                                                                                              ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_bstatus_reg                                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_estatus_reg                                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_control_rd_data[2]~0                                                                                                                                                                                         ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                                                  ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|Add1~0                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_ctrl_b_is_dst~1                                                                                                                                                                                              ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                    ; 3       ;
; SoC:inst|SoC_sdram:sdram|i_refs[1]                                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_sdram:sdram|i_refs[2]                                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_sdram:sdram|Selector13~0                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src1[31]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_ctrl_exception~3                                                                                                                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|Equal2~9                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|av_ld_aligning_data_nxt~2                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                           ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|monitor_ready                                                                                                      ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                          ; 3       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                              ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|read                                                                                                                                                                   ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                   ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr[1]~3                                                                                                            ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                       ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                         ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                            ; 3       ;
; SoC:inst|SoC_cpu:cpu|Equal2~8                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|Equal2~7                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[9]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[10]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|Equal101~0                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|ir[0]                    ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|ir[1]                    ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|enable_action_strobe     ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[22]                  ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[26]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[25]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[24]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[23]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|D_iw[22]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                       ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                               ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pll_pll_slave_translator_avalon_universal_slave_0_agent|rp_valid~0                                                                                       ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_ready~0                                                                           ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                               ; 3       ;
; SoC:inst|SoC_sdram:sdram|Selector33~2                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_sdram:sdram|Selector33~0                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0                                                                    ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~0                                                                                                           ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[3]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|write_accepted~0                                                                                                        ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|read_latency_shift_reg~3                                                                                                      ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_data_master_translator|av_waitrequest~6                                                                                                        ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|wait_latency_counter[0]~2                                                                                                     ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                           ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                           ; 3       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|full                                                                                                                           ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                       ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                          ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|R_ctrl_st                                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[12]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[13]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[14]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[15]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[5]                                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[6]                                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[7]                                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[8]                                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[9]                                                                                                                                                                                                      ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[10]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[11]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                      ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                      ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                   ; 3       ;
; SoC:inst|SoC_sdram:sdram|WideOr6~0                                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_sdram:sdram|Selector31~0                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|wr_address                                                                                                                                   ; 3       ;
; SoC:inst|SoC_sdram:sdram|Selector41~5                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|always2~1                                                                                                                                    ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001|src_payload~0                                                                                                                  ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal3~4                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[9]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[22]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[26]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|src_channel[1]~0                                                                                                             ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|SoC_mm_interconnect_1_addr_router_001:addr_router_001|Equal2~4                                                                                                                     ; 3       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_out_s1_translator|wait_latency_counter[1]                                                                                                       ; 3       ;
; SoC:inst|SoC_sdram:sdram|WideOr8~0                                                                                                                                                                                                  ; 3       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|rd_data[60]~3                                                                                                                                ; 3       ;
; SoC:inst|SoC_sdram:sdram|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module|rd_data[46]~0                                                                                                                                ; 3       ;
; SoC:inst|SoC_sdram:sdram|active_rnw                                                                                                                                                                                                 ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[15]                         ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[27]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[26]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[31]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[30]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[29]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[28]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[25]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[24]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[22]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[21]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[20]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[19]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[18]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[17]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[15]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[14]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[12]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[11]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[13]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[10]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[9]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[8]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[6]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[5]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[4]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[3]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[16]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[2]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[1]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[0]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[27]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[26]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[31]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[30]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[29]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[28]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[25]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[24]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[22]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[21]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[20]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[19]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[18]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[17]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[15]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[14]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[13]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[12]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[11]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[10]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[9]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[8]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[6]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[5]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[4]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[3]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[2]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[1]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[16]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[0]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[23]                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|internal_counter[7]                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[23]                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_timer:timer|internal_counter[7]                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[7]                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[31]                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[35]                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|jtag_break                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                            ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[29]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[30]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_cnt[3]                                                                                                                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_cnt[2]                                                                                                                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_cnt[1]                                                                                                                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                                                                                             ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[0]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[1]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[2]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[4]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[5]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[6]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[7]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[8]                                                                                                                                                                                                        ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[25]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[26]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[27]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[28]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[6]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[16]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[17]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[18]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[19]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[20]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[21]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[22]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[23]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_src2[24]                                                                                                                                                                                                     ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                         ; 3       ;
; SoC:inst|SoC_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                          ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[12]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[13]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[14]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[15]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[16]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[17]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[18]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[19]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[20]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[21]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[23]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[24]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[10]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|F_pc[11]                                                                                                                                                                                                       ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[16]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[17]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[18]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[19]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[20]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[21]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[22]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[23]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[25]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[26]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[13]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[14]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|W_alu_result[15]                                                                                                                                                                                               ; 3       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[0]                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                    ; 2       ;
; SoC:inst|SoC_cpu:cpu|D_wr_dst_reg~3                                                                                                                                                                                                 ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~8                                                                                                                      ; 2       ;
; SoC:inst|SoC_sdram:sdram|Selector41~8                                                                                                                                                                                               ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~14                                                                           ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~13                                                                                           ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                        ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~12                                                                                           ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[12]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[12]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[12]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[12]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[13]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[13]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[13]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[13]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[14]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[14]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[14]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[14]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[8]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[8]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[8]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[8]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[9]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[9]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[9]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[9]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[10]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[10]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[10]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[10]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[11]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[11]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[11]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[11]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[9]                          ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[12]                         ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[11]                         ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[13]                         ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[14]                         ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_wr_strobe~2                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                            ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                 ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1                                                                                            ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[10]                         ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[15]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[15]                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[15]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[15]                                                                                                                                                                                      ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[8]                          ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[0]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[0]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[0]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[0]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|control_register[1]                                                                                                                                                        ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[1]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[1]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|control_register[1]                                                                                                                                                                                        ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[1]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[1]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[2]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[2]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[2]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[2]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[3]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[3]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[3]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[3]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[4]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[4]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[4]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[4]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[5]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[5]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[5]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[5]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[6]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[6]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[6]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[6]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[16]                         ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                        ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[9]                   ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[12]                  ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[11]                  ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[13]                  ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[15]                  ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[14]                  ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[8]                   ; 2       ;
; SoC:inst|SoC_timer:timer|control_register[0]                                                                                                                                                                                        ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|control_register[0]                                                                                                                                                        ; 2       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                          ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_l_register[7]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_high_resolution_timer:high_resolution_timer|period_h_register[7]                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_h_register[7]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_timer:timer|period_l_register[7]                                                                                                                                                                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator|wait_latency_counter[1]~1                                                                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|response_sink_accepted~1                                                                                                                     ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                    ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|nonposted_cmd_accepted                                                                                                                       ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|pending_read_count[2]                                                                                                                                         ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~3                                                                                                           ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[10]                  ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[27]~18                                                                                                           ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[7]                   ; 2       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|write                                                                                                                                            ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~1                                                                                     ; 2       ;
; SoC:inst|SoC_pll:pll|pfdena_reg                                                                                                                                                                                                     ; 2       ;
; SoC:inst|SoC_pll:pll|readdata[1]~0                                                                                                                                                                                                  ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                 ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~0                                                                                     ; 2       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                      ; 2       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                      ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|resetlatch                                                                                                         ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|jdo[16]                  ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|next_out_rd_ptr[2]~0                                                                                                           ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[0]~1                                                                                                                ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~6                                                                                                                      ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                           ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|suppress_change_dest_id~1                                                                                                                    ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                        ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[30]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[31]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[28]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[17]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[6]                                                                                                               ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[9]                                                                                                               ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[13]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[15]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[14]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[23]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[19]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|MonDReg[20]                                                                                                              ; 2       ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|sr[19]                         ; 2       ;
; SoC:inst|SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                         ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u|dreg[0]                                       ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_rd_ptr[0]~0                                                                                                            ; 2       ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u|dreg[0]                                       ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                        ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                            ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~3                                                                                                                   ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                              ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                            ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                        ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_resolution_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                            ; 2       ;
; SoC:inst|SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_resolution_timer_s1_translator|read_latency_shift_reg~0                                                                                        ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                 ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j281:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; SoC_cpu_ociram_default_contents.mif ; M9K_X33_Y33_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_0sf1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; SoC_cpu_rf_ram_a.mif                ; M9K_X33_Y32_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; SoC_cpu_rf_ram_b.mif                ; M9K_X33_Y28_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                ; M9K_X40_Y34_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SoC:inst|SoC_jtag_uart:jtag_uart|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                ; M9K_X33_Y34_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_60d1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 23           ; 4            ; 23           ; yes                    ; no                      ; yes                    ; yes                     ; 92   ; 4                           ; 23                          ; 4                           ; 23                          ; 92                  ; 1    ; None                                ; M9K_X33_Y29_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_40d1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 22           ; 4            ; 22           ; yes                    ; no                      ; yes                    ; yes                     ; 88   ; 4                           ; 22                          ; 4                           ; 22                          ; 88                  ; 1    ; None                                ; M9K_X33_Y30_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_1sf1:auto_generated|ALTSYNCRAM                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_0sf1:auto_generated|ALTSYNCRAM                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TopLevel|SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_j281:auto_generated|ALTSYNCRAM                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(10001000100110010111101011111001) (-289051463) (-2003207431) (-7-7-6-6-8-50-7)    ;(10101011101010101110010110010101) (-277731505) (-1414863467) (-5-4-5-5-1-10-6-11)   ;(00110010111111010001010011010001) (1982245025) (855446737) (32FD14D1)   ;(10110110011000011001001111000100) (1000017574) (-1235119164) (-4-9-9-14-6-12-3-12)   ;(11000110101001101010101000001001) (1463681825) (-962156023) (-3-9-5-9-5-5-15-7)   ;(00001011010000111101111001011011) (1320757133) (188997211) (B43DE5B)   ;(11010001110110010011000000101000) (-1316580434) (-774295512) (-2-14-2-6-12-15-13-8)   ;(10111100110100001000111000101010) (1833812922) (-1127182806) (-4-3-2-15-7-1-13-6)   ;
;8;(00011100100010111010111010000101) (-852240091) (478916229) (1C8BAE85)    ;(10110001000111011010110101100011) (477032413) (-1323455133) (-4-14-14-2-5-2-9-13)   ;(10000110010011011101111101100010) (-711969292) (-2041716894) (-7-9-11-2-20-9-14)   ;(01101000001100000001010010000110) (-1428438738) (1747981446) (68301486)   ;(01010001101000111101100011010000) (3270672) (1369692368) (51A3D8D0)   ;(01111010111101111101001110011110) (833300692) (2063061918) (7AF7D39E)   ;(01000111011000011011010100000011) (-1417151245) (1197585667) (4761B503)   ;(00101010100101110110111000010100) (950699728) (714567188) (2A976E14)   ;
;16;(10011000000101000001000001000001) (1669683267) (-1743515583) (-6-7-14-11-14-15-11-15)    ;(01001100000111110110010001110001) (-739821487) (1277125745) (4C1F6471)   ;(01000001110111000000101000110101) (-1980478583) (1104939573) (41DC0A35)   ;(01111101010010000100101011100011) (1079594399) (2101889763) (7D484AE3)   ;(00101010000100110010100111110011) (909657467) (705898995) (2A1329F3)   ;(01000100111011001111010010011001) (-1674311417) (1156379801) (44ECF499)   ;(11011100110011011101000100100101) (-19460037) (-590491355) (-2-3-3-2-2-14-13-11)   ;(00100100000000010100001011101001) (105274055) (604062441) (240142E9)   ;
;24;(00111011011111100100101100000101) (-1252489187) (998132485) (3B7E4B05)    ;(10111011100100101110011101100010) (1714269412) (-1148000414) (-4-4-6-13-1-8-9-14)   ;(01000101100101001010001111000101) (-1602361943) (1167369157) (4594A3C5)   ;(11101010000011011001010000001111) (1720501535) (-368208881) (-1-5-15-2-6-11-15-1)   ;(01100110010100100101110101111100) (-1817994370) (1716673916) (66525D7C)   ;(00001111010101010010001001000010) (1725221102) (257237570) (F552242)   ;(01000101001010111101010100101101) (-1634731193) (1160500525) (452BD52D)   ;(11010001111101001110110100010001) (-1307644061) (-772477679) (-2-140-11-1-2-14-15)   ;
;32;(01011101010110010000010000100010) (1378718394) (1566114850) (5D590422)    ;(11001000000000010110101101011111) (1812422351) (-939431073) (-3-7-15-14-9-4-10-1)   ;(10011010101110010100111100000111) (1920920573) (-1699131641) (-6-5-4-6-110-15-9)   ;(00010110101110101100100110110100) (-1638422632) (381340084) (16BAC9B4)   ;(11111110010101101001101011100011) (-152262435) (-27878685) (-1-10-9-6-5-1-13)   ;(11000110111000011110011011100111) (1482520161) (-958273817) (-3-9-1-14-1-9-1-9)   ;(00101111111100011001100100110010) (1479347166) (804362546) (2FF19932)   ;(11111110101100000101100010101101) (-123723523) (-21997395) (-1-4-15-10-7-5-3)   ;
;40;(00011101110011001110011001010001) (-731804175) (499967569) (1DCCE651)    ;(11100001100010111001101111111011) (659905291) (-510944261) (-1-14-7-4-6-40-5)   ;(11100010111101001111110001100100) (792365662) (-487261084) (-1-130-110-3-9-12)   ;(00000101110100110100100001000111) (564644107) (97732679) (5D34847)   ;(00000111011110101000000101000011) (736500503) (125468995) (77A8143)   ;(00101100111001000010000001111111) (1176052881) (753148031) (2CE4207F)   ;(00111111001111100101000100010011) (-872484169) (1061048595) (3F3E5113)   ;(11000010010011010010100000000011) (1035380817) (-1035130877) (-3-13-11-2-13-7-15-13)   ;
;48;(11100010100010011011010100000011) (759521921) (-494291709) (-1-13-7-6-4-10-15-13)    ;(11010001011010111100110101001110) (-1350063966) (-781464242) (-2-14-9-4-3-2-11-2)   ;(01010111101010000100000111001111) (604557069) (1470644687) (57A841CF)   ;(00010001100101001111011101010100) (2145173524) (294975316) (1194F754)   ;(01011100100100100101101000110001) (1296971413) (1553095217) (5C925A31)   ;(01000000111111010110100101000110) (-2070219142) (1090349382) (40FD6946)   ;(11100011100101111110010111010111) (862952245) (-476584489) (-1-12-6-8-1-10-2-9)   ;(11101010110110100111010101010011) (1783662041) (-354781869) (-1-5-2-5-8-10-10-13)   ;
;56;(11101011101010001110110000000001) (1869355519) (-341251071) (-1-4-5-7-1-3-15-15)    ;(11110101101100111001110100001011) (-1223061365) (-172778229) (-10-4-12-6-2-15-5)   ;(10001000101011110011100110100011) (-281692191) (-2001782365) (-7-7-50-12-6-5-13)   ;(01011011011111110010010000111110) (1190138428) (1535059006) (5B7F243E)   ;(01001111001010111011010010111010) (-434751376) (1328264378) (4F2BB4BA)   ;(10010100010100011010001000110100) (1088994230) (-1806589388) (-6-11-10-14-5-13-12-12)   ;(00010000111111011001100001001101) (2077314115) (285055053) (10FD984D)   ;(10101101010011101111010011110111) (-106721763) (-1387334409) (-5-2-11-10-110-9)   ;
;64;(01111111111010010111111110001011) (1329826669) (2146008971) (7FE97F8B)    ;(00001000111010100110000101001101) (1072460515) (149578061) (8EA614D)   ;(10011111001011000101110011110100) (-1917237766) (-1624482572) (-60-13-3-10-30-12)   ;(00111111100100001011011110100010) (-845800950) (1066448802) (3F90B7A2)   ;(10001100001010111100011101110100) (77416730) (-1943287948) (-7-3-13-4-3-8-8-12)   ;(01000101110111010110001110100101) (-1580222003) (1172136869) (45DD63A5)   ;(00110010000001000011001010011100) (1906063938) (839135900) (3204329C)   ;(10011001000010011011111000001101) (1767010181) (-1727414771) (-6-6-15-6-4-1-15-3)   ;
;72;(10111110011001011100100101111011) (2001050443) (-1100625541) (-4-1-9-10-3-6-8-5)    ;(01111000111100111101010010100100) (632301300) (2029245604) (78F3D4A4)   ;(00111110111010001011011100011100) (-917801158) (1055438620) (3EE8B71C)   ;(10011110100110100000110111100100) (-1983887386) (-1634071068) (-6-1-6-5-15-2-1-12)   ;(01010110110110110100001001101011) (519157505) (1457209963) (56DB426B)   ;(11100110100001101001110110000001) (1158706119) (-427385471) (-1-9-7-9-6-2-7-15)   ;(00100000101010110000011001010010) (-242364174) (548079186) (20AB0652)   ;(00000101110100100100011111101101) (564443755) (97667053) (5D247ED)   ;
;80;(00011110110111001100111100010010) (-627819874) (517787410) (1EDCCF12)    ;(00011110010010000011101101011010) (-672931764) (508050266) (1E483B5A)   ;(10001110010010001110111100011110) (286840602) (-1907822818) (-7-1-11-7-10-14-2)   ;(11110001100110101110111110111111) (-1631210101) (-241504321) (-14-6-5-10-4-1)   ;(10011000001100110101110100100011) (1679329609) (-1741464285) (-6-7-12-12-10-2-13-13)   ;(10010101010010101100100100100011) (1187217609) (-1790260957) (-6-10-11-5-3-6-13-13)   ;(01000110011110011100111011010110) (-1511136322) (1182387926) (4679CED6)   ;(10101110000110001101100110111000) (-24139462) (-1374103112) (-5-1-14-7-2-6-4-8)   ;
;88;(10111110010101111101101101001000) (1995461378) (-1101538488) (-4-1-10-8-2-4-11-8)    ;(00101010111110010011001111100011) (981264447) (720974819) (2AF933E3)   ;(00111111000001001110001001000100) (-888773488) (1057284676) (3F04E244)   ;(01011101000100011100100101011000) (1356860882) (1561446744) (5D11C958)   ;(01100101101111011010100011001011) (-1885126631) (1706928331) (65BDA8CB)   ;(11000101001111111110011001100100) (1329919958) (-985667996) (-3-10-120-1-9-9-12)   ;(01111001011111001110101011001000) (694714366) (2038229704) (797CEAC8)   ;(10101010101001000000011011100101) (-379290785) (-1432090907) (-5-5-5-11-15-9-1-11)   ;
;96;(11110111100001011110001001001110) (-1036416662) (-142220722) (-8-7-10-1-13-11-2)    ;(10010101010100010000000001110111) (1188873333) (-1789853577) (-6-10-10-14-15-15-8-9)   ;(01011011011011110101010110100011) (1186168995) (1534023075) (5B6F55A3)   ;(00101010001111000111010010011010) (922104936) (708605082) (2A3C749A)   ;(10101001001011100110101011100110) (-516828784) (-1456575770) (-5-6-13-1-9-5-1-10)   ;(10110010000100010111111110110000) (573983528) (-1307476048) (-4-13-14-14-80-50)   ;(00100110001010100010010101001110) (317455220) (640296270) (262A254E)   ;(10111000110001001101101001110100) (1430861034) (-1195058572) (-4-7-3-11-2-5-8-12)   ;
;104;(11110110100100000111000011101110) (-1133707422) (-158306066) (-9-6-15-8-15-1-2)    ;(10011110011111111000000010111000) (-1992593862) (-1635811144) (-6-1-80-7-15-4-8)   ;(10000011010001010010100010110100) (-1014102570) (-2092619596) (-7-12-11-10-13-7-4-12)   ;(01001010101011110110110110011000) (-893817018) (1253010840) (4AAF6D98)   ;(10010110000000100011001101110010) (1265104728) (-1778240654) (-6-9-15-13-12-12-8-14)   ;(11010001000101100110001111101101) (-1377348727) (-787061779) (-2-14-14-9-9-12-1-3)   ;(00110011101000111100000000000111) (2055772711) (866369543) (33A3C007)   ;(00001110011111110000011011101110) (1637603356) (243205870) (E7F06EE)   ;
;112;(00110100001110000101011110000111) (2121086311) (876107655) (34385787)    ;(00101110110111111101011110110000) (1372786364) (786421680) (2EDFD7B0)   ;(00000000110101100000111001001011) (65407113) (14028363) (D60E4B)   ;(01001001010100110101110000110000) (-1022827588) (1230199856) (49535C30)   ;(11101000001111110101110000010100) (1534845542) (-398500844) (-1-7-120-10-3-14-12)   ;(01011110000011000100110001011001) (1455562483) (1577864281) (5E0C4C59)   ;(00011101011110111001010001001010) (-758255184) (494638154) (1D7B944A)   ;(01101010111001101001011100110001) (-1170937483) (1793496881) (6AE69731)   ;
;120;(10111111100001000001010011100100) (2110718214) (-1081862940) (-40-7-11-14-11-1-12)    ;(01110100010100011100001000010010) (-18109922) (1951515154) (7451C212)   ;(01110100111011011110011011010010) (30912378) (1961748178) (74EDE6D2)   ;(00001000000011101010111110100101) (1003527645) (135180197) (80EAFA5)   ;(11110010000100000101001011011000) (-1573726450) (-233811240) (-13-14-15-10-13-2-8)   ;(11001100000010000001100111111011) (-2080795709) (-871884293) (-3-3-15-7-14-60-5)   ;(10001001100100111110010110110110) (-190564168) (-1986796106) (-7-6-6-12-1-10-4-10)   ;(11100010000011110010110111110110) (720816284) (-502321674) (-1-13-150-13-20-10)   ;
;128;(00001111001001100111101001100101) (1711475145) (254179941) (F267A65)    ;(01111010100011101000010000000111) (801051063) (2056160263) (7A8E8407)   ;(11100111101111100110010101101101) (1274652073) (-406952595) (-1-8-4-1-9-10-9-3)   ;(00000001101110100100110010100011) (156446243) (28986531) (1BA4CA3)   ;(01111111100110011000111001000100) (1303856160) (2140769860) (7F998E44)   ;(00101001110110000011010000100000) (871064744) (702034976) (29D83420)   ;(00010100100111111001101001110011) (-1847252133) (346004083) (149F9A73)   ;(01100100001110101110010100011110) (-2025888508) (1681581342) (643AE51E)   ;
;136;(00010010010101110001010011010011) (-2069354973) (307696851) (125714D3)    ;(01101110010010011101110000100001) (-820094903) (1850334241) (6E49DC21)   ;(00001011001000100111100101000110) (1310474506) (186808646) (B227946)   ;(00110110000010101000001101111101) (-1987433017) (906658685) (360A837D)   ;(10110010000110000111000001110100) (575776034) (-1307021196) (-4-13-14-7-8-15-8-12)   ;(00010111101100001011110110111101) (-1540830621) (397458877) (17B0BDBD)   ;(10010011100011111100011100111101) (1008416641) (-1819293891) (-6-12-70-3-8-12-3)   ;(11100111001111110101000000011110) (1234839554) (-415281122) (-1-8-120-10-15-14-2)   ;
;144;(01110000101101011011100001111110) (-387116768) (1890957438) (70B5B87E)    ;(00101010001010101110110110001010) (917599316) (707456394) (2A2AED8A)   ;(11111001011011001100100010000001) (-644633577) (-110311295) (-6-9-3-3-7-7-15)   ;(00000010000110110100100111100001) (206644741) (35342817) (21B49E1)   ;(10000110100100010110000000001101) (-691066819) (-2037293043) (-7-9-6-14-9-15-15-3)   ;(10110100010111100001110100010010) (797122292) (-1268900590) (-4-11-10-1-14-2-14-14)   ;(01100100110110010110010001001110) (-1976188828) (1691968590) (64D9644E)   ;(01001000011011001011101011111001) (-1114348277) (1215085305) (486CBAF9)   ;
;152;(00111000011010101100111100100000) (-1557387152) (946523936) (386ACF20)    ;(00001101000100111000010011010100) (1504702324) (219382996) (D1384D4)   ;(01100010010001010101111101110111) (2073773919) (1648713591) (62455F77)   ;(10000110011011111101111000100000) (-701569796) (-2039488992) (-7-9-90-2-1-140)   ;(00000000011011111110110011101100) (33766354) (7335148) (6FECEC)   ;(10010100111010000100010100010100) (1136715590) (-1796717292) (-6-11-1-7-11-10-14-12)   ;(01111011101010111100001100110011) (910290519) (2074854195) (7BABC333)   ;(10101111101010101000010001000101) (122207975) (-1347779515) (-50-5-5-7-11-11-11)   ;
;160;(10110001000101110101111000111010) (475362942) (-1323868614) (-4-14-14-8-10-1-12-6)    ;(11100000100011011110011000101001) (560552569) (-527571415) (-1-15-7-2-1-9-13-7)   ;(01111111000100101010010100101101) (1262071511) (2131928365) (7F12A52D)   ;(00001110001100100010100100001001) (1614424411) (238168329) (E322909)   ;(00011000011110000100110111000110) (-1258920590) (410537414) (18784DC6)   ;(10110010001110111100110000100000) (586451908) (-1304703968) (-4-13-12-4-3-3-140)   ;(00100110011011001001111000110100) (338149768) (644652596) (266C9E34)   ;(11001000010101111110101011110011) (1837922177) (-933762317) (-3-7-10-8-1-50-13)   ;
;168;(00101010111000111011000101100100) (975763248) (719565156) (2AE3B164)    ;(00000011100010101100111100101010) (342547452) (59428650) (38ACF2A)   ;(11000001101010111100011000001101) (964899829) (-1045707251) (-3-14-5-4-3-9-15-3)   ;(10001010111101111000011110111101) (-59623159) (-1963489347) (-7-50-8-7-8-4-3)   ;(00000100001101110010001110101001) (415621651) (70722473) (43723A9)   ;(11000011011111001001010100101101) (1149269269) (-1015245523) (-3-12-8-3-6-10-13-3)   ;(01101001001110100011011000011111) (-1326017907) (1765422623) (693A361F)   ;(11011010010010111000111010011001) (-260103251) (-632582503) (-2-5-11-4-7-1-6-7)   ;
;176;(11111011100011111101101100010000) (-434022360) (-74458352) (-4-70-2-4-150)    ;(01001101011000110110010111110010) (-616820886) (1298359794) (4D6365F2)   ;(01110001001000110101100011101001) (-331796593) (1898141929) (712358E9)   ;(10000101110110101110000011111010) (-768766462) (-2049253126) (-7-10-2-5-1-150-6)   ;(01111110100000101010010000011000) (1198071086) (2122490904) (7E82A418)   ;(11010011010010010011011101101000) (-1160576934) (-750176408) (-2-12-11-6-12-8-9-8)   ;(01110011100111000110010111101100) (-95388190) (1939629548) (739C65EC)   ;(01110011101101100110101100011001) (-86985513) (1941334809) (73B66B19)   ;
;184;(00100010000101000010100000010110) (-89943270) (571746326) (22142816)    ;(11111111010010011000001100100010) (-55476336) (-11959518) (-11-6-7-12-13-14)   ;(00110010011001100100100101011110) (1936477240) (845564254) (3266495E)   ;(11100010011011101000001000010100) (750690542) (-496074220) (-1-13-9-1-7-13-14-12)   ;(11001000110001000111000100110001) (1873227275) (-926650063) (-3-7-3-11-8-14-12-15)   ;(01100110000001111001001111011000) (-1840739214) (1711772632) (660793D8)   ;(01101000100111111000110101101001) (-1394744393) (1755286889) (689F8D69)   ;(11111010101011100011010000001011) (-524345765) (-89246709) (-5-5-1-12-11-15-5)   ;
;192;(00110111010100011000101110100111) (-1865628945) (928091047) (37518BA7)    ;(11110010100001100101111111100101) (-1536320033) (-226074651) (-13-7-9-100-1-11)   ;(00011011101101000100111100111101) (-939919821) (464801597) (1BB44F3D)   ;(00111011110011100100010011000101) (-1226492287) (1003373765) (3BCE44C5)   ;(10101111111100101101000110001000) (144256478) (-1343041144) (-500-13-2-14-7-8)   ;(10011000010101000100001011011010) (1689714498) (-1739308326) (-6-7-10-11-11-13-2-6)   ;(10000101101110110101100010111101) (-778672559) (-2051319619) (-7-10-4-4-10-7-4-3)   ;(00001100010100110001001101011101) (1424611535) (206771037) (C53135D)   ;
;200;(01001001010111111000000010111100) (-1019783374) (1230995644) (495F80BC)    ;(10000101001111001001010111011100) (-818214100) (-2059627044) (-7-10-12-3-6-10-2-4)   ;(11011101111010010011011111110001) (89423279) (-571918351) (-2-2-1-6-12-80-15)   ;(01000001100011111001010001010010) (-2003771526) (1099928658) (418F9452)   ;(01110110011010010110010000011100) (189811090) (1986618396) (7669641C)   ;(00001110011101010010010000110100) (1635222064) (242558004) (E752434)   ;(10110000111111100001011110100111) (447119517) (-1325525081) (-4-150-1-14-8-5-9)   ;(11010001101111101001101110001000) (-1325294874) (-776037496) (-2-14-4-1-6-4-7-8)   ;
;208;(11001111101111111110101101110110) (-1725044916) (-809505930) (-30-40-1-4-8-10)    ;(10000000101101001000101000010001) (-1280221813) (-2135651823) (-7-15-4-11-7-5-14-15)   ;(10010011001001111100011010011110) (976416402) (-1826109794) (-6-12-13-8-3-9-6-2)   ;(10111110110010100101101010001000) (2032161078) (-1094034808) (-4-1-3-5-10-5-7-8)   ;(11100111000111010100001010001111) (1224430735) (-417512817) (-1-8-14-2-11-13-7-1)   ;(10110011000110001101001001110101) (675857035) (-1290218891) (-4-12-14-7-2-13-8-11)   ;(01010110111111101010001101011110) (530037888) (1459528542) (56FEA35E)   ;(00010100000011001101011010111101) (-1891814021) (336385725) (140CD6BD)   ;
;216;(10111000110010010011011111001110) (1431939586) (-1194772530) (-4-7-3-6-12-8-3-2)    ;(01010100000011101110101000110110) (256081418) (1410263606) (540EEA36)   ;(11101110010110001111110001111111) (2143365695) (-296158081) (-1-1-10-70-3-8-1)   ;(01010110000101011100001110001001) (457857963) (1444266889) (5615C389)   ;(01000110011010010010101011010000) (-1515258328) (1181297360) (46692AD0)   ;(01011100011100010011111001010001) (1286753473) (1550925393) (5C713E51)   ;(01101011101010010101111101100000) (-1090193404) (1806262112) (6BA95F60)   ;(00001110000101100110011100110010) (1605463462) (236349234) (E166732)   ;
;224;(10101100000011100100100111110101) (-226849365) (-1408349707) (-5-3-15-1-11-60-11)    ;(11001001101001011110101001110110) (1963521980) (-911873418) (-3-6-5-10-1-5-8-10)   ;(00000101101100000100110110000110) (554046606) (95440262) (5B04D86)   ;(10110010100110101100011100010010) (616249292) (-1298479342) (-4-13-6-5-3-8-14-14)   ;(01001110001101000100010010010011) (-532441425) (1312048275) (4E344493)   ;(11010100010111101101111001001000) (-1055253374) (-731980216) (-2-11-10-1-2-1-11-8)   ;(00111101101001111110010000100110) (-1038172546) (1034413094) (3DA7E426)   ;(01001101011010101000100100110111) (-614979181) (1298827575) (4D6A8937)   ;
;232;(10011001101101011001101111010100) (1819988890) (-1716151340) (-6-6-4-10-6-4-2-12)    ;(00011111100010100101011101010001) (-552513775) (529160017) (1F8A5751)   ;(10001011000001111110011001001110) (-33563718) (-1962416562) (-7-4-15-8-1-9-11-2)   ;(10110100110111001101010010010110) (836858096) (-1260596074) (-4-11-2-3-2-11-6-10)   ;(01000010111110000100111111100110) (-1871435902) (1123569638) (42F84FE6)   ;(11110001110101011001010100101111) (-1612465321) (-237660881) (-14-2-10-6-10-13-1)   ;(10100010111001011010010000101101) (-1358972075) (-1562008531) (-5-13-1-10-5-11-13-3)   ;(00010101101100011010111100010110) (-1740639870) (363966230) (15B1AF16)   ;
;240;(00010110100000000001001010111100) (-1654956022) (377492156) (168012BC)    ;(00101110001001110110011000010010) (1316695726) (774333970) (2E276612)   ;(10001001100100010011111010101010) (-191089582) (-1986969942) (-7-6-6-14-12-1-5-6)   ;(11000110000001111010000110100010) (1413877456) (-972578398) (-3-9-15-8-5-14-5-14)   ;(11111101100010110101010001001101) (-235125663) (-41200563) (-2-7-4-10-11-11-3)   ;(10101110110000110001101001010011) (30320993) (-1362945453) (-5-1-3-12-14-5-10-13)   ;(00100101111110010101100010101101) (281286959) (637098157) (25F958AD)   ;(00110110010110010000001111101100) (-1963732838) (911803372) (365903EC)   ;
;248;(00010100011101100001100001100101) (-1859553151) (343283813) (14761865)    ;(01010110100011001100001000111011) (495657425) (1452065339) (568CC23B)   ;(10110000001110000110001100000101) (385767275) (-1338481915) (-4-15-12-7-9-12-15-11)   ;(11111011100111101011110110001010) (-430241166) (-73482870) (-4-6-1-4-2-7-6)   ;(10100010010110010001000111010100) (-1404083406) (-1571221036) (-5-13-10-6-14-14-2-12)   ;(10000000011011100011111110111011) (-1301889161) (-2140258373) (-7-15-9-1-120-4-5)   ;(10011101111100110101001001100100) (-2055642986) (-1644998044) (-6-20-12-10-13-9-12)   ;(11010110001010110011100000010100) (-870176458) (-701810668) (-2-9-13-4-12-7-14-12)   ;


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 3,931 / 88,936 ( 4 % ) ;
; C16 interconnects                 ; 78 / 2,912 ( 3 % )     ;
; C4 interconnects                  ; 2,267 / 54,912 ( 4 % ) ;
; Direct links                      ; 538 / 88,936 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 10 / 20 ( 50 % )       ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 1,463 / 29,440 ( 5 % ) ;
; R24 interconnects                 ; 84 / 3,040 ( 3 % )     ;
; R4 interconnects                  ; 2,777 / 76,160 ( 4 % ) ;
+-----------------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.35) ; Number of LABs  (Total = 204) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 3                             ;
; 3                                           ; 5                             ;
; 4                                           ; 3                             ;
; 5                                           ; 2                             ;
; 6                                           ; 7                             ;
; 7                                           ; 2                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 1                             ;
; 11                                          ; 7                             ;
; 12                                          ; 5                             ;
; 13                                          ; 7                             ;
; 14                                          ; 8                             ;
; 15                                          ; 46                            ;
; 16                                          ; 95                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.44) ; Number of LABs  (Total = 204) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 125                           ;
; 1 Clock                            ; 177                           ;
; 1 Clock enable                     ; 87                            ;
; 1 Sync. clear                      ; 11                            ;
; 1 Sync. load                       ; 32                            ;
; 2 Async. clears                    ; 23                            ;
; 2 Clock enables                    ; 27                            ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.18) ; Number of LABs  (Total = 204) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 1                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 4                             ;
; 11                                           ; 0                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 8                             ;
; 17                                           ; 8                             ;
; 18                                           ; 6                             ;
; 19                                           ; 6                             ;
; 20                                           ; 12                            ;
; 21                                           ; 11                            ;
; 22                                           ; 11                            ;
; 23                                           ; 16                            ;
; 24                                           ; 12                            ;
; 25                                           ; 17                            ;
; 26                                           ; 17                            ;
; 27                                           ; 11                            ;
; 28                                           ; 12                            ;
; 29                                           ; 7                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.04) ; Number of LABs  (Total = 204) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 10                            ;
; 2                                               ; 11                            ;
; 3                                               ; 7                             ;
; 4                                               ; 12                            ;
; 5                                               ; 12                            ;
; 6                                               ; 16                            ;
; 7                                               ; 17                            ;
; 8                                               ; 12                            ;
; 9                                               ; 18                            ;
; 10                                              ; 12                            ;
; 11                                              ; 10                            ;
; 12                                              ; 10                            ;
; 13                                              ; 13                            ;
; 14                                              ; 11                            ;
; 15                                              ; 4                             ;
; 16                                              ; 23                            ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.12) ; Number of LABs  (Total = 204) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 3                             ;
; 5                                            ; 5                             ;
; 6                                            ; 5                             ;
; 7                                            ; 4                             ;
; 8                                            ; 10                            ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 8                             ;
; 12                                           ; 7                             ;
; 13                                           ; 5                             ;
; 14                                           ; 12                            ;
; 15                                           ; 7                             ;
; 16                                           ; 7                             ;
; 17                                           ; 14                            ;
; 18                                           ; 6                             ;
; 19                                           ; 9                             ;
; 20                                           ; 9                             ;
; 21                                           ; 7                             ;
; 22                                           ; 12                            ;
; 23                                           ; 9                             ;
; 24                                           ; 6                             ;
; 25                                           ; 4                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 9                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 2                             ;
; 33                                           ; 3                             ;
; 34                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 55           ; 0            ; 0            ; 0            ; 70        ; 0            ; 0            ; 70        ; 70        ; 0            ; 65           ; 0            ; 0            ; 33           ; 0            ; 65           ; 33           ; 0            ; 0            ; 0            ; 65           ; 0            ; 0            ; 0            ; 0            ; 0            ; 70        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 70           ; 15           ; 70           ; 70           ; 70           ; 0         ; 70           ; 70           ; 0         ; 0         ; 70           ; 5            ; 70           ; 70           ; 37           ; 70           ; 5            ; 37           ; 70           ; 70           ; 70           ; 5            ; 70           ; 70           ; 70           ; 70           ; 70           ; 0         ; 70           ; 70           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SDRAM_CAS_N         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_N         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[12]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[11]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[10]      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[9]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[8]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[7]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[6]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[5]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[4]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[3]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[2]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[1]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR[0]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[1]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BA[0]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[3]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[2]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[1]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQM[0]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[31]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[30]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[29]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[28]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[27]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[26]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[25]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[24]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[23]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[22]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[21]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[20]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[19]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[18]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[17]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[16]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[15]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[14]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[13]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[12]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[11]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[10]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[9]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[8]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[7]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[6]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[5]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[4]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[3]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[2]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[1]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DQ[0]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INPUT_CLOCK         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119004): Automatically selected device EP4CGX22CF19C6 for design TopLevel
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 66 pins of 66 total pins
    Info (169086): Pin SDRAM_CAS_N not assigned to an exact location on the device
    Info (169086): Pin SDRAM_CKE not assigned to an exact location on the device
    Info (169086): Pin SDRAM_CS_N not assigned to an exact location on the device
    Info (169086): Pin SDRAM_RAS_N not assigned to an exact location on the device
    Info (169086): Pin SDRAM_WE_N not assigned to an exact location on the device
    Info (169086): Pin SDRAM_CLK not assigned to an exact location on the device
    Info (169086): Pin LED[7] not assigned to an exact location on the device
    Info (169086): Pin LED[6] not assigned to an exact location on the device
    Info (169086): Pin LED[5] not assigned to an exact location on the device
    Info (169086): Pin LED[4] not assigned to an exact location on the device
    Info (169086): Pin LED[3] not assigned to an exact location on the device
    Info (169086): Pin LED[2] not assigned to an exact location on the device
    Info (169086): Pin LED[1] not assigned to an exact location on the device
    Info (169086): Pin LED[0] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[12] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[11] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[10] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[9] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[8] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_BA[1] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_BA[0] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQM[3] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQM[2] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQM[1] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQM[0] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[31] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[30] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[29] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[28] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[27] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[26] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[25] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[24] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[23] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[22] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[21] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[20] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[19] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[18] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[17] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[16] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[15] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[14] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[13] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[12] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[11] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[10] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[9] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[8] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[7] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[6] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[5] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[4] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[3] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[2] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[1] not assigned to an exact location on the device
    Info (169086): Pin SDRAM_DQ[0] not assigned to an exact location on the device
    Info (169086): Pin INPUT_CLOCK not assigned to an exact location on the device
Warning (15536): Implemented PLL "SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|pll7" as MPLL PLL type, but with warnings
    Warning (15559): Can't achieve requested value -65.0 degrees for clock output SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[2] of parameter phase shift -- achieved value of -63.0 degrees
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[2] port
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu.sdc'
Warning (332060): Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst|pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst|pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst|pll|sd1|pll7|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node INPUT_CLOCK~input (placed in PIN V12 (CLk15, DIFFCLK_6n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[2] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SoC:inst|SoC_sdram:sdram|active_cs_n~1
        Info (176357): Destination node SoC:inst|SoC_sdram:sdram|active_rnw~3
        Info (176357): Destination node SoC:inst|altera_reset_controller:rst_controller_003|WideOr0~0
        Info (176357): Destination node SoC:inst|SoC_cpu:cpu|W_rf_wren
        Info (176357): Destination node SoC:inst|SoC_sdram:sdram|i_refs[0]
        Info (176357): Destination node SoC:inst|SoC_sdram:sdram|i_refs[2]
        Info (176357): Destination node SoC:inst|SoC_sdram:sdram|i_refs[1]
        Info (176357): Destination node SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SoC:inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|resetrequest 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[31]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[30]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[29]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[28]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[27]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[26]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[25]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[24]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[23]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[22]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[21]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[20]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[19]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[18]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[17]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[16]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 53 registers into blocks of type EC
    Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 87 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 32 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:19
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X26_Y31 to location X38_Y41
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.72 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5514 megabytes
    Info: Processing ended: Wed Apr 17 13:03:45 2024
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:00:58


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.fit.smsg.


