<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="UserLogicWithCamCtlOnly" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Unassigned User Library Modules</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|DSD|IP1_VIDEO_INPUT|UserLogicWithCamCtlOnly|vmodcam.vhd/AXI_LITE_IPIF_I - axi_lite_ipif - imp</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|DSD|IP1_VIDEO_INPUT|UserLogicWithCamCtlOnly|vmodcam.vhd/AXI_MASTER_BURST_I - axi_master_burst - implementation</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|DSD|IP1_VIDEO_INPUT|UserLogicWithCamCtlOnly|vmodcam.vhd/Common_Types</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|DSD|IP1_VIDEO_INPUT|UserLogicWithCamCtlOnly|vmodcam.vhd/USER_LOGIC_I - user_logic - IMP/DATA_CAPTURE_FIFO_I - srl_fifo_f - imp</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|DSD|IP1_VIDEO_INPUT|UserLogicWithCamCtlOnly|vmodcam.vhd/USER_LOGIC_I - user_logic - IMP/Inst_VmodCAM - VmodCAM_Ref - Behavioral/Inst_camctlB - CamCtl - Behavioral</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|DSD|IP1_VIDEO_INPUT|UserLogicWithCamCtlOnly|vmodcam.vhd/conv_funs_pkg</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|fpga|ISE|ECE552_CamCtl|vmodcam.vhd/AXI_LITE_IPIF_I - axi_lite_ipif - imp</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|fpga|ISE|ECE552_CamCtl|vmodcam.vhd/AXI_MASTER_BURST_I - axi_master_burst - implementation</ClosedNode>
         <ClosedNode>/vmodcam - IMP C:|fpga|ISE|ECE552_CamCtl|vmodcam.vhd/USER_LOGIC_I - user_logic - IMP/DATA_CAPTURE_FIFO_I - srl_fifo_f - imp</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>USER_LOGIC_I - user_logic - IMP (C:/fpga/ISE/ECE552_CamCtl/user_logic.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >6</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000003f9000000020000000000000000000000000200000064ffffffff000000810000000300000002000003f90000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>USER_LOGIC_I - user_logic - IMP (C:/fpga/ISE/ECE552_CamCtl/user_logic.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001db000000010000000100000000000000000000000064ffffffff000000810000000000000001000001db0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>C:\fpga\ISE\ECE552_CamCtl\TWICtl.vhd</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000351000000040101000100000000000000000000000064ffffffff0000008100000000000000040000022b00000001000000000000005c0000000100000000000000660000000100000000000000640000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>C:\fpga\ISE\ECE552_CamCtl\TWICtl.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>axi_lite_ipif_v1_01_a</ClosedNode>
         <ClosedNode>axi_master_burst_v1_00_a</ClosedNode>
         <ClosedNode>proc_common_v3_00_a</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>proc_common_v3_00_a</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000000f8000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>proc_common_v3_00_a</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities</ClosedNode>
         <ClosedNode>Implement Design/Map</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001ae000000010000000100000000000000000000000064ffffffff000000810000000000000001000001ae0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff0000000000000002000000c30000009201000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_XCO" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000178000000010000000100000000000000000000000064ffffffff000000810000000000000001000001780000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="ManualCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a\hdl\vhdl\srl_fifo_rbu_f.vhd (C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >53</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000037a000000020000000000000000000000000000000064ffffffff0000008100000000000000020000030a0000000100000000000000700000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\proc_common_v3_00_a\hdl\vhdl\srl_fifo_rbu_f.vhd (C:/Xilinx/14.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd)</CurrentItem>
   </ItemView>
</Project>
