Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 18 13:50:27 2023
| Host         : DESKTOP-TE2J1PM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab05_timing_summary_routed.rpt -rpx lab05_timing_summary_routed.rpx
| Design       : lab05
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)

 There are 1006 register/latch pins with no clock driven by root clock pin: u_clk60hz/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2529 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.723        0.000                      0                  459        0.168        0.000                      0                  459        4.500        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.723        0.000                      0                  459        0.168        0.000                      0                  459        4.500        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.242ns (23.624%)  route 4.015ns (76.376%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  jstk_ctrler/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.097 f  jstk_ctrler/count_reg[16]/Q
                         net (fo=5, routed)           0.841     6.938    jstk_ctrler/count_reg_n_0_[16]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.124     7.062 r  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=2, routed)           1.102     8.164    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.148     8.312 f  jstk_ctrler/count[23]_i_15/O
                         net (fo=1, routed)           0.494     8.806    jstk_ctrler/count[23]_i_15_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.328     9.134 r  jstk_ctrler/count[23]_i_5/O
                         net (fo=26, routed)          1.579    10.713    jstk_ctrler/count[23]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.837 r  jstk_ctrler/count[19]_i_1/O
                         net (fo=1, routed)           0.000    10.837    jstk_ctrler/count[19]
    SLICE_X2Y23          FDCE                                         r  jstk_ctrler/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  jstk_ctrler/count_reg[19]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.077    15.560    jstk_ctrler/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.366ns (26.307%)  route 3.827ns (73.693%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  jstk_ctrler/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.097 f  jstk_ctrler/count_reg[16]/Q
                         net (fo=5, routed)           0.841     6.938    jstk_ctrler/count_reg_n_0_[16]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.124     7.062 r  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=2, routed)           1.102     8.164    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.148     8.312 f  jstk_ctrler/count[23]_i_15/O
                         net (fo=1, routed)           0.494     8.806    jstk_ctrler/count[23]_i_15_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.328     9.134 r  jstk_ctrler/count[23]_i_5/O
                         net (fo=26, routed)          0.945    10.079    jstk_ctrler/spi_master_0/count_reg[5]_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.203 f  jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.445    10.648    jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I1_O)        0.124    10.772 r  jstk_ctrler/spi_master_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.772    jstk_ctrler/spi_master_0_n_22
    SLICE_X5Y22          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X5Y22          FDCE (Setup_fdce_C_D)        0.029    15.551    jstk_ctrler/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                         -10.772    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.366ns (26.934%)  route 3.706ns (73.066%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  jstk_ctrler/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.097 r  jstk_ctrler/count_reg[16]/Q
                         net (fo=5, routed)           0.841     6.938    jstk_ctrler/count_reg_n_0_[16]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.124     7.062 f  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=2, routed)           1.102     8.164    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.148     8.312 r  jstk_ctrler/count[23]_i_15/O
                         net (fo=1, routed)           0.494     8.806    jstk_ctrler/count[23]_i_15_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.328     9.134 f  jstk_ctrler/count[23]_i_5/O
                         net (fo=26, routed)          0.945    10.079    jstk_ctrler/spi_master_0/count_reg[5]_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.203 r  jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.324    10.527    jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.124    10.651 r  jstk_ctrler/spi_master_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.651    jstk_ctrler/spi_master_0_n_21
    SLICE_X5Y21          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.643    15.126    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.029    15.553    jstk_ctrler/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.366ns (26.950%)  route 3.703ns (73.050%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  jstk_ctrler/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.097 r  jstk_ctrler/count_reg[16]/Q
                         net (fo=5, routed)           0.841     6.938    jstk_ctrler/count_reg_n_0_[16]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.124     7.062 f  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=2, routed)           1.102     8.164    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.148     8.312 r  jstk_ctrler/count[23]_i_15/O
                         net (fo=1, routed)           0.494     8.806    jstk_ctrler/count[23]_i_15_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.328     9.134 f  jstk_ctrler/count[23]_i_5/O
                         net (fo=26, routed)          0.945    10.079    jstk_ctrler/spi_master_0/count_reg[5]_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.124    10.203 r  jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4/O
                         net (fo=3, routed)           0.321    10.524    jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.124    10.648 r  jstk_ctrler/spi_master_0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.648    jstk_ctrler/spi_master_0_n_20
    SLICE_X5Y21          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.643    15.126    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  jstk_ctrler/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.433    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X5Y21          FDCE (Setup_fdce_C_D)        0.031    15.555    jstk_ctrler/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 jstk_ctrler/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 1.242ns (24.522%)  route 3.823ns (75.478%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.817     5.579    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  jstk_ctrler/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.097 f  jstk_ctrler/count_reg[16]/Q
                         net (fo=5, routed)           0.841     6.938    jstk_ctrler/count_reg_n_0_[16]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.124     7.062 r  jstk_ctrler/FSM_sequential_state[2]_i_9/O
                         net (fo=2, routed)           1.102     8.164    jstk_ctrler/FSM_sequential_state[2]_i_9_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.148     8.312 f  jstk_ctrler/count[23]_i_15/O
                         net (fo=1, routed)           0.494     8.806    jstk_ctrler/count[23]_i_15_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.328     9.134 r  jstk_ctrler/count[23]_i_5/O
                         net (fo=26, routed)          1.386    10.520    jstk_ctrler/count[23]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124    10.644 r  jstk_ctrler/count[20]_i_1/O
                         net (fo=1, routed)           0.000    10.644    jstk_ctrler/count[20]
    SLICE_X2Y23          FDCE                                         r  jstk_ctrler/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.641    15.124    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  jstk_ctrler/count_reg[20]/C
                         clock pessimism              0.394    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.081    15.564    jstk_ctrler/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 jstk_ctrler/spi_master_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 2.491ns (52.826%)  route 2.224ns (47.174%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 15.132 - 10.000 ) 
    Source Clock Delay      (SCD):    5.592ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.830     5.592    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.419     6.011 r  jstk_ctrler/spi_master_0/count_reg[6]/Q
                         net (fo=2, routed)           0.559     6.571    jstk_ctrler/spi_master_0/count_reg_n_0_[6]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     7.403 r  jstk_ctrler/spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    jstk_ctrler/spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.520 r  jstk_ctrler/spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.520    jstk_ctrler/spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.637 r  jstk_ctrler/spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    jstk_ctrler/spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.754 r  jstk_ctrler/spi_master_0/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    jstk_ctrler/spi_master_0/count_reg[20]_i_2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.871 r  jstk_ctrler/spi_master_0/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.871    jstk_ctrler/spi_master_0/count_reg[24]_i_2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.988 r  jstk_ctrler/spi_master_0/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.988    jstk_ctrler/spi_master_0/count_reg[28]_i_2_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.311 r  jstk_ctrler/spi_master_0/count_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.865     9.176    jstk_ctrler/spi_master_0/count0[30]
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.332     9.508 r  jstk_ctrler/spi_master_0/count[30]_i_1/O
                         net (fo=1, routed)           0.800    10.308    jstk_ctrler/spi_master_0/count[30]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.649    15.132    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  jstk_ctrler/spi_master_0/count_reg[30]/C
                         clock pessimism              0.433    15.565    
                         clock uncertainty           -0.035    15.530    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)       -0.264    15.266    jstk_ctrler/spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.132%)  route 3.531ns (79.868%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.658     5.420    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  u_clk60hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  u_clk60hz/count_reg[18]/Q
                         net (fo=2, routed)           0.828     6.767    u_clk60hz/count__0[18]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.891 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.959     7.849    u_clk60hz/count[0]_i_6_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.918     8.891    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.015 r  u_clk60hz/count[31]_i_1__1/O
                         net (fo=31, routed)          0.826     9.841    u_clk60hz/pulse
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.481    14.964    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[1]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.524    14.833    u_clk60hz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.132%)  route 3.531ns (79.868%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.658     5.420    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  u_clk60hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  u_clk60hz/count_reg[18]/Q
                         net (fo=2, routed)           0.828     6.767    u_clk60hz/count__0[18]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.891 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.959     7.849    u_clk60hz/count[0]_i_6_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.918     8.891    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.015 r  u_clk60hz/count[31]_i_1__1/O
                         net (fo=31, routed)          0.826     9.841    u_clk60hz/pulse
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.481    14.964    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[2]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.524    14.833    u_clk60hz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.132%)  route 3.531ns (79.868%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.658     5.420    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  u_clk60hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  u_clk60hz/count_reg[18]/Q
                         net (fo=2, routed)           0.828     6.767    u_clk60hz/count__0[18]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.891 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.959     7.849    u_clk60hz/count[0]_i_6_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.918     8.891    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.015 r  u_clk60hz/count[31]_i_1__1/O
                         net (fo=31, routed)          0.826     9.841    u_clk60hz/pulse
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.481    14.964    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[3]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.524    14.833    u_clk60hz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.890ns (20.132%)  route 3.531ns (79.868%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.658     5.420    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  u_clk60hz/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.518     5.938 r  u_clk60hz/count_reg[18]/Q
                         net (fo=2, routed)           0.828     6.767    u_clk60hz/count__0[18]
    SLICE_X34Y33         LUT4 (Prop_lut4_I1_O)        0.124     6.891 f  u_clk60hz/count[0]_i_6/O
                         net (fo=1, routed)           0.959     7.849    u_clk60hz/count[0]_i_6_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124     7.973 f  u_clk60hz/count[0]_i_2__0/O
                         net (fo=3, routed)           0.918     8.891    u_clk60hz/count[0]_i_2__0_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.124     9.015 r  u_clk60hz/count[31]_i_1__1/O
                         net (fo=31, routed)          0.826     9.841    u_clk60hz/pulse
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.481    14.964    u_clk60hz/clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  u_clk60hz/count_reg[4]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X32Y29         FDRE (Setup_fdre_C_R)       -0.524    14.833    u_clk60hz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.835%)  route 0.064ns (28.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.613     1.560    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  jstk_ctrler/spi_master_0/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  jstk_ctrler/spi_master_0/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.064     1.788    jstk_ctrler/spi_master_0/rx_buffer[3]
    SLICE_X7Y22          FDCE                                         r  jstk_ctrler/spi_master_0/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.879     2.073    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  jstk_ctrler/spi_master_0/rx_data_reg[3]/C
                         clock pessimism             -0.500     1.573    
    SLICE_X7Y22          FDCE (Hold_fdce_C_D)         0.047     1.620    jstk_ctrler/spi_master_0/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.613     1.560    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  jstk_ctrler/spi_master_0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     1.701 r  jstk_ctrler/spi_master_0/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.120     1.821    jstk_ctrler/rx_data[1]
    SLICE_X7Y23          FDRE                                         r  jstk_ctrler/spi_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.877     2.071    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X7Y23          FDRE                                         r  jstk_ctrler/spi_rx_data_reg[1]/C
                         clock pessimism             -0.500     1.571    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.070     1.641    jstk_ctrler/spi_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/x_position_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.193%)  route 0.113ns (40.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.581     1.528    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  jstk_ctrler/spi_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.692 r  jstk_ctrler/spi_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.113     1.805    jstk_ctrler/spi_rx_data_reg_n_0_[0]
    SLICE_X10Y23         FDCE                                         r  jstk_ctrler/x_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.848     2.042    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  jstk_ctrler/x_position_reg[0]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X10Y23         FDCE (Hold_fdce_C_D)         0.059     1.621    jstk_ctrler/x_position_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_rx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/y_position_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.582     1.529    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  jstk_ctrler/spi_rx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  jstk_ctrler/spi_rx_data_reg[13]/Q
                         net (fo=1, routed)           0.116     1.809    jstk_ctrler/p_1_in[5]
    SLICE_X9Y23          FDCE                                         r  jstk_ctrler/y_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.848     2.042    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  jstk_ctrler/y_position_reg[5]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X9Y23          FDCE (Hold_fdce_C_D)         0.076     1.618    jstk_ctrler/y_position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_rx_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/y_position_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.582     1.529    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  jstk_ctrler/spi_rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  jstk_ctrler/spi_rx_data_reg[11]/Q
                         net (fo=1, routed)           0.112     1.805    jstk_ctrler/p_1_in[3]
    SLICE_X9Y24          FDCE                                         r  jstk_ctrler/y_position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.847     2.041    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  jstk_ctrler/y_position_reg[3]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.071     1.612    jstk_ctrler/y_position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/y_position_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.582     1.529    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  jstk_ctrler/spi_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.693 r  jstk_ctrler/spi_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.116     1.809    jstk_ctrler/p_1_in[4]
    SLICE_X9Y23          FDCE                                         r  jstk_ctrler/y_position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.848     2.042    jstk_ctrler/clk_IBUF_BUFG
    SLICE_X9Y23          FDCE                                         r  jstk_ctrler/y_position_reg[4]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X9Y23          FDCE (Hold_fdce_C_D)         0.071     1.613    jstk_ctrler/y_position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/rx_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.708%)  route 0.125ns (43.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.613     1.560    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  jstk_ctrler/spi_master_0/rx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  jstk_ctrler/spi_master_0/rx_buffer_reg[4]/Q
                         net (fo=2, routed)           0.125     1.849    jstk_ctrler/spi_master_0/rx_buffer[4]
    SLICE_X7Y22          FDCE                                         r  jstk_ctrler/spi_master_0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.879     2.073    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  jstk_ctrler/spi_master_0/rx_data_reg[4]/C
                         clock pessimism             -0.500     1.573    
    SLICE_X7Y22          FDCE (Hold_fdce_C_D)         0.075     1.648    jstk_ctrler/spi_master_0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.127     1.856    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.048     1.904 r  jstk_ctrler/spi_master_0/clk_toggles[4]_i_3/O
                         net (fo=1, routed)           0.000     1.904    jstk_ctrler/spi_master_0/clk_toggles[4]_i_3_n_0
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.107     1.686    jstk_ctrler/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/clk_toggles_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.619     1.566    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  jstk_ctrler/spi_master_0/clk_toggles_reg[0]/Q
                         net (fo=8, routed)           0.128     1.857    jstk_ctrler/spi_master_0/clk_toggles[0]
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.049     1.906 r  jstk_ctrler/spi_master_0/clk_toggles[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    jstk_ctrler/spi_master_0/clk_toggles[3]_i_1_n_0
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.888     2.082    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  jstk_ctrler/spi_master_0/clk_toggles_reg[3]/C
                         clock pessimism             -0.503     1.579    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.107     1.686    jstk_ctrler/spi_master_0/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 jstk_ctrler/spi_master_0/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jstk_ctrler/spi_master_0/rx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.613     1.560    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  jstk_ctrler/spi_master_0/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  jstk_ctrler/spi_master_0/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.112     1.836    jstk_ctrler/spi_master_0/rx_buffer[5]
    SLICE_X6Y22          FDRE                                         r  jstk_ctrler/spi_master_0/rx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.879     2.073    jstk_ctrler/spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  jstk_ctrler/spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism             -0.513     1.560    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.053     1.613    jstk_ctrler/spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22    jstk_ctrler/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    jstk_ctrler/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    jstk_ctrler/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    jstk_ctrler/byte_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    jstk_ctrler/byte_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y21    jstk_ctrler/byte_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y24    jstk_ctrler/center_button_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y19    jstk_ctrler/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    jstk_ctrler/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/spi_master_0/tx_buffer_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    jstk_ctrler/spi_master_0/tx_buffer_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    jstk_ctrler/spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    jstk_ctrler/spi_master_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    jstk_ctrler/spi_master_0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    jstk_ctrler/spi_master_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    jstk_ctrler/spi_master_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    jstk_ctrler/spi_master_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y16    jstk_ctrler/spi_master_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    jstk_ctrler/spi_master_0/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    jstk_ctrler/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    jstk_ctrler/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    jstk_ctrler/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    jstk_ctrler/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    jstk_ctrler/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    jstk_ctrler/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    jstk_ctrler/count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    jstk_ctrler/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    jstk_ctrler/count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    jstk_ctrler/count_reg[2]/C



