/*
  Â© 2021-2022 Intel Corporation
  SPDX-License-Identifier: MPL-2.0
*/
dml 1.2;
device test;
import "simics/devs/signal.dml";

connect foo {
    interface signal {
        /// ERROR ENALLOW
        attribute a;
    }

    /// ERROR ENALLOW
    connect bar {
        data bool connected;
    }
}

bank b {
    register r size 4 @ undefined {
        /// ERROR ENALLOW
        group g;
        field f [31:0] {
            /// ERROR ENALLOW
            field ff [31:0];
        }
    }
}

group g {
    /// ERROR ENALLOW
    port p;
    /// ERROR ENALLOW
    bank b;
}

typedef struct {
    void (*m)(conf_object_t *);
} i_interface_t;

connect c {
    group g {
        /// ERROR ENALLOW
        interface i;
    }
    // no error
    interface i;
}
port p {
    group g {
        /// ERROR ENALLOW
        implement i;
    }
    // no error
    implement i;
}
