
CE4951Lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004400  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001fc  080045d0  080045d0  000145d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047cc  080047cc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080047cc  080047cc  000147cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080047d4  080047d4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047d4  080047d4  000147d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047d8  080047d8  000147d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080047dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000070  0800484c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  0800484c  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d059  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e26  00000000  00000000  0002d0f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002ef20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f8  00000000  00000000  0002fa00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022dfa  00000000  00000000  000303f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c695  00000000  00000000  000531f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0ca2  00000000  00000000  0005f887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00130529  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000387c  00000000  00000000  0013057c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080045b8 	.word	0x080045b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080045b8 	.word	0x080045b8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c6:	481d      	ldr	r0, [pc, #116]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80005c8:	f000 ff56 	bl	8001478 <HAL_GPIO_WritePin>

	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) == GPIO_PIN_RESET){
 80005cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d0:	481b      	ldr	r0, [pc, #108]	; (8000640 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80005d2:	f000 ff39 	bl	8001448 <HAL_GPIO_ReadPin>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d115      	bne.n	8000608 <HAL_TIM_PeriodElapsedCallback+0x50>
		currentState = IDLE;
 80005dc:	4b19      	ldr	r3, [pc, #100]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80005e2:	2201      	movs	r2, #1
 80005e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005e8:	4814      	ldr	r0, [pc, #80]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80005ea:	f000 ff45 	bl	8001478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005f4:	4811      	ldr	r0, [pc, #68]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 80005f6:	f000 ff3f 	bl	8001478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000600:	480e      	ldr	r0, [pc, #56]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000602:	f000 ff39 	bl	8001478 <HAL_GPIO_WritePin>
		currentState = COLLISION;
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
	}
}
 8000606:	e014      	b.n	8000632 <HAL_TIM_PeriodElapsedCallback+0x7a>
		currentState = COLLISION;
 8000608:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800060a:	2202      	movs	r2, #2
 800060c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000614:	4809      	ldr	r0, [pc, #36]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000616:	f000 ff2f 	bl	8001478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 800061a:	2200      	movs	r2, #0
 800061c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000620:	4806      	ldr	r0, [pc, #24]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000622:	f000 ff29 	bl	8001478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000626:	2201      	movs	r2, #1
 8000628:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800062c:	4803      	ldr	r0, [pc, #12]	; (800063c <HAL_TIM_PeriodElapsedCallback+0x84>)
 800062e:	f000 ff23 	bl	8001478 <HAL_GPIO_WritePin>
}
 8000632:	bf00      	nop
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40020400 	.word	0x40020400
 8000640:	40020800 	.word	0x40020800
 8000644:	20000098 	.word	0x20000098

08000648 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9){
 8000652:	88fb      	ldrh	r3, [r7, #6]
 8000654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000658:	d117      	bne.n	800068a <HAL_GPIO_EXTI_Callback+0x42>
		currentState = BUSY;
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <HAL_GPIO_EXTI_Callback+0x4c>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000666:	480c      	ldr	r0, [pc, #48]	; (8000698 <HAL_GPIO_EXTI_Callback+0x50>)
 8000668:	f000 ff06 	bl	8001478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800066c:	2201      	movs	r2, #1
 800066e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000672:	4809      	ldr	r0, [pc, #36]	; (8000698 <HAL_GPIO_EXTI_Callback+0x50>)
 8000674:	f000 ff00 	bl	8001478 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800067e:	4806      	ldr	r0, [pc, #24]	; (8000698 <HAL_GPIO_EXTI_Callback+0x50>)
 8000680:	f000 fefa 	bl	8001478 <HAL_GPIO_WritePin>
		TIM1->CNT = 0;
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <HAL_GPIO_EXTI_Callback+0x54>)
 8000686:	2200      	movs	r2, #0
 8000688:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000098 	.word	0x20000098
 8000698:	40020400 	.word	0x40020400
 800069c:	40010000 	.word	0x40010000

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a6:	f000 fbb7 	bl	8000e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006aa:	f000 f88b 	bl	80007c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ae:	f000 f945 	bl	800093c <MX_GPIO_Init>
  MX_TIM1_Init();
 80006b2:	f000 f8f3 	bl	800089c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80006b6:	483d      	ldr	r0, [pc, #244]	; (80007ac <main+0x10c>)
 80006b8:	f001 fc40 	bl	8001f3c <HAL_TIM_Base_Start_IT>
  init_usart2(57600,F_CPU);
 80006bc:	493c      	ldr	r1, [pc, #240]	; (80007b0 <main+0x110>)
 80006be:	f44f 4061 	mov.w	r0, #57600	; 0xe100
 80006c2:	f000 fb27 	bl	8000d14 <init_usart2>
  printf("Hello\n");
 80006c6:	483b      	ldr	r0, [pc, #236]	; (80007b4 <main+0x114>)
 80006c8:	f002 f9d4 	bl	8002a74 <puts>
  char * buffer = malloc(256*sizeof(char));
 80006cc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80006d0:	f002 f890 	bl	80027f4 <malloc>
 80006d4:	4603      	mov	r3, r0
 80006d6:	617b      	str	r3, [r7, #20]
  uint16_t * output = malloc(2*256*sizeof(char));
 80006d8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006dc:	f002 f88a 	bl	80027f4 <malloc>
 80006e0:	4603      	mov	r3, r0
 80006e2:	613b      	str	r3, [r7, #16]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  int readCount = scanf("%s",buffer);
 80006e4:	6979      	ldr	r1, [r7, #20]
 80006e6:	4834      	ldr	r0, [pc, #208]	; (80007b8 <main+0x118>)
 80006e8:	f002 f9dc 	bl	8002aa4 <iscanf>
 80006ec:	60f8      	str	r0, [r7, #12]
	  int length = strlen(buffer);
 80006ee:	6978      	ldr	r0, [r7, #20]
 80006f0:	f7ff fd8e 	bl	8000210 <strlen>
 80006f4:	4603      	mov	r3, r0
 80006f6:	60bb      	str	r3, [r7, #8]
	  //send data
	  if (readCount){
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d0f2      	beq.n	80006e4 <main+0x44>
		  printf("read count: %d, buffer: %s\n", length, buffer);
 80006fe:	697a      	ldr	r2, [r7, #20]
 8000700:	68b9      	ldr	r1, [r7, #8]
 8000702:	482e      	ldr	r0, [pc, #184]	; (80007bc <main+0x11c>)
 8000704:	f002 f930 	bl	8002968 <iprintf>
		  for (int i = 0; i < length;){
 8000708:	2300      	movs	r3, #0
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	e02d      	b.n	800076a <main+0xca>
			  for (int j = 0; j < 8; j++){
 800070e:	2300      	movs	r3, #0
 8000710:	61fb      	str	r3, [r7, #28]
 8000712:	e027      	b.n	8000764 <main+0xc4>
				  if (buffer[i] & 0b1<<j)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	697a      	ldr	r2, [r7, #20]
 8000718:	4413      	add	r3, r2
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	461a      	mov	r2, r3
 800071e:	69fb      	ldr	r3, [r7, #28]
 8000720:	fa42 f303 	asr.w	r3, r2, r3
 8000724:	f003 0301 	and.w	r3, r3, #1
 8000728:	2b00      	cmp	r3, #0
 800072a:	d00c      	beq.n	8000746 <main+0xa6>
					  output[i] = 0b01<<j*2+1;
 800072c:	69fb      	ldr	r3, [r7, #28]
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	3301      	adds	r3, #1
 8000732:	2201      	movs	r2, #1
 8000734:	fa02 f103 	lsl.w	r1, r2, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	693a      	ldr	r2, [r7, #16]
 800073e:	4413      	add	r3, r2
 8000740:	b28a      	uxth	r2, r1
 8000742:	801a      	strh	r2, [r3, #0]
 8000744:	e00b      	b.n	800075e <main+0xbe>
				  else
					  output[i] = 0b10<<j*2-1;
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	3b01      	subs	r3, #1
 800074c:	2202      	movs	r2, #2
 800074e:	fa02 f103 	lsl.w	r1, r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	693a      	ldr	r2, [r7, #16]
 8000758:	4413      	add	r3, r2
 800075a:	b28a      	uxth	r2, r1
 800075c:	801a      	strh	r2, [r3, #0]
			  for (int j = 0; j < 8; j++){
 800075e:	69fb      	ldr	r3, [r7, #28]
 8000760:	3301      	adds	r3, #1
 8000762:	61fb      	str	r3, [r7, #28]
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	2b07      	cmp	r3, #7
 8000768:	ddd4      	ble.n	8000714 <main+0x74>
		  for (int i = 0; i < length;){
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	429a      	cmp	r2, r3
 8000770:	dbcd      	blt.n	800070e <main+0x6e>

			  }
		  }
		  for (int i = 0; i< length*2; i++){
 8000772:	2300      	movs	r3, #0
 8000774:	61bb      	str	r3, [r7, #24]
 8000776:	e013      	b.n	80007a0 <main+0x100>
			  printf("%c", output+i);
 8000778:	69bb      	ldr	r3, [r7, #24]
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	693a      	ldr	r2, [r7, #16]
 800077e:	4413      	add	r3, r2
 8000780:	4619      	mov	r1, r3
 8000782:	480f      	ldr	r0, [pc, #60]	; (80007c0 <main+0x120>)
 8000784:	f002 f8f0 	bl	8002968 <iprintf>
			  printf("%c", output+i+8);
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	3308      	adds	r3, #8
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	693a      	ldr	r2, [r7, #16]
 8000790:	4413      	add	r3, r2
 8000792:	4619      	mov	r1, r3
 8000794:	480a      	ldr	r0, [pc, #40]	; (80007c0 <main+0x120>)
 8000796:	f002 f8e7 	bl	8002968 <iprintf>
		  for (int i = 0; i< length*2; i++){
 800079a:	69bb      	ldr	r3, [r7, #24]
 800079c:	3301      	adds	r3, #1
 800079e:	61bb      	str	r3, [r7, #24]
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	69ba      	ldr	r2, [r7, #24]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	dbe6      	blt.n	8000778 <main+0xd8>
  {
 80007aa:	e79b      	b.n	80006e4 <main+0x44>
 80007ac:	2000009c 	.word	0x2000009c
 80007b0:	0280de80 	.word	0x0280de80
 80007b4:	080045d0 	.word	0x080045d0
 80007b8:	080045d8 	.word	0x080045d8
 80007bc:	080045dc 	.word	0x080045dc
 80007c0:	080045f8 	.word	0x080045f8

080007c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b094      	sub	sp, #80	; 0x50
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 031c 	add.w	r3, r7, #28
 80007ce:	2234      	movs	r2, #52	; 0x34
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f002 f816 	bl	8002804 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	f107 0308 	add.w	r3, r7, #8
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e8:	2300      	movs	r3, #0
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	4b29      	ldr	r3, [pc, #164]	; (8000894 <SystemClock_Config+0xd0>)
 80007ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f0:	4a28      	ldr	r2, [pc, #160]	; (8000894 <SystemClock_Config+0xd0>)
 80007f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f6:	6413      	str	r3, [r2, #64]	; 0x40
 80007f8:	4b26      	ldr	r3, [pc, #152]	; (8000894 <SystemClock_Config+0xd0>)
 80007fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000804:	2300      	movs	r3, #0
 8000806:	603b      	str	r3, [r7, #0]
 8000808:	4b23      	ldr	r3, [pc, #140]	; (8000898 <SystemClock_Config+0xd4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a22      	ldr	r2, [pc, #136]	; (8000898 <SystemClock_Config+0xd4>)
 800080e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000812:	6013      	str	r3, [r2, #0]
 8000814:	4b20      	ldr	r3, [pc, #128]	; (8000898 <SystemClock_Config+0xd4>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800081c:	603b      	str	r3, [r7, #0]
 800081e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000820:	2302      	movs	r3, #2
 8000822:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000824:	2301      	movs	r3, #1
 8000826:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000828:	2310      	movs	r3, #16
 800082a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082c:	2302      	movs	r3, #2
 800082e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000830:	2300      	movs	r3, #0
 8000832:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000834:	2308      	movs	r3, #8
 8000836:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000838:	23a8      	movs	r3, #168	; 0xa8
 800083a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800083c:	2302      	movs	r3, #2
 800083e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000840:	2302      	movs	r3, #2
 8000842:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000844:	2302      	movs	r3, #2
 8000846:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000848:	f107 031c 	add.w	r3, r7, #28
 800084c:	4618      	mov	r0, r3
 800084e:	f001 f887 	bl	8001960 <HAL_RCC_OscConfig>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000858:	f000 f8cc 	bl	80009f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085c:	230f      	movs	r3, #15
 800085e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000860:	2302      	movs	r3, #2
 8000862:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000868:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800086c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800086e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000872:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000874:	f107 0308 	add.w	r3, r7, #8
 8000878:	2105      	movs	r1, #5
 800087a:	4618      	mov	r0, r3
 800087c:	f000 fe2e 	bl	80014dc <HAL_RCC_ClockConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000886:	f000 f8b5 	bl	80009f4 <Error_Handler>
  }
}
 800088a:	bf00      	nop
 800088c:	3750      	adds	r7, #80	; 0x50
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40023800 	.word	0x40023800
 8000898:	40007000 	.word	0x40007000

0800089c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008a2:	f107 0308 	add.w	r3, r7, #8
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
 80008ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008b0:	463b      	mov	r3, r7
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008b8:	4b1e      	ldr	r3, [pc, #120]	; (8000934 <MX_TIM1_Init+0x98>)
 80008ba:	4a1f      	ldr	r2, [pc, #124]	; (8000938 <MX_TIM1_Init+0x9c>)
 80008bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 80008be:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <MX_TIM1_Init+0x98>)
 80008c0:	2254      	movs	r2, #84	; 0x54
 80008c2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c4:	4b1b      	ldr	r3, [pc, #108]	; (8000934 <MX_TIM1_Init+0x98>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2200;
 80008ca:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <MX_TIM1_Init+0x98>)
 80008cc:	f640 0298 	movw	r2, #2200	; 0x898
 80008d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008d2:	4b18      	ldr	r3, [pc, #96]	; (8000934 <MX_TIM1_Init+0x98>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008d8:	4b16      	ldr	r3, [pc, #88]	; (8000934 <MX_TIM1_Init+0x98>)
 80008da:	2200      	movs	r2, #0
 80008dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008de:	4b15      	ldr	r3, [pc, #84]	; (8000934 <MX_TIM1_Init+0x98>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008e4:	4813      	ldr	r0, [pc, #76]	; (8000934 <MX_TIM1_Init+0x98>)
 80008e6:	f001 fad9 	bl	8001e9c <HAL_TIM_Base_Init>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80008f0:	f000 f880 	bl	80009f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008fa:	f107 0308 	add.w	r3, r7, #8
 80008fe:	4619      	mov	r1, r3
 8000900:	480c      	ldr	r0, [pc, #48]	; (8000934 <MX_TIM1_Init+0x98>)
 8000902:	f001 fc93 	bl	800222c <HAL_TIM_ConfigClockSource>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800090c:	f000 f872 	bl	80009f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000910:	2300      	movs	r3, #0
 8000912:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000914:	2300      	movs	r3, #0
 8000916:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000918:	463b      	mov	r3, r7
 800091a:	4619      	mov	r1, r3
 800091c:	4805      	ldr	r0, [pc, #20]	; (8000934 <MX_TIM1_Init+0x98>)
 800091e:	f001 feaf 	bl	8002680 <HAL_TIMEx_MasterConfigSynchronization>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000928:	f000 f864 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800092c:	bf00      	nop
 800092e:	3718      	adds	r7, #24
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	2000009c 	.word	0x2000009c
 8000938:	40010000 	.word	0x40010000

0800093c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b088      	sub	sp, #32
 8000940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	605a      	str	r2, [r3, #4]
 800094c:	609a      	str	r2, [r3, #8]
 800094e:	60da      	str	r2, [r3, #12]
 8000950:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	4b24      	ldr	r3, [pc, #144]	; (80009e8 <MX_GPIO_Init+0xac>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a23      	ldr	r2, [pc, #140]	; (80009e8 <MX_GPIO_Init+0xac>)
 800095c:	f043 0302 	orr.w	r3, r3, #2
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b21      	ldr	r3, [pc, #132]	; (80009e8 <MX_GPIO_Init+0xac>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0302 	and.w	r3, r3, #2
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	607b      	str	r3, [r7, #4]
 8000972:	4b1d      	ldr	r3, [pc, #116]	; (80009e8 <MX_GPIO_Init+0xac>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000976:	4a1c      	ldr	r2, [pc, #112]	; (80009e8 <MX_GPIO_Init+0xac>)
 8000978:	f043 0304 	orr.w	r3, r3, #4
 800097c:	6313      	str	r3, [r2, #48]	; 0x30
 800097e:	4b1a      	ldr	r3, [pc, #104]	; (80009e8 <MX_GPIO_Init+0xac>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0304 	and.w	r3, r3, #4
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000990:	4816      	ldr	r0, [pc, #88]	; (80009ec <MX_GPIO_Init+0xb0>)
 8000992:	f000 fd71 	bl	8001478 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000996:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800099a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	2301      	movs	r3, #1
 800099e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a8:	f107 030c 	add.w	r3, r7, #12
 80009ac:	4619      	mov	r1, r3
 80009ae:	480f      	ldr	r0, [pc, #60]	; (80009ec <MX_GPIO_Init+0xb0>)
 80009b0:	f000 fbb6 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80009ba:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80009be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009c0:	2302      	movs	r3, #2
 80009c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	4619      	mov	r1, r3
 80009ca:	4809      	ldr	r0, [pc, #36]	; (80009f0 <MX_GPIO_Init+0xb4>)
 80009cc:	f000 fba8 	bl	8001120 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2100      	movs	r1, #0
 80009d4:	2017      	movs	r0, #23
 80009d6:	f000 fb6c 	bl	80010b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80009da:	2017      	movs	r0, #23
 80009dc:	f000 fb85 	bl	80010ea <HAL_NVIC_EnableIRQ>

}
 80009e0:	bf00      	nop
 80009e2:	3720      	adds	r7, #32
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40023800 	.word	0x40023800
 80009ec:	40020400 	.word	0x40020400
 80009f0:	40020800 	.word	0x40020800

080009f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f8:	b672      	cpsid	i
}
 80009fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009fc:	e7fe      	b.n	80009fc <Error_Handler+0x8>
	...

08000a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b10      	ldr	r3, [pc, #64]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0e:	4a0f      	ldr	r2, [pc, #60]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a14:	6453      	str	r3, [r2, #68]	; 0x44
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	603b      	str	r3, [r7, #0]
 8000a26:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2a:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a30:	6413      	str	r3, [r2, #64]	; 0x40
 8000a32:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_MspInit+0x4c>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	40023800 	.word	0x40023800

08000a50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a0e      	ldr	r2, [pc, #56]	; (8000a98 <HAL_TIM_Base_MspInit+0x48>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d115      	bne.n	8000a8e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <HAL_TIM_Base_MspInit+0x4c>)
 8000a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6a:	4a0c      	ldr	r2, [pc, #48]	; (8000a9c <HAL_TIM_Base_MspInit+0x4c>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6453      	str	r3, [r2, #68]	; 0x44
 8000a72:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <HAL_TIM_Base_MspInit+0x4c>)
 8000a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2100      	movs	r1, #0
 8000a82:	2019      	movs	r0, #25
 8000a84:	f000 fb15 	bl	80010b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a88:	2019      	movs	r0, #25
 8000a8a:	f000 fb2e 	bl	80010ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40010000 	.word	0x40010000
 8000a9c:	40023800 	.word	0x40023800

08000aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <NMI_Handler+0x4>

08000aa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aaa:	e7fe      	b.n	8000aaa <HardFault_Handler+0x4>

08000aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <MemManage_Handler+0x4>

08000ab2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab6:	e7fe      	b.n	8000ab6 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	e7fe      	b.n	8000abc <UsageFault_Handler+0x4>

08000abe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000abe:	b480      	push	{r7}
 8000ac0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac2:	bf00      	nop
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr

08000acc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae6:	4770      	bx	lr

08000ae8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aec:	f000 f9e6 	bl	8000ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000af8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000afc:	f000 fcd6 	bl	80014ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b0a:	f001 fa87 	bl	800201c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	2000009c 	.word	0x2000009c

08000b18 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
	return -1;
 8000b20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b40:	605a      	str	r2, [r3, #4]
	return 0;
 8000b42:	2300      	movs	r3, #0
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr

08000b50 <_isatty>:

int _isatty(int file)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
	return 1;
 8000b58:	2301      	movs	r3, #1
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr

08000b66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b085      	sub	sp, #20
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	60f8      	str	r0, [r7, #12]
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
	return 0;
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b88:	4a14      	ldr	r2, [pc, #80]	; (8000bdc <_sbrk+0x5c>)
 8000b8a:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <_sbrk+0x60>)
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b94:	4b13      	ldr	r3, [pc, #76]	; (8000be4 <_sbrk+0x64>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d102      	bne.n	8000ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b9c:	4b11      	ldr	r3, [pc, #68]	; (8000be4 <_sbrk+0x64>)
 8000b9e:	4a12      	ldr	r2, [pc, #72]	; (8000be8 <_sbrk+0x68>)
 8000ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ba2:	4b10      	ldr	r3, [pc, #64]	; (8000be4 <_sbrk+0x64>)
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4413      	add	r3, r2
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d207      	bcs.n	8000bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bb0:	f001 fdf6 	bl	80027a0 <__errno>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
 8000bbe:	e009      	b.n	8000bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bc0:	4b08      	ldr	r3, [pc, #32]	; (8000be4 <_sbrk+0x64>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bc6:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <_sbrk+0x64>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4413      	add	r3, r2
 8000bce:	4a05      	ldr	r2, [pc, #20]	; (8000be4 <_sbrk+0x64>)
 8000bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3718      	adds	r7, #24
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20020000 	.word	0x20020000
 8000be0:	00000400 	.word	0x00000400
 8000be4:	2000008c 	.word	0x2000008c
 8000be8:	200000f8 	.word	0x200000f8

08000bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <SystemInit+0x20>)
 8000bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bf6:	4a05      	ldr	r2, [pc, #20]	; (8000c0c <SystemInit+0x20>)
 8000bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <_read>:


// These will override _read and _write in syscalls.c, which are
// prototyped as weak
int _read(int file, char *ptr, int len)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
	int DataIdx;
	// Modified the for loop in order to get the correct behavior for fgets
	int byteCnt = 0;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	613b      	str	r3, [r7, #16]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	e012      	b.n	8000c4c <_read+0x3c>
	{
		//*ptr++ = __io_getchar();
		byteCnt++;
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	613b      	str	r3, [r7, #16]
		//*ptr++ = usart2_getch();
		*ptr = usart2_getch();
 8000c2c:	f000 f836 	bl	8000c9c <usart2_getch>
 8000c30:	4603      	mov	r3, r0
 8000c32:	461a      	mov	r2, r3
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	701a      	strb	r2, [r3, #0]
		if(*ptr == '\n') break;
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2b0a      	cmp	r3, #10
 8000c3e:	d00a      	beq.n	8000c56 <_read+0x46>
		ptr++;
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	3301      	adds	r3, #1
 8000c44:	60bb      	str	r3, [r7, #8]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	697a      	ldr	r2, [r7, #20]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	dbe8      	blt.n	8000c26 <_read+0x16>
 8000c54:	e000      	b.n	8000c58 <_read+0x48>
		if(*ptr == '\n') break;
 8000c56:	bf00      	nop
	}

	//return len;
	return byteCnt; // Return byte count
 8000c58:	693b      	ldr	r3, [r7, #16]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <_write>:

int _write(int file, char *ptr, int len)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b086      	sub	sp, #24
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	2300      	movs	r3, #0
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	e009      	b.n	8000c88 <_write+0x26>
	{
		usart2_putch(*ptr++);
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	1c5a      	adds	r2, r3, #1
 8000c78:	60ba      	str	r2, [r7, #8]
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f000 f82f 	bl	8000ce0 <usart2_putch>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	3301      	adds	r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
 8000c88:	697a      	ldr	r2, [r7, #20]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	dbf1      	blt.n	8000c74 <_write+0x12>
	}
	return len;
 8000c90:	687b      	ldr	r3, [r7, #4]
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3718      	adds	r7, #24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <usart2_getch>:



char usart2_getch(){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
	char c;
	while((*(USART_SR)&(1<<RXNE)) != (1<<RXNE));
 8000ca2:	bf00      	nop
 8000ca4:	4b0c      	ldr	r3, [pc, #48]	; (8000cd8 <usart2_getch+0x3c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f003 0320 	and.w	r3, r3, #32
 8000cac:	2b20      	cmp	r3, #32
 8000cae:	d1f9      	bne.n	8000ca4 <usart2_getch+0x8>
	c = ((char) *USART_DR);  // Read character from usart
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <usart2_getch+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	71fb      	strb	r3, [r7, #7]
	usart2_putch(c);  // Echo back
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f000 f811 	bl	8000ce0 <usart2_putch>

	if (c == '\r'){  // If character is CR
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b0d      	cmp	r3, #13
 8000cc2:	d104      	bne.n	8000cce <usart2_getch+0x32>
		usart2_putch('\n');  // send it
 8000cc4:	200a      	movs	r0, #10
 8000cc6:	f000 f80b 	bl	8000ce0 <usart2_putch>
		c = '\n';   // Return LF. fgets is terminated by LF
 8000cca:	230a      	movs	r3, #10
 8000ccc:	71fb      	strb	r3, [r7, #7]
	}

	return c;
 8000cce:	79fb      	ldrb	r3, [r7, #7]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40004400 	.word	0x40004400
 8000cdc:	40004404 	.word	0x40004404

08000ce0 <usart2_putch>:

void usart2_putch(char c){
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
	while((*(USART_SR)&(1<<TXE)) != (1<<TXE));
 8000cea:	bf00      	nop
 8000cec:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <usart2_putch+0x2c>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cf4:	2b80      	cmp	r3, #128	; 0x80
 8000cf6:	d1f9      	bne.n	8000cec <usart2_putch+0xc>
	*(USART_DR) = c;
 8000cf8:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <usart2_putch+0x30>)
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	6013      	str	r3, [r2, #0]
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	40004400 	.word	0x40004400
 8000d10:	40004404 	.word	0x40004404

08000d14 <init_usart2>:

void init_usart2(uint32_t baud, uint32_t sysclk){
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
	// Enable clocks for GPIOA and USART2
	*(RCC_AHB1ENR) |= (1<<GPIOAEN);
 8000d1e:	4b20      	ldr	r3, [pc, #128]	; (8000da0 <init_usart2+0x8c>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a1f      	ldr	r2, [pc, #124]	; (8000da0 <init_usart2+0x8c>)
 8000d24:	f043 0301 	orr.w	r3, r3, #1
 8000d28:	6013      	str	r3, [r2, #0]
	*(RCC_APB1ENR) |= (1<<USART2EN);
 8000d2a:	4b1e      	ldr	r3, [pc, #120]	; (8000da4 <init_usart2+0x90>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a1d      	ldr	r2, [pc, #116]	; (8000da4 <init_usart2+0x90>)
 8000d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d34:	6013      	str	r3, [r2, #0]

	// Function 7 of PORTA pins is USART
	*(GPIOA_AFRL) &= (0xFFFF00FF); // Clear the bits associated with PA3 and PA2
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <init_usart2+0x94>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	4a1b      	ldr	r2, [pc, #108]	; (8000da8 <init_usart2+0x94>)
 8000d3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000d40:	6013      	str	r3, [r2, #0]
	*(GPIOA_AFRL) |= (0b01110111<<8);  // Choose function 7 for both PA3 and PA2
 8000d42:	4b19      	ldr	r3, [pc, #100]	; (8000da8 <init_usart2+0x94>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a18      	ldr	r2, [pc, #96]	; (8000da8 <init_usart2+0x94>)
 8000d48:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8000d4c:	6013      	str	r3, [r2, #0]
	*(GPIOA_MODER) &= (0xFFFFFF0F);  // Clear mode bits for PA3 and PA2
 8000d4e:	4b17      	ldr	r3, [pc, #92]	; (8000dac <init_usart2+0x98>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a16      	ldr	r2, [pc, #88]	; (8000dac <init_usart2+0x98>)
 8000d54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000d58:	6013      	str	r3, [r2, #0]
	*(GPIOA_MODER) |= (0b1010<<4);  // Both PA3 and PA2 in alt function mode
 8000d5a:	4b14      	ldr	r3, [pc, #80]	; (8000dac <init_usart2+0x98>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a13      	ldr	r2, [pc, #76]	; (8000dac <init_usart2+0x98>)
 8000d60:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000d64:	6013      	str	r3, [r2, #0]
	//USART2_init();  //8n1 no flow control
	// over8 = 0..oversample by 16
	// M = 0..1 start bit, data size is 8, 1 stop bit
	// PCE= 0..Parity check not enabled
	// no interrupts... using polling
	*(USART_CR1) = (1<<UE)|(1<<TE)|(1<<RE); // Enable UART, Tx and Rx
 8000d66:	4b12      	ldr	r3, [pc, #72]	; (8000db0 <init_usart2+0x9c>)
 8000d68:	f242 020c 	movw	r2, #8204	; 0x200c
 8000d6c:	601a      	str	r2, [r3, #0]
	*(USART_CR2) = 0;  // This is the default, but do it anyway
 8000d6e:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <init_usart2+0xa0>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
	*(USART_CR3) = 0;  // This is the default, but do it anyway
 8000d74:	4b10      	ldr	r3, [pc, #64]	; (8000db8 <init_usart2+0xa4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
	*(USART_BRR) = sysclk/baud;
 8000d7a:	4910      	ldr	r1, [pc, #64]	; (8000dbc <init_usart2+0xa8>)
 8000d7c:	683a      	ldr	r2, [r7, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d84:	600b      	str	r3, [r1, #0]

	/* I'm not sure if this is needed for standard IO*/
	 //setvbuf(stderr, NULL, _IONBF, 0);
	 //setvbuf(stdin, NULL, _IONBF, 0);
	 setvbuf(stdout, NULL, _IONBF, 0);
 8000d86:	4b0e      	ldr	r3, [pc, #56]	; (8000dc0 <init_usart2+0xac>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	6898      	ldr	r0, [r3, #8]
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	2202      	movs	r2, #2
 8000d90:	2100      	movs	r1, #0
 8000d92:	f001 fe9f 	bl	8002ad4 <setvbuf>
}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40023830 	.word	0x40023830
 8000da4:	40023840 	.word	0x40023840
 8000da8:	40020020 	.word	0x40020020
 8000dac:	40020000 	.word	0x40020000
 8000db0:	4000440c 	.word	0x4000440c
 8000db4:	40004410 	.word	0x40004410
 8000db8:	40004414 	.word	0x40004414
 8000dbc:	40004408 	.word	0x40004408
 8000dc0:	2000000c 	.word	0x2000000c

08000dc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000dc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dc8:	480d      	ldr	r0, [pc, #52]	; (8000e00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dca:	490e      	ldr	r1, [pc, #56]	; (8000e04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000dcc:	4a0e      	ldr	r2, [pc, #56]	; (8000e08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd0:	e002      	b.n	8000dd8 <LoopCopyDataInit>

08000dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd6:	3304      	adds	r3, #4

08000dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ddc:	d3f9      	bcc.n	8000dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dde:	4a0b      	ldr	r2, [pc, #44]	; (8000e0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000de0:	4c0b      	ldr	r4, [pc, #44]	; (8000e10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de4:	e001      	b.n	8000dea <LoopFillZerobss>

08000de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de8:	3204      	adds	r2, #4

08000dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dec:	d3fb      	bcc.n	8000de6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dee:	f7ff fefd 	bl	8000bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000df2:	f001 fcdb 	bl	80027ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000df6:	f7ff fc53 	bl	80006a0 <main>
  bx  lr    
 8000dfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e04:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e08:	080047dc 	.word	0x080047dc
  ldr r2, =_sbss
 8000e0c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e10:	200000f8 	.word	0x200000f8

08000e14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e14:	e7fe      	b.n	8000e14 <ADC_IRQHandler>
	...

08000e18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e1c:	4b0e      	ldr	r3, [pc, #56]	; (8000e58 <HAL_Init+0x40>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0d      	ldr	r2, [pc, #52]	; (8000e58 <HAL_Init+0x40>)
 8000e22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e28:	4b0b      	ldr	r3, [pc, #44]	; (8000e58 <HAL_Init+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0a      	ldr	r2, [pc, #40]	; (8000e58 <HAL_Init+0x40>)
 8000e2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <HAL_Init+0x40>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <HAL_Init+0x40>)
 8000e3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e40:	2003      	movs	r0, #3
 8000e42:	f000 f92b 	bl	800109c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e46:	200f      	movs	r0, #15
 8000e48:	f000 f808 	bl	8000e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e4c:	f7ff fdd8 	bl	8000a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40023c00 	.word	0x40023c00

08000e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <HAL_InitTick+0x54>)
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <HAL_InitTick+0x58>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f000 f943 	bl	8001106 <HAL_SYSTICK_Config>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	e00e      	b.n	8000ea8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b0f      	cmp	r3, #15
 8000e8e:	d80a      	bhi.n	8000ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e90:	2200      	movs	r2, #0
 8000e92:	6879      	ldr	r1, [r7, #4]
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295
 8000e98:	f000 f90b 	bl	80010b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e9c:	4a06      	ldr	r2, [pc, #24]	; (8000eb8 <HAL_InitTick+0x5c>)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e000      	b.n	8000ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	20000008 	.word	0x20000008
 8000eb8:	20000004 	.word	0x20000004

08000ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x20>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <HAL_IncTick+0x24>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4413      	add	r3, r2
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <HAL_IncTick+0x24>)
 8000ece:	6013      	str	r3, [r2, #0]
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	200000e4 	.word	0x200000e4

08000ee4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee8:	4b03      	ldr	r3, [pc, #12]	; (8000ef8 <HAL_GetTick+0x14>)
 8000eea:	681b      	ldr	r3, [r3, #0]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	200000e4 	.word	0x200000e4

08000efc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f0c:	4b0c      	ldr	r3, [pc, #48]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f0e:	68db      	ldr	r3, [r3, #12]
 8000f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f18:	4013      	ands	r3, r2
 8000f1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2e:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <__NVIC_SetPriorityGrouping+0x44>)
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	60d3      	str	r3, [r2, #12]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	e000ed00 	.word	0xe000ed00

08000f44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <__NVIC_GetPriorityGrouping+0x18>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	0a1b      	lsrs	r3, r3, #8
 8000f4e:	f003 0307 	and.w	r3, r3, #7
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	db0b      	blt.n	8000f8a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	f003 021f 	and.w	r2, r3, #31
 8000f78:	4907      	ldr	r1, [pc, #28]	; (8000f98 <__NVIC_EnableIRQ+0x38>)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	095b      	lsrs	r3, r3, #5
 8000f80:	2001      	movs	r0, #1
 8000f82:	fa00 f202 	lsl.w	r2, r0, r2
 8000f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000e100 	.word	0xe000e100

08000f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	db0a      	blt.n	8000fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	490c      	ldr	r1, [pc, #48]	; (8000fe8 <__NVIC_SetPriority+0x4c>)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	0112      	lsls	r2, r2, #4
 8000fbc:	b2d2      	uxtb	r2, r2
 8000fbe:	440b      	add	r3, r1
 8000fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc4:	e00a      	b.n	8000fdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4908      	ldr	r1, [pc, #32]	; (8000fec <__NVIC_SetPriority+0x50>)
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 030f 	and.w	r3, r3, #15
 8000fd2:	3b04      	subs	r3, #4
 8000fd4:	0112      	lsls	r2, r2, #4
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	440b      	add	r3, r1
 8000fda:	761a      	strb	r2, [r3, #24]
}
 8000fdc:	bf00      	nop
 8000fde:	370c      	adds	r7, #12
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000e100 	.word	0xe000e100
 8000fec:	e000ed00 	.word	0xe000ed00

08000ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001004:	69fb      	ldr	r3, [r7, #28]
 8001006:	f1c3 0307 	rsb	r3, r3, #7
 800100a:	2b04      	cmp	r3, #4
 800100c:	bf28      	it	cs
 800100e:	2304      	movcs	r3, #4
 8001010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	3304      	adds	r3, #4
 8001016:	2b06      	cmp	r3, #6
 8001018:	d902      	bls.n	8001020 <NVIC_EncodePriority+0x30>
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3b03      	subs	r3, #3
 800101e:	e000      	b.n	8001022 <NVIC_EncodePriority+0x32>
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	f04f 32ff 	mov.w	r2, #4294967295
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43da      	mvns	r2, r3
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	401a      	ands	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001038:	f04f 31ff 	mov.w	r1, #4294967295
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	fa01 f303 	lsl.w	r3, r1, r3
 8001042:	43d9      	mvns	r1, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001048:	4313      	orrs	r3, r2
         );
}
 800104a:	4618      	mov	r0, r3
 800104c:	3724      	adds	r7, #36	; 0x24
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
	...

08001058 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3b01      	subs	r3, #1
 8001064:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001068:	d301      	bcc.n	800106e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800106a:	2301      	movs	r3, #1
 800106c:	e00f      	b.n	800108e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106e:	4a0a      	ldr	r2, [pc, #40]	; (8001098 <SysTick_Config+0x40>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3b01      	subs	r3, #1
 8001074:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001076:	210f      	movs	r1, #15
 8001078:	f04f 30ff 	mov.w	r0, #4294967295
 800107c:	f7ff ff8e 	bl	8000f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001080:	4b05      	ldr	r3, [pc, #20]	; (8001098 <SysTick_Config+0x40>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <SysTick_Config+0x40>)
 8001088:	2207      	movs	r2, #7
 800108a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	e000e010 	.word	0xe000e010

0800109c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ff29 	bl	8000efc <__NVIC_SetPriorityGrouping>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b086      	sub	sp, #24
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	4603      	mov	r3, r0
 80010ba:	60b9      	str	r1, [r7, #8]
 80010bc:	607a      	str	r2, [r7, #4]
 80010be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c0:	2300      	movs	r3, #0
 80010c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c4:	f7ff ff3e 	bl	8000f44 <__NVIC_GetPriorityGrouping>
 80010c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	68b9      	ldr	r1, [r7, #8]
 80010ce:	6978      	ldr	r0, [r7, #20]
 80010d0:	f7ff ff8e 	bl	8000ff0 <NVIC_EncodePriority>
 80010d4:	4602      	mov	r2, r0
 80010d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff5d 	bl	8000f9c <__NVIC_SetPriority>
}
 80010e2:	bf00      	nop
 80010e4:	3718      	adds	r7, #24
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	4603      	mov	r3, r0
 80010f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff31 	bl	8000f60 <__NVIC_EnableIRQ>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ffa2 	bl	8001058 <SysTick_Config>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001120:	b480      	push	{r7}
 8001122:	b089      	sub	sp, #36	; 0x24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	e165      	b.n	8001408 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800113c:	2201      	movs	r2, #1
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	429a      	cmp	r2, r3
 8001156:	f040 8154 	bne.w	8001402 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	2b01      	cmp	r3, #1
 8001164:	d005      	beq.n	8001172 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800116e:	2b02      	cmp	r3, #2
 8001170:	d130      	bne.n	80011d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	2203      	movs	r2, #3
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	4013      	ands	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	68da      	ldr	r2, [r3, #12]
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011a8:	2201      	movs	r2, #1
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	091b      	lsrs	r3, r3, #4
 80011be:	f003 0201 	and.w	r2, r3, #1
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d017      	beq.n	8001210 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	2203      	movs	r2, #3
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d123      	bne.n	8001264 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	08da      	lsrs	r2, r3, #3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3208      	adds	r2, #8
 8001224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	f003 0307 	and.w	r3, r3, #7
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	220f      	movs	r2, #15
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	691a      	ldr	r2, [r3, #16]
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	08da      	lsrs	r2, r3, #3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3208      	adds	r2, #8
 800125e:	69b9      	ldr	r1, [r7, #24]
 8001260:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0203 	and.w	r2, r3, #3
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f000 80ae 	beq.w	8001402 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b5d      	ldr	r3, [pc, #372]	; (8001420 <HAL_GPIO_Init+0x300>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	4a5c      	ldr	r2, [pc, #368]	; (8001420 <HAL_GPIO_Init+0x300>)
 80012b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b4:	6453      	str	r3, [r2, #68]	; 0x44
 80012b6:	4b5a      	ldr	r3, [pc, #360]	; (8001420 <HAL_GPIO_Init+0x300>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012c2:	4a58      	ldr	r2, [pc, #352]	; (8001424 <HAL_GPIO_Init+0x304>)
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	3302      	adds	r3, #2
 80012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	220f      	movs	r2, #15
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43db      	mvns	r3, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4013      	ands	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a4f      	ldr	r2, [pc, #316]	; (8001428 <HAL_GPIO_Init+0x308>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d025      	beq.n	800133a <HAL_GPIO_Init+0x21a>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a4e      	ldr	r2, [pc, #312]	; (800142c <HAL_GPIO_Init+0x30c>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d01f      	beq.n	8001336 <HAL_GPIO_Init+0x216>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a4d      	ldr	r2, [pc, #308]	; (8001430 <HAL_GPIO_Init+0x310>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d019      	beq.n	8001332 <HAL_GPIO_Init+0x212>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a4c      	ldr	r2, [pc, #304]	; (8001434 <HAL_GPIO_Init+0x314>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d013      	beq.n	800132e <HAL_GPIO_Init+0x20e>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a4b      	ldr	r2, [pc, #300]	; (8001438 <HAL_GPIO_Init+0x318>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d00d      	beq.n	800132a <HAL_GPIO_Init+0x20a>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a4a      	ldr	r2, [pc, #296]	; (800143c <HAL_GPIO_Init+0x31c>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d007      	beq.n	8001326 <HAL_GPIO_Init+0x206>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a49      	ldr	r2, [pc, #292]	; (8001440 <HAL_GPIO_Init+0x320>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d101      	bne.n	8001322 <HAL_GPIO_Init+0x202>
 800131e:	2306      	movs	r3, #6
 8001320:	e00c      	b.n	800133c <HAL_GPIO_Init+0x21c>
 8001322:	2307      	movs	r3, #7
 8001324:	e00a      	b.n	800133c <HAL_GPIO_Init+0x21c>
 8001326:	2305      	movs	r3, #5
 8001328:	e008      	b.n	800133c <HAL_GPIO_Init+0x21c>
 800132a:	2304      	movs	r3, #4
 800132c:	e006      	b.n	800133c <HAL_GPIO_Init+0x21c>
 800132e:	2303      	movs	r3, #3
 8001330:	e004      	b.n	800133c <HAL_GPIO_Init+0x21c>
 8001332:	2302      	movs	r3, #2
 8001334:	e002      	b.n	800133c <HAL_GPIO_Init+0x21c>
 8001336:	2301      	movs	r3, #1
 8001338:	e000      	b.n	800133c <HAL_GPIO_Init+0x21c>
 800133a:	2300      	movs	r3, #0
 800133c:	69fa      	ldr	r2, [r7, #28]
 800133e:	f002 0203 	and.w	r2, r2, #3
 8001342:	0092      	lsls	r2, r2, #2
 8001344:	4093      	lsls	r3, r2
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4313      	orrs	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800134c:	4935      	ldr	r1, [pc, #212]	; (8001424 <HAL_GPIO_Init+0x304>)
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	089b      	lsrs	r3, r3, #2
 8001352:	3302      	adds	r3, #2
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800135a:	4b3a      	ldr	r3, [pc, #232]	; (8001444 <HAL_GPIO_Init+0x324>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	43db      	mvns	r3, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4013      	ands	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d003      	beq.n	800137e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	4313      	orrs	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800137e:	4a31      	ldr	r2, [pc, #196]	; (8001444 <HAL_GPIO_Init+0x324>)
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001384:	4b2f      	ldr	r3, [pc, #188]	; (8001444 <HAL_GPIO_Init+0x324>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	43db      	mvns	r3, r3
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	4013      	ands	r3, r2
 8001392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d003      	beq.n	80013a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013a8:	4a26      	ldr	r2, [pc, #152]	; (8001444 <HAL_GPIO_Init+0x324>)
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ae:	4b25      	ldr	r3, [pc, #148]	; (8001444 <HAL_GPIO_Init+0x324>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	43db      	mvns	r3, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4013      	ands	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d003      	beq.n	80013d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013d2:	4a1c      	ldr	r2, [pc, #112]	; (8001444 <HAL_GPIO_Init+0x324>)
 80013d4:	69bb      	ldr	r3, [r7, #24]
 80013d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013d8:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <HAL_GPIO_Init+0x324>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	43db      	mvns	r3, r3
 80013e2:	69ba      	ldr	r2, [r7, #24]
 80013e4:	4013      	ands	r3, r2
 80013e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d003      	beq.n	80013fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013fc:	4a11      	ldr	r2, [pc, #68]	; (8001444 <HAL_GPIO_Init+0x324>)
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	3301      	adds	r3, #1
 8001406:	61fb      	str	r3, [r7, #28]
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	2b0f      	cmp	r3, #15
 800140c:	f67f ae96 	bls.w	800113c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3724      	adds	r7, #36	; 0x24
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800
 8001424:	40013800 	.word	0x40013800
 8001428:	40020000 	.word	0x40020000
 800142c:	40020400 	.word	0x40020400
 8001430:	40020800 	.word	0x40020800
 8001434:	40020c00 	.word	0x40020c00
 8001438:	40021000 	.word	0x40021000
 800143c:	40021400 	.word	0x40021400
 8001440:	40021800 	.word	0x40021800
 8001444:	40013c00 	.word	0x40013c00

08001448 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	460b      	mov	r3, r1
 8001452:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	691a      	ldr	r2, [r3, #16]
 8001458:	887b      	ldrh	r3, [r7, #2]
 800145a:	4013      	ands	r3, r2
 800145c:	2b00      	cmp	r3, #0
 800145e:	d002      	beq.n	8001466 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001460:	2301      	movs	r3, #1
 8001462:	73fb      	strb	r3, [r7, #15]
 8001464:	e001      	b.n	800146a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001466:	2300      	movs	r3, #0
 8001468:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800146a:	7bfb      	ldrb	r3, [r7, #15]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
 8001484:	4613      	mov	r3, r2
 8001486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001488:	787b      	ldrb	r3, [r7, #1]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800148e:	887a      	ldrh	r2, [r7, #2]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001494:	e003      	b.n	800149e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001496:	887b      	ldrh	r3, [r7, #2]
 8001498:	041a      	lsls	r2, r3, #16
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	619a      	str	r2, [r3, #24]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014b8:	695a      	ldr	r2, [r3, #20]
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	4013      	ands	r3, r2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80014c2:	4a05      	ldr	r2, [pc, #20]	; (80014d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80014c4:	88fb      	ldrh	r3, [r7, #6]
 80014c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff f8bc 	bl	8000648 <HAL_GPIO_EXTI_Callback>
  }
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40013c00 	.word	0x40013c00

080014dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d101      	bne.n	80014f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e0cc      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014f0:	4b68      	ldr	r3, [pc, #416]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 030f 	and.w	r3, r3, #15
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d90c      	bls.n	8001518 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014fe:	4b65      	ldr	r3, [pc, #404]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001506:	4b63      	ldr	r3, [pc, #396]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	683a      	ldr	r2, [r7, #0]
 8001510:	429a      	cmp	r2, r3
 8001512:	d001      	beq.n	8001518 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e0b8      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d020      	beq.n	8001566 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0304 	and.w	r3, r3, #4
 800152c:	2b00      	cmp	r3, #0
 800152e:	d005      	beq.n	800153c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001530:	4b59      	ldr	r3, [pc, #356]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	4a58      	ldr	r2, [pc, #352]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001536:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800153a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0308 	and.w	r3, r3, #8
 8001544:	2b00      	cmp	r3, #0
 8001546:	d005      	beq.n	8001554 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001548:	4b53      	ldr	r3, [pc, #332]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	4a52      	ldr	r2, [pc, #328]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800154e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001552:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001554:	4b50      	ldr	r3, [pc, #320]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	494d      	ldr	r1, [pc, #308]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001562:	4313      	orrs	r3, r2
 8001564:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0301 	and.w	r3, r3, #1
 800156e:	2b00      	cmp	r3, #0
 8001570:	d044      	beq.n	80015fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d107      	bne.n	800158a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157a:	4b47      	ldr	r3, [pc, #284]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d119      	bne.n	80015ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e07f      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b02      	cmp	r3, #2
 8001590:	d003      	beq.n	800159a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001596:	2b03      	cmp	r3, #3
 8001598:	d107      	bne.n	80015aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800159a:	4b3f      	ldr	r3, [pc, #252]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d109      	bne.n	80015ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e06f      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015aa:	4b3b      	ldr	r3, [pc, #236]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e067      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015ba:	4b37      	ldr	r3, [pc, #220]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f023 0203 	bic.w	r2, r3, #3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	4934      	ldr	r1, [pc, #208]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015c8:	4313      	orrs	r3, r2
 80015ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015cc:	f7ff fc8a 	bl	8000ee4 <HAL_GetTick>
 80015d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015d2:	e00a      	b.n	80015ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015d4:	f7ff fc86 	bl	8000ee4 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	f241 3288 	movw	r2, #5000	; 0x1388
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e04f      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015ea:	4b2b      	ldr	r3, [pc, #172]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f003 020c 	and.w	r2, r3, #12
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d1eb      	bne.n	80015d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 030f 	and.w	r3, r3, #15
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d20c      	bcs.n	8001624 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160a:	4b22      	ldr	r3, [pc, #136]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001612:	4b20      	ldr	r3, [pc, #128]	; (8001694 <HAL_RCC_ClockConfig+0x1b8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	429a      	cmp	r2, r3
 800161e:	d001      	beq.n	8001624 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e032      	b.n	800168a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0304 	and.w	r3, r3, #4
 800162c:	2b00      	cmp	r3, #0
 800162e:	d008      	beq.n	8001642 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	4916      	ldr	r1, [pc, #88]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	4313      	orrs	r3, r2
 8001640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	2b00      	cmp	r3, #0
 800164c:	d009      	beq.n	8001662 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800164e:	4b12      	ldr	r3, [pc, #72]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	691b      	ldr	r3, [r3, #16]
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	490e      	ldr	r1, [pc, #56]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800165e:	4313      	orrs	r3, r2
 8001660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001662:	f000 f821 	bl	80016a8 <HAL_RCC_GetSysClockFreq>
 8001666:	4602      	mov	r2, r0
 8001668:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_RCC_ClockConfig+0x1bc>)
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	091b      	lsrs	r3, r3, #4
 800166e:	f003 030f 	and.w	r3, r3, #15
 8001672:	490a      	ldr	r1, [pc, #40]	; (800169c <HAL_RCC_ClockConfig+0x1c0>)
 8001674:	5ccb      	ldrb	r3, [r1, r3]
 8001676:	fa22 f303 	lsr.w	r3, r2, r3
 800167a:	4a09      	ldr	r2, [pc, #36]	; (80016a0 <HAL_RCC_ClockConfig+0x1c4>)
 800167c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800167e:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <HAL_RCC_ClockConfig+0x1c8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fbea 	bl	8000e5c <HAL_InitTick>

  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40023c00 	.word	0x40023c00
 8001698:	40023800 	.word	0x40023800
 800169c:	08004608 	.word	0x08004608
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000004 	.word	0x20000004

080016a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016ac:	b087      	sub	sp, #28
 80016ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80016b0:	2600      	movs	r6, #0
 80016b2:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 80016b4:	2600      	movs	r6, #0
 80016b6:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 80016b8:	2600      	movs	r6, #0
 80016ba:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 80016bc:	2600      	movs	r6, #0
 80016be:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80016c0:	2600      	movs	r6, #0
 80016c2:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016c4:	4ea3      	ldr	r6, [pc, #652]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 80016c6:	68b6      	ldr	r6, [r6, #8]
 80016c8:	f006 060c 	and.w	r6, r6, #12
 80016cc:	2e0c      	cmp	r6, #12
 80016ce:	f200 8137 	bhi.w	8001940 <HAL_RCC_GetSysClockFreq+0x298>
 80016d2:	f20f 0c08 	addw	ip, pc, #8
 80016d6:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 80016da:	bf00      	nop
 80016dc:	08001711 	.word	0x08001711
 80016e0:	08001941 	.word	0x08001941
 80016e4:	08001941 	.word	0x08001941
 80016e8:	08001941 	.word	0x08001941
 80016ec:	08001717 	.word	0x08001717
 80016f0:	08001941 	.word	0x08001941
 80016f4:	08001941 	.word	0x08001941
 80016f8:	08001941 	.word	0x08001941
 80016fc:	0800171d 	.word	0x0800171d
 8001700:	08001941 	.word	0x08001941
 8001704:	08001941 	.word	0x08001941
 8001708:	08001941 	.word	0x08001941
 800170c:	08001833 	.word	0x08001833
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001710:	4b91      	ldr	r3, [pc, #580]	; (8001958 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001712:	613b      	str	r3, [r7, #16]
       break;
 8001714:	e117      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001716:	4b91      	ldr	r3, [pc, #580]	; (800195c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001718:	613b      	str	r3, [r7, #16]
      break;
 800171a:	e114      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800171c:	4b8d      	ldr	r3, [pc, #564]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001724:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001726:	4b8b      	ldr	r3, [pc, #556]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d024      	beq.n	800177c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001732:	4b88      	ldr	r3, [pc, #544]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	099b      	lsrs	r3, r3, #6
 8001738:	461a      	mov	r2, r3
 800173a:	f04f 0300 	mov.w	r3, #0
 800173e:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001742:	f04f 0500 	mov.w	r5, #0
 8001746:	ea02 0004 	and.w	r0, r2, r4
 800174a:	ea03 0105 	and.w	r1, r3, r5
 800174e:	4b83      	ldr	r3, [pc, #524]	; (800195c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001750:	fb03 f201 	mul.w	r2, r3, r1
 8001754:	2300      	movs	r3, #0
 8001756:	fb03 f300 	mul.w	r3, r3, r0
 800175a:	4413      	add	r3, r2
 800175c:	4a7f      	ldr	r2, [pc, #508]	; (800195c <HAL_RCC_GetSysClockFreq+0x2b4>)
 800175e:	fba0 0102 	umull	r0, r1, r0, r2
 8001762:	440b      	add	r3, r1
 8001764:	4619      	mov	r1, r3
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	461a      	mov	r2, r3
 800176a:	f04f 0300 	mov.w	r3, #0
 800176e:	f7fe fda7 	bl	80002c0 <__aeabi_uldivmod>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4613      	mov	r3, r2
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	e04c      	b.n	8001816 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800177c:	4b75      	ldr	r3, [pc, #468]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	099b      	lsrs	r3, r3, #6
 8001782:	461a      	mov	r2, r3
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	f240 10ff 	movw	r0, #511	; 0x1ff
 800178c:	f04f 0100 	mov.w	r1, #0
 8001790:	ea02 0800 	and.w	r8, r2, r0
 8001794:	ea03 0901 	and.w	r9, r3, r1
 8001798:	4640      	mov	r0, r8
 800179a:	4649      	mov	r1, r9
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	014b      	lsls	r3, r1, #5
 80017a6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80017aa:	0142      	lsls	r2, r0, #5
 80017ac:	4610      	mov	r0, r2
 80017ae:	4619      	mov	r1, r3
 80017b0:	ebb0 0008 	subs.w	r0, r0, r8
 80017b4:	eb61 0109 	sbc.w	r1, r1, r9
 80017b8:	f04f 0200 	mov.w	r2, #0
 80017bc:	f04f 0300 	mov.w	r3, #0
 80017c0:	018b      	lsls	r3, r1, #6
 80017c2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80017c6:	0182      	lsls	r2, r0, #6
 80017c8:	1a12      	subs	r2, r2, r0
 80017ca:	eb63 0301 	sbc.w	r3, r3, r1
 80017ce:	f04f 0000 	mov.w	r0, #0
 80017d2:	f04f 0100 	mov.w	r1, #0
 80017d6:	00d9      	lsls	r1, r3, #3
 80017d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80017dc:	00d0      	lsls	r0, r2, #3
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	eb12 0208 	adds.w	r2, r2, r8
 80017e6:	eb43 0309 	adc.w	r3, r3, r9
 80017ea:	f04f 0000 	mov.w	r0, #0
 80017ee:	f04f 0100 	mov.w	r1, #0
 80017f2:	0299      	lsls	r1, r3, #10
 80017f4:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80017f8:	0290      	lsls	r0, r2, #10
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4610      	mov	r0, r2
 8001800:	4619      	mov	r1, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	461a      	mov	r2, r3
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	f7fe fd59 	bl	80002c0 <__aeabi_uldivmod>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4613      	mov	r3, r2
 8001814:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001816:	4b4f      	ldr	r3, [pc, #316]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	0c1b      	lsrs	r3, r3, #16
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	3301      	adds	r3, #1
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	fbb2 f3f3 	udiv	r3, r2, r3
 800182e:	613b      	str	r3, [r7, #16]
      break;
 8001830:	e089      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001832:	4948      	ldr	r1, [pc, #288]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001834:	6849      	ldr	r1, [r1, #4]
 8001836:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800183a:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183c:	4945      	ldr	r1, [pc, #276]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800183e:	6849      	ldr	r1, [r1, #4]
 8001840:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001844:	2900      	cmp	r1, #0
 8001846:	d024      	beq.n	8001892 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001848:	4942      	ldr	r1, [pc, #264]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800184a:	6849      	ldr	r1, [r1, #4]
 800184c:	0989      	lsrs	r1, r1, #6
 800184e:	4608      	mov	r0, r1
 8001850:	f04f 0100 	mov.w	r1, #0
 8001854:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001858:	f04f 0500 	mov.w	r5, #0
 800185c:	ea00 0204 	and.w	r2, r0, r4
 8001860:	ea01 0305 	and.w	r3, r1, r5
 8001864:	493d      	ldr	r1, [pc, #244]	; (800195c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001866:	fb01 f003 	mul.w	r0, r1, r3
 800186a:	2100      	movs	r1, #0
 800186c:	fb01 f102 	mul.w	r1, r1, r2
 8001870:	1844      	adds	r4, r0, r1
 8001872:	493a      	ldr	r1, [pc, #232]	; (800195c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001874:	fba2 0101 	umull	r0, r1, r2, r1
 8001878:	1863      	adds	r3, r4, r1
 800187a:	4619      	mov	r1, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	461a      	mov	r2, r3
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f7fe fd1c 	bl	80002c0 <__aeabi_uldivmod>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	4613      	mov	r3, r2
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	e04a      	b.n	8001928 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001892:	4b30      	ldr	r3, [pc, #192]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	099b      	lsrs	r3, r3, #6
 8001898:	461a      	mov	r2, r3
 800189a:	f04f 0300 	mov.w	r3, #0
 800189e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80018a2:	f04f 0100 	mov.w	r1, #0
 80018a6:	ea02 0400 	and.w	r4, r2, r0
 80018aa:	ea03 0501 	and.w	r5, r3, r1
 80018ae:	4620      	mov	r0, r4
 80018b0:	4629      	mov	r1, r5
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	014b      	lsls	r3, r1, #5
 80018bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80018c0:	0142      	lsls	r2, r0, #5
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	1b00      	subs	r0, r0, r4
 80018c8:	eb61 0105 	sbc.w	r1, r1, r5
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	018b      	lsls	r3, r1, #6
 80018d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80018da:	0182      	lsls	r2, r0, #6
 80018dc:	1a12      	subs	r2, r2, r0
 80018de:	eb63 0301 	sbc.w	r3, r3, r1
 80018e2:	f04f 0000 	mov.w	r0, #0
 80018e6:	f04f 0100 	mov.w	r1, #0
 80018ea:	00d9      	lsls	r1, r3, #3
 80018ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80018f0:	00d0      	lsls	r0, r2, #3
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	1912      	adds	r2, r2, r4
 80018f8:	eb45 0303 	adc.w	r3, r5, r3
 80018fc:	f04f 0000 	mov.w	r0, #0
 8001900:	f04f 0100 	mov.w	r1, #0
 8001904:	0299      	lsls	r1, r3, #10
 8001906:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800190a:	0290      	lsls	r0, r2, #10
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	461a      	mov	r2, r3
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	f7fe fcd0 	bl	80002c0 <__aeabi_uldivmod>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4613      	mov	r3, r2
 8001926:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001928:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_RCC_GetSysClockFreq+0x2ac>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	0f1b      	lsrs	r3, r3, #28
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	fbb2 f3f3 	udiv	r3, r2, r3
 800193c:	613b      	str	r3, [r7, #16]
      break;
 800193e:	e002      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001940:	4b05      	ldr	r3, [pc, #20]	; (8001958 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001942:	613b      	str	r3, [r7, #16]
      break;
 8001944:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001946:	693b      	ldr	r3, [r7, #16]
}
 8001948:	4618      	mov	r0, r3
 800194a:	371c      	adds	r7, #28
 800194c:	46bd      	mov	sp, r7
 800194e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001952:	bf00      	nop
 8001954:	40023800 	.word	0x40023800
 8001958:	00f42400 	.word	0x00f42400
 800195c:	017d7840 	.word	0x017d7840

08001960 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e28d      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	2b00      	cmp	r3, #0
 800197c:	f000 8083 	beq.w	8001a86 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001980:	4b94      	ldr	r3, [pc, #592]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	f003 030c 	and.w	r3, r3, #12
 8001988:	2b04      	cmp	r3, #4
 800198a:	d019      	beq.n	80019c0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800198c:	4b91      	ldr	r3, [pc, #580]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001994:	2b08      	cmp	r3, #8
 8001996:	d106      	bne.n	80019a6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001998:	4b8e      	ldr	r3, [pc, #568]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019a4:	d00c      	beq.n	80019c0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019a6:	4b8b      	ldr	r3, [pc, #556]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019ae:	2b0c      	cmp	r3, #12
 80019b0:	d112      	bne.n	80019d8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b2:	4b88      	ldr	r3, [pc, #544]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019be:	d10b      	bne.n	80019d8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019c0:	4b84      	ldr	r3, [pc, #528]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d05b      	beq.n	8001a84 <HAL_RCC_OscConfig+0x124>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d157      	bne.n	8001a84 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e25a      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019e0:	d106      	bne.n	80019f0 <HAL_RCC_OscConfig+0x90>
 80019e2:	4b7c      	ldr	r3, [pc, #496]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a7b      	ldr	r2, [pc, #492]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 80019e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	e01d      	b.n	8001a2c <HAL_RCC_OscConfig+0xcc>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019f8:	d10c      	bne.n	8001a14 <HAL_RCC_OscConfig+0xb4>
 80019fa:	4b76      	ldr	r3, [pc, #472]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a75      	ldr	r2, [pc, #468]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a04:	6013      	str	r3, [r2, #0]
 8001a06:	4b73      	ldr	r3, [pc, #460]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a72      	ldr	r2, [pc, #456]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a10:	6013      	str	r3, [r2, #0]
 8001a12:	e00b      	b.n	8001a2c <HAL_RCC_OscConfig+0xcc>
 8001a14:	4b6f      	ldr	r3, [pc, #444]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a6e      	ldr	r2, [pc, #440]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	4b6c      	ldr	r3, [pc, #432]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a6b      	ldr	r2, [pc, #428]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d013      	beq.n	8001a5c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff fa56 	bl	8000ee4 <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a3c:	f7ff fa52 	bl	8000ee4 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b64      	cmp	r3, #100	; 0x64
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e21f      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4e:	4b61      	ldr	r3, [pc, #388]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCC_OscConfig+0xdc>
 8001a5a:	e014      	b.n	8001a86 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fa42 	bl	8000ee4 <HAL_GetTick>
 8001a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a64:	f7ff fa3e 	bl	8000ee4 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b64      	cmp	r3, #100	; 0x64
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e20b      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a76:	4b57      	ldr	r3, [pc, #348]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1f0      	bne.n	8001a64 <HAL_RCC_OscConfig+0x104>
 8001a82:	e000      	b.n	8001a86 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d06f      	beq.n	8001b72 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a92:	4b50      	ldr	r3, [pc, #320]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	f003 030c 	and.w	r3, r3, #12
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d017      	beq.n	8001ace <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a9e:	4b4d      	ldr	r3, [pc, #308]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001aa6:	2b08      	cmp	r3, #8
 8001aa8:	d105      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001aaa:	4b4a      	ldr	r3, [pc, #296]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00b      	beq.n	8001ace <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ab6:	4b47      	ldr	r3, [pc, #284]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	d11c      	bne.n	8001afc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ac2:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d116      	bne.n	8001afc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ace:	4b41      	ldr	r3, [pc, #260]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d005      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x186>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d001      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e1d3      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae6:	4b3b      	ldr	r3, [pc, #236]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	4937      	ldr	r1, [pc, #220]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001af6:	4313      	orrs	r3, r2
 8001af8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001afa:	e03a      	b.n	8001b72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d020      	beq.n	8001b46 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b04:	4b34      	ldr	r3, [pc, #208]	; (8001bd8 <HAL_RCC_OscConfig+0x278>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b0a:	f7ff f9eb 	bl	8000ee4 <HAL_GetTick>
 8001b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b10:	e008      	b.n	8001b24 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b12:	f7ff f9e7 	bl	8000ee4 <HAL_GetTick>
 8001b16:	4602      	mov	r2, r0
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d901      	bls.n	8001b24 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b20:	2303      	movs	r3, #3
 8001b22:	e1b4      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b24:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d0f0      	beq.n	8001b12 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b30:	4b28      	ldr	r3, [pc, #160]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	4925      	ldr	r1, [pc, #148]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001b40:	4313      	orrs	r3, r2
 8001b42:	600b      	str	r3, [r1, #0]
 8001b44:	e015      	b.n	8001b72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b46:	4b24      	ldr	r3, [pc, #144]	; (8001bd8 <HAL_RCC_OscConfig+0x278>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b4c:	f7ff f9ca 	bl	8000ee4 <HAL_GetTick>
 8001b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b54:	f7ff f9c6 	bl	8000ee4 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e193      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b66:	4b1b      	ldr	r3, [pc, #108]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1f0      	bne.n	8001b54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d036      	beq.n	8001bec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d016      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b86:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <HAL_RCC_OscConfig+0x27c>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8c:	f7ff f9aa 	bl	8000ee4 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b94:	f7ff f9a6 	bl	8000ee4 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e173      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba6:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_RCC_OscConfig+0x274>)
 8001ba8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCC_OscConfig+0x234>
 8001bb2:	e01b      	b.n	8001bec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bb4:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <HAL_RCC_OscConfig+0x27c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bba:	f7ff f993 	bl	8000ee4 <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc0:	e00e      	b.n	8001be0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bc2:	f7ff f98f 	bl	8000ee4 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d907      	bls.n	8001be0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e15c      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	42470000 	.word	0x42470000
 8001bdc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001be0:	4b8a      	ldr	r3, [pc, #552]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1ea      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 8097 	beq.w	8001d28 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bfe:	4b83      	ldr	r3, [pc, #524]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d10f      	bne.n	8001c2a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	4b7f      	ldr	r3, [pc, #508]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c12:	4a7e      	ldr	r2, [pc, #504]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c18:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1a:	4b7c      	ldr	r3, [pc, #496]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c26:	2301      	movs	r3, #1
 8001c28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c2a:	4b79      	ldr	r3, [pc, #484]	; (8001e10 <HAL_RCC_OscConfig+0x4b0>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d118      	bne.n	8001c68 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c36:	4b76      	ldr	r3, [pc, #472]	; (8001e10 <HAL_RCC_OscConfig+0x4b0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a75      	ldr	r2, [pc, #468]	; (8001e10 <HAL_RCC_OscConfig+0x4b0>)
 8001c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c42:	f7ff f94f 	bl	8000ee4 <HAL_GetTick>
 8001c46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c4a:	f7ff f94b 	bl	8000ee4 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e118      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5c:	4b6c      	ldr	r3, [pc, #432]	; (8001e10 <HAL_RCC_OscConfig+0x4b0>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d0f0      	beq.n	8001c4a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d106      	bne.n	8001c7e <HAL_RCC_OscConfig+0x31e>
 8001c70:	4b66      	ldr	r3, [pc, #408]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c74:	4a65      	ldr	r2, [pc, #404]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c7c:	e01c      	b.n	8001cb8 <HAL_RCC_OscConfig+0x358>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2b05      	cmp	r3, #5
 8001c84:	d10c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x340>
 8001c86:	4b61      	ldr	r3, [pc, #388]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8a:	4a60      	ldr	r2, [pc, #384]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c8c:	f043 0304 	orr.w	r3, r3, #4
 8001c90:	6713      	str	r3, [r2, #112]	; 0x70
 8001c92:	4b5e      	ldr	r3, [pc, #376]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c96:	4a5d      	ldr	r2, [pc, #372]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6713      	str	r3, [r2, #112]	; 0x70
 8001c9e:	e00b      	b.n	8001cb8 <HAL_RCC_OscConfig+0x358>
 8001ca0:	4b5a      	ldr	r3, [pc, #360]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca4:	4a59      	ldr	r2, [pc, #356]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001ca6:	f023 0301 	bic.w	r3, r3, #1
 8001caa:	6713      	str	r3, [r2, #112]	; 0x70
 8001cac:	4b57      	ldr	r3, [pc, #348]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cb0:	4a56      	ldr	r2, [pc, #344]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001cb2:	f023 0304 	bic.w	r3, r3, #4
 8001cb6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d015      	beq.n	8001cec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cc0:	f7ff f910 	bl	8000ee4 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc6:	e00a      	b.n	8001cde <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc8:	f7ff f90c 	bl	8000ee4 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e0d7      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cde:	4b4b      	ldr	r3, [pc, #300]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ce2:	f003 0302 	and.w	r3, r3, #2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d0ee      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x368>
 8001cea:	e014      	b.n	8001d16 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cec:	f7ff f8fa 	bl	8000ee4 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf2:	e00a      	b.n	8001d0a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf4:	f7ff f8f6 	bl	8000ee4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e0c1      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d0a:	4b40      	ldr	r3, [pc, #256]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1ee      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d16:	7dfb      	ldrb	r3, [r7, #23]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d105      	bne.n	8001d28 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d1c:	4b3b      	ldr	r3, [pc, #236]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d20:	4a3a      	ldr	r2, [pc, #232]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001d22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d26:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	699b      	ldr	r3, [r3, #24]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f000 80ad 	beq.w	8001e8c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d32:	4b36      	ldr	r3, [pc, #216]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001d34:	689b      	ldr	r3, [r3, #8]
 8001d36:	f003 030c 	and.w	r3, r3, #12
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d060      	beq.n	8001e00 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d145      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d46:	4b33      	ldr	r3, [pc, #204]	; (8001e14 <HAL_RCC_OscConfig+0x4b4>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d4c:	f7ff f8ca 	bl	8000ee4 <HAL_GetTick>
 8001d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d52:	e008      	b.n	8001d66 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d54:	f7ff f8c6 	bl	8000ee4 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	2b02      	cmp	r3, #2
 8001d60:	d901      	bls.n	8001d66 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001d62:	2303      	movs	r3, #3
 8001d64:	e093      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d66:	4b29      	ldr	r3, [pc, #164]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1f0      	bne.n	8001d54 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	69da      	ldr	r2, [r3, #28]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	431a      	orrs	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d80:	019b      	lsls	r3, r3, #6
 8001d82:	431a      	orrs	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d88:	085b      	lsrs	r3, r3, #1
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	041b      	lsls	r3, r3, #16
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d94:	061b      	lsls	r3, r3, #24
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	071b      	lsls	r3, r3, #28
 8001d9e:	491b      	ldr	r1, [pc, #108]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001da4:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <HAL_RCC_OscConfig+0x4b4>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001daa:	f7ff f89b 	bl	8000ee4 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001db2:	f7ff f897 	bl	8000ee4 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e064      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc4:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x452>
 8001dd0:	e05c      	b.n	8001e8c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dd2:	4b10      	ldr	r3, [pc, #64]	; (8001e14 <HAL_RCC_OscConfig+0x4b4>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd8:	f7ff f884 	bl	8000ee4 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001de0:	f7ff f880 	bl	8000ee4 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e04d      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001df2:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <HAL_RCC_OscConfig+0x4ac>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f0      	bne.n	8001de0 <HAL_RCC_OscConfig+0x480>
 8001dfe:	e045      	b.n	8001e8c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d107      	bne.n	8001e18 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e040      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	40007000 	.word	0x40007000
 8001e14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e18:	4b1f      	ldr	r3, [pc, #124]	; (8001e98 <HAL_RCC_OscConfig+0x538>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	699b      	ldr	r3, [r3, #24]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d030      	beq.n	8001e88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d129      	bne.n	8001e88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d122      	bne.n	8001e88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e48:	4013      	ands	r3, r2
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d119      	bne.n	8001e88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5e:	085b      	lsrs	r3, r3, #1
 8001e60:	3b01      	subs	r3, #1
 8001e62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d10f      	bne.n	8001e88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d107      	bne.n	8001e88 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d001      	beq.n	8001e8c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e000      	b.n	8001e8e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3718      	adds	r7, #24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40023800 	.word	0x40023800

08001e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d101      	bne.n	8001eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e041      	b.n	8001f32 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d106      	bne.n	8001ec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7fe fdc4 	bl	8000a50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2202      	movs	r2, #2
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	3304      	adds	r3, #4
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4610      	mov	r0, r2
 8001edc:	f000 fa96 	bl	800240c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
	...

08001f3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d001      	beq.n	8001f54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e04e      	b.n	8001ff2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68da      	ldr	r2, [r3, #12]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a23      	ldr	r2, [pc, #140]	; (8002000 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d022      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f7e:	d01d      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a1f      	ldr	r2, [pc, #124]	; (8002004 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d018      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a1e      	ldr	r2, [pc, #120]	; (8002008 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d013      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a1c      	ldr	r2, [pc, #112]	; (800200c <HAL_TIM_Base_Start_IT+0xd0>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00e      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a1b      	ldr	r2, [pc, #108]	; (8002010 <HAL_TIM_Base_Start_IT+0xd4>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d009      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a19      	ldr	r2, [pc, #100]	; (8002014 <HAL_TIM_Base_Start_IT+0xd8>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d004      	beq.n	8001fbc <HAL_TIM_Base_Start_IT+0x80>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a18      	ldr	r2, [pc, #96]	; (8002018 <HAL_TIM_Base_Start_IT+0xdc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d111      	bne.n	8001fe0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2b06      	cmp	r3, #6
 8001fcc:	d010      	beq.n	8001ff0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f042 0201 	orr.w	r2, r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fde:	e007      	b.n	8001ff0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f042 0201 	orr.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40010000 	.word	0x40010000
 8002004:	40000400 	.word	0x40000400
 8002008:	40000800 	.word	0x40000800
 800200c:	40000c00 	.word	0x40000c00
 8002010:	40010400 	.word	0x40010400
 8002014:	40014000 	.word	0x40014000
 8002018:	40001800 	.word	0x40001800

0800201c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b02      	cmp	r3, #2
 8002030:	d122      	bne.n	8002078 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	2b02      	cmp	r3, #2
 800203e:	d11b      	bne.n	8002078 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0202 	mvn.w	r2, #2
 8002048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	f003 0303 	and.w	r3, r3, #3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f9b5 	bl	80023ce <HAL_TIM_IC_CaptureCallback>
 8002064:	e005      	b.n	8002072 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f9a7 	bl	80023ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f9b8 	bl	80023e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f003 0304 	and.w	r3, r3, #4
 8002082:	2b04      	cmp	r3, #4
 8002084:	d122      	bne.n	80020cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b04      	cmp	r3, #4
 8002092:	d11b      	bne.n	80020cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f06f 0204 	mvn.w	r2, #4
 800209c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2202      	movs	r2, #2
 80020a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f98b 	bl	80023ce <HAL_TIM_IC_CaptureCallback>
 80020b8:	e005      	b.n	80020c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f97d 	bl	80023ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f98e 	bl	80023e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	2b08      	cmp	r3, #8
 80020d8:	d122      	bne.n	8002120 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d11b      	bne.n	8002120 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0208 	mvn.w	r2, #8
 80020f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2204      	movs	r2, #4
 80020f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f961 	bl	80023ce <HAL_TIM_IC_CaptureCallback>
 800210c:	e005      	b.n	800211a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f953 	bl	80023ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 f964 	bl	80023e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	f003 0310 	and.w	r3, r3, #16
 800212a:	2b10      	cmp	r3, #16
 800212c:	d122      	bne.n	8002174 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	f003 0310 	and.w	r3, r3, #16
 8002138:	2b10      	cmp	r3, #16
 800213a:	d11b      	bne.n	8002174 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f06f 0210 	mvn.w	r2, #16
 8002144:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2208      	movs	r2, #8
 800214a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002156:	2b00      	cmp	r3, #0
 8002158:	d003      	beq.n	8002162 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f937 	bl	80023ce <HAL_TIM_IC_CaptureCallback>
 8002160:	e005      	b.n	800216e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f929 	bl	80023ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002168:	6878      	ldr	r0, [r7, #4]
 800216a:	f000 f93a 	bl	80023e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b01      	cmp	r3, #1
 8002180:	d10e      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b01      	cmp	r3, #1
 800218e:	d107      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0201 	mvn.w	r2, #1
 8002198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7fe fa0c 	bl	80005b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021aa:	2b80      	cmp	r3, #128	; 0x80
 80021ac:	d10e      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b8:	2b80      	cmp	r3, #128	; 0x80
 80021ba:	d107      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 fae0 	bl	800278c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d6:	2b40      	cmp	r3, #64	; 0x40
 80021d8:	d10e      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e4:	2b40      	cmp	r3, #64	; 0x40
 80021e6:	d107      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 f8ff 	bl	80023f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	f003 0320 	and.w	r3, r3, #32
 8002202:	2b20      	cmp	r3, #32
 8002204:	d10e      	bne.n	8002224 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f003 0320 	and.w	r3, r3, #32
 8002210:	2b20      	cmp	r3, #32
 8002212:	d107      	bne.n	8002224 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0220 	mvn.w	r2, #32
 800221c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 faaa 	bl	8002778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002240:	2b01      	cmp	r3, #1
 8002242:	d101      	bne.n	8002248 <HAL_TIM_ConfigClockSource+0x1c>
 8002244:	2302      	movs	r3, #2
 8002246:	e0b4      	b.n	80023b2 <HAL_TIM_ConfigClockSource+0x186>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002266:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800226e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68ba      	ldr	r2, [r7, #8]
 8002276:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002280:	d03e      	beq.n	8002300 <HAL_TIM_ConfigClockSource+0xd4>
 8002282:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002286:	f200 8087 	bhi.w	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 800228a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800228e:	f000 8086 	beq.w	800239e <HAL_TIM_ConfigClockSource+0x172>
 8002292:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002296:	d87f      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 8002298:	2b70      	cmp	r3, #112	; 0x70
 800229a:	d01a      	beq.n	80022d2 <HAL_TIM_ConfigClockSource+0xa6>
 800229c:	2b70      	cmp	r3, #112	; 0x70
 800229e:	d87b      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 80022a0:	2b60      	cmp	r3, #96	; 0x60
 80022a2:	d050      	beq.n	8002346 <HAL_TIM_ConfigClockSource+0x11a>
 80022a4:	2b60      	cmp	r3, #96	; 0x60
 80022a6:	d877      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 80022a8:	2b50      	cmp	r3, #80	; 0x50
 80022aa:	d03c      	beq.n	8002326 <HAL_TIM_ConfigClockSource+0xfa>
 80022ac:	2b50      	cmp	r3, #80	; 0x50
 80022ae:	d873      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 80022b0:	2b40      	cmp	r3, #64	; 0x40
 80022b2:	d058      	beq.n	8002366 <HAL_TIM_ConfigClockSource+0x13a>
 80022b4:	2b40      	cmp	r3, #64	; 0x40
 80022b6:	d86f      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 80022b8:	2b30      	cmp	r3, #48	; 0x30
 80022ba:	d064      	beq.n	8002386 <HAL_TIM_ConfigClockSource+0x15a>
 80022bc:	2b30      	cmp	r3, #48	; 0x30
 80022be:	d86b      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 80022c0:	2b20      	cmp	r3, #32
 80022c2:	d060      	beq.n	8002386 <HAL_TIM_ConfigClockSource+0x15a>
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	d867      	bhi.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d05c      	beq.n	8002386 <HAL_TIM_ConfigClockSource+0x15a>
 80022cc:	2b10      	cmp	r3, #16
 80022ce:	d05a      	beq.n	8002386 <HAL_TIM_ConfigClockSource+0x15a>
 80022d0:	e062      	b.n	8002398 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6818      	ldr	r0, [r3, #0]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	6899      	ldr	r1, [r3, #8]
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	f000 f9ad 	bl	8002640 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68ba      	ldr	r2, [r7, #8]
 80022fc:	609a      	str	r2, [r3, #8]
      break;
 80022fe:	e04f      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6818      	ldr	r0, [r3, #0]
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	6899      	ldr	r1, [r3, #8]
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	f000 f996 	bl	8002640 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689a      	ldr	r2, [r3, #8]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002322:	609a      	str	r2, [r3, #8]
      break;
 8002324:	e03c      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	6859      	ldr	r1, [r3, #4]
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	461a      	mov	r2, r3
 8002334:	f000 f90a 	bl	800254c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2150      	movs	r1, #80	; 0x50
 800233e:	4618      	mov	r0, r3
 8002340:	f000 f963 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 8002344:	e02c      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6818      	ldr	r0, [r3, #0]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	6859      	ldr	r1, [r3, #4]
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	461a      	mov	r2, r3
 8002354:	f000 f929 	bl	80025aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2160      	movs	r1, #96	; 0x60
 800235e:	4618      	mov	r0, r3
 8002360:	f000 f953 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 8002364:	e01c      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6818      	ldr	r0, [r3, #0]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	6859      	ldr	r1, [r3, #4]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	461a      	mov	r2, r3
 8002374:	f000 f8ea 	bl	800254c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2140      	movs	r1, #64	; 0x40
 800237e:	4618      	mov	r0, r3
 8002380:	f000 f943 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 8002384:	e00c      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4619      	mov	r1, r3
 8002390:	4610      	mov	r0, r2
 8002392:	f000 f93a 	bl	800260a <TIM_ITRx_SetConfig>
      break;
 8002396:	e003      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	73fb      	strb	r3, [r7, #15]
      break;
 800239c:	e000      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800239e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023d6:	bf00      	nop
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b083      	sub	sp, #12
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023fe:	bf00      	nop
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
	...

0800240c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a40      	ldr	r2, [pc, #256]	; (8002520 <TIM_Base_SetConfig+0x114>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d013      	beq.n	800244c <TIM_Base_SetConfig+0x40>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800242a:	d00f      	beq.n	800244c <TIM_Base_SetConfig+0x40>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	4a3d      	ldr	r2, [pc, #244]	; (8002524 <TIM_Base_SetConfig+0x118>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d00b      	beq.n	800244c <TIM_Base_SetConfig+0x40>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a3c      	ldr	r2, [pc, #240]	; (8002528 <TIM_Base_SetConfig+0x11c>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d007      	beq.n	800244c <TIM_Base_SetConfig+0x40>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a3b      	ldr	r2, [pc, #236]	; (800252c <TIM_Base_SetConfig+0x120>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d003      	beq.n	800244c <TIM_Base_SetConfig+0x40>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a3a      	ldr	r2, [pc, #232]	; (8002530 <TIM_Base_SetConfig+0x124>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d108      	bne.n	800245e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a2f      	ldr	r2, [pc, #188]	; (8002520 <TIM_Base_SetConfig+0x114>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d02b      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800246c:	d027      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a2c      	ldr	r2, [pc, #176]	; (8002524 <TIM_Base_SetConfig+0x118>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d023      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a2b      	ldr	r2, [pc, #172]	; (8002528 <TIM_Base_SetConfig+0x11c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d01f      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a2a      	ldr	r2, [pc, #168]	; (800252c <TIM_Base_SetConfig+0x120>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01b      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a29      	ldr	r2, [pc, #164]	; (8002530 <TIM_Base_SetConfig+0x124>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d017      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a28      	ldr	r2, [pc, #160]	; (8002534 <TIM_Base_SetConfig+0x128>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d013      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a27      	ldr	r2, [pc, #156]	; (8002538 <TIM_Base_SetConfig+0x12c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00f      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a26      	ldr	r2, [pc, #152]	; (800253c <TIM_Base_SetConfig+0x130>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d00b      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a25      	ldr	r2, [pc, #148]	; (8002540 <TIM_Base_SetConfig+0x134>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d007      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a24      	ldr	r2, [pc, #144]	; (8002544 <TIM_Base_SetConfig+0x138>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d003      	beq.n	80024be <TIM_Base_SetConfig+0xb2>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a23      	ldr	r2, [pc, #140]	; (8002548 <TIM_Base_SetConfig+0x13c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d108      	bne.n	80024d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	4313      	orrs	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a0a      	ldr	r2, [pc, #40]	; (8002520 <TIM_Base_SetConfig+0x114>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d003      	beq.n	8002504 <TIM_Base_SetConfig+0xf8>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a0c      	ldr	r2, [pc, #48]	; (8002530 <TIM_Base_SetConfig+0x124>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d103      	bne.n	800250c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	691a      	ldr	r2, [r3, #16]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	615a      	str	r2, [r3, #20]
}
 8002512:	bf00      	nop
 8002514:	3714      	adds	r7, #20
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40010000 	.word	0x40010000
 8002524:	40000400 	.word	0x40000400
 8002528:	40000800 	.word	0x40000800
 800252c:	40000c00 	.word	0x40000c00
 8002530:	40010400 	.word	0x40010400
 8002534:	40014000 	.word	0x40014000
 8002538:	40014400 	.word	0x40014400
 800253c:	40014800 	.word	0x40014800
 8002540:	40001800 	.word	0x40001800
 8002544:	40001c00 	.word	0x40001c00
 8002548:	40002000 	.word	0x40002000

0800254c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800254c:	b480      	push	{r7}
 800254e:	b087      	sub	sp, #28
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6a1b      	ldr	r3, [r3, #32]
 8002562:	f023 0201 	bic.w	r2, r3, #1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002576:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4313      	orrs	r3, r2
 8002580:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f023 030a 	bic.w	r3, r3, #10
 8002588:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
 8002590:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	697a      	ldr	r2, [r7, #20]
 800259c:	621a      	str	r2, [r3, #32]
}
 800259e:	bf00      	nop
 80025a0:	371c      	adds	r7, #28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b087      	sub	sp, #28
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	f023 0210 	bic.w	r2, r3, #16
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80025d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	031b      	lsls	r3, r3, #12
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	4313      	orrs	r3, r2
 80025de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80025e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	011b      	lsls	r3, r3, #4
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	621a      	str	r2, [r3, #32]
}
 80025fe:	bf00      	nop
 8002600:	371c      	adds	r7, #28
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002620:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	f043 0307 	orr.w	r3, r3, #7
 800262c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	609a      	str	r2, [r3, #8]
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
 800264c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800265a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	021a      	lsls	r2, r3, #8
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	431a      	orrs	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	4313      	orrs	r3, r2
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	4313      	orrs	r3, r2
 800266c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	609a      	str	r2, [r3, #8]
}
 8002674:	bf00      	nop
 8002676:	371c      	adds	r7, #28
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002694:	2302      	movs	r3, #2
 8002696:	e05a      	b.n	800274e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a21      	ldr	r2, [pc, #132]	; (800275c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d022      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e4:	d01d      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1d      	ldr	r2, [pc, #116]	; (8002760 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d018      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1b      	ldr	r2, [pc, #108]	; (8002764 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d013      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1a      	ldr	r2, [pc, #104]	; (8002768 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d00e      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a18      	ldr	r2, [pc, #96]	; (800276c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d009      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a17      	ldr	r2, [pc, #92]	; (8002770 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d004      	beq.n	8002722 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a15      	ldr	r2, [pc, #84]	; (8002774 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d10c      	bne.n	800273c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002728:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	4313      	orrs	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68ba      	ldr	r2, [r7, #8]
 800273a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3714      	adds	r7, #20
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40010000 	.word	0x40010000
 8002760:	40000400 	.word	0x40000400
 8002764:	40000800 	.word	0x40000800
 8002768:	40000c00 	.word	0x40000c00
 800276c:	40010400 	.word	0x40010400
 8002770:	40014000 	.word	0x40014000
 8002774:	40001800 	.word	0x40001800

08002778 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002794:	bf00      	nop
 8002796:	370c      	adds	r7, #12
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <__errno>:
 80027a0:	4b01      	ldr	r3, [pc, #4]	; (80027a8 <__errno+0x8>)
 80027a2:	6818      	ldr	r0, [r3, #0]
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	2000000c 	.word	0x2000000c

080027ac <__libc_init_array>:
 80027ac:	b570      	push	{r4, r5, r6, lr}
 80027ae:	4d0d      	ldr	r5, [pc, #52]	; (80027e4 <__libc_init_array+0x38>)
 80027b0:	4c0d      	ldr	r4, [pc, #52]	; (80027e8 <__libc_init_array+0x3c>)
 80027b2:	1b64      	subs	r4, r4, r5
 80027b4:	10a4      	asrs	r4, r4, #2
 80027b6:	2600      	movs	r6, #0
 80027b8:	42a6      	cmp	r6, r4
 80027ba:	d109      	bne.n	80027d0 <__libc_init_array+0x24>
 80027bc:	4d0b      	ldr	r5, [pc, #44]	; (80027ec <__libc_init_array+0x40>)
 80027be:	4c0c      	ldr	r4, [pc, #48]	; (80027f0 <__libc_init_array+0x44>)
 80027c0:	f001 fefa 	bl	80045b8 <_init>
 80027c4:	1b64      	subs	r4, r4, r5
 80027c6:	10a4      	asrs	r4, r4, #2
 80027c8:	2600      	movs	r6, #0
 80027ca:	42a6      	cmp	r6, r4
 80027cc:	d105      	bne.n	80027da <__libc_init_array+0x2e>
 80027ce:	bd70      	pop	{r4, r5, r6, pc}
 80027d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80027d4:	4798      	blx	r3
 80027d6:	3601      	adds	r6, #1
 80027d8:	e7ee      	b.n	80027b8 <__libc_init_array+0xc>
 80027da:	f855 3b04 	ldr.w	r3, [r5], #4
 80027de:	4798      	blx	r3
 80027e0:	3601      	adds	r6, #1
 80027e2:	e7f2      	b.n	80027ca <__libc_init_array+0x1e>
 80027e4:	080047d4 	.word	0x080047d4
 80027e8:	080047d4 	.word	0x080047d4
 80027ec:	080047d4 	.word	0x080047d4
 80027f0:	080047d8 	.word	0x080047d8

080027f4 <malloc>:
 80027f4:	4b02      	ldr	r3, [pc, #8]	; (8002800 <malloc+0xc>)
 80027f6:	4601      	mov	r1, r0
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	f000 b85b 	b.w	80028b4 <_malloc_r>
 80027fe:	bf00      	nop
 8002800:	2000000c 	.word	0x2000000c

08002804 <memset>:
 8002804:	4402      	add	r2, r0
 8002806:	4603      	mov	r3, r0
 8002808:	4293      	cmp	r3, r2
 800280a:	d100      	bne.n	800280e <memset+0xa>
 800280c:	4770      	bx	lr
 800280e:	f803 1b01 	strb.w	r1, [r3], #1
 8002812:	e7f9      	b.n	8002808 <memset+0x4>

08002814 <_free_r>:
 8002814:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002816:	2900      	cmp	r1, #0
 8002818:	d048      	beq.n	80028ac <_free_r+0x98>
 800281a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800281e:	9001      	str	r0, [sp, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	f1a1 0404 	sub.w	r4, r1, #4
 8002826:	bfb8      	it	lt
 8002828:	18e4      	addlt	r4, r4, r3
 800282a:	f000 fd27 	bl	800327c <__malloc_lock>
 800282e:	4a20      	ldr	r2, [pc, #128]	; (80028b0 <_free_r+0x9c>)
 8002830:	9801      	ldr	r0, [sp, #4]
 8002832:	6813      	ldr	r3, [r2, #0]
 8002834:	4615      	mov	r5, r2
 8002836:	b933      	cbnz	r3, 8002846 <_free_r+0x32>
 8002838:	6063      	str	r3, [r4, #4]
 800283a:	6014      	str	r4, [r2, #0]
 800283c:	b003      	add	sp, #12
 800283e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002842:	f000 bd21 	b.w	8003288 <__malloc_unlock>
 8002846:	42a3      	cmp	r3, r4
 8002848:	d90b      	bls.n	8002862 <_free_r+0x4e>
 800284a:	6821      	ldr	r1, [r4, #0]
 800284c:	1862      	adds	r2, r4, r1
 800284e:	4293      	cmp	r3, r2
 8002850:	bf04      	itt	eq
 8002852:	681a      	ldreq	r2, [r3, #0]
 8002854:	685b      	ldreq	r3, [r3, #4]
 8002856:	6063      	str	r3, [r4, #4]
 8002858:	bf04      	itt	eq
 800285a:	1852      	addeq	r2, r2, r1
 800285c:	6022      	streq	r2, [r4, #0]
 800285e:	602c      	str	r4, [r5, #0]
 8002860:	e7ec      	b.n	800283c <_free_r+0x28>
 8002862:	461a      	mov	r2, r3
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	b10b      	cbz	r3, 800286c <_free_r+0x58>
 8002868:	42a3      	cmp	r3, r4
 800286a:	d9fa      	bls.n	8002862 <_free_r+0x4e>
 800286c:	6811      	ldr	r1, [r2, #0]
 800286e:	1855      	adds	r5, r2, r1
 8002870:	42a5      	cmp	r5, r4
 8002872:	d10b      	bne.n	800288c <_free_r+0x78>
 8002874:	6824      	ldr	r4, [r4, #0]
 8002876:	4421      	add	r1, r4
 8002878:	1854      	adds	r4, r2, r1
 800287a:	42a3      	cmp	r3, r4
 800287c:	6011      	str	r1, [r2, #0]
 800287e:	d1dd      	bne.n	800283c <_free_r+0x28>
 8002880:	681c      	ldr	r4, [r3, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	6053      	str	r3, [r2, #4]
 8002886:	4421      	add	r1, r4
 8002888:	6011      	str	r1, [r2, #0]
 800288a:	e7d7      	b.n	800283c <_free_r+0x28>
 800288c:	d902      	bls.n	8002894 <_free_r+0x80>
 800288e:	230c      	movs	r3, #12
 8002890:	6003      	str	r3, [r0, #0]
 8002892:	e7d3      	b.n	800283c <_free_r+0x28>
 8002894:	6825      	ldr	r5, [r4, #0]
 8002896:	1961      	adds	r1, r4, r5
 8002898:	428b      	cmp	r3, r1
 800289a:	bf04      	itt	eq
 800289c:	6819      	ldreq	r1, [r3, #0]
 800289e:	685b      	ldreq	r3, [r3, #4]
 80028a0:	6063      	str	r3, [r4, #4]
 80028a2:	bf04      	itt	eq
 80028a4:	1949      	addeq	r1, r1, r5
 80028a6:	6021      	streq	r1, [r4, #0]
 80028a8:	6054      	str	r4, [r2, #4]
 80028aa:	e7c7      	b.n	800283c <_free_r+0x28>
 80028ac:	b003      	add	sp, #12
 80028ae:	bd30      	pop	{r4, r5, pc}
 80028b0:	20000090 	.word	0x20000090

080028b4 <_malloc_r>:
 80028b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028b6:	1ccd      	adds	r5, r1, #3
 80028b8:	f025 0503 	bic.w	r5, r5, #3
 80028bc:	3508      	adds	r5, #8
 80028be:	2d0c      	cmp	r5, #12
 80028c0:	bf38      	it	cc
 80028c2:	250c      	movcc	r5, #12
 80028c4:	2d00      	cmp	r5, #0
 80028c6:	4606      	mov	r6, r0
 80028c8:	db01      	blt.n	80028ce <_malloc_r+0x1a>
 80028ca:	42a9      	cmp	r1, r5
 80028cc:	d903      	bls.n	80028d6 <_malloc_r+0x22>
 80028ce:	230c      	movs	r3, #12
 80028d0:	6033      	str	r3, [r6, #0]
 80028d2:	2000      	movs	r0, #0
 80028d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028d6:	f000 fcd1 	bl	800327c <__malloc_lock>
 80028da:	4921      	ldr	r1, [pc, #132]	; (8002960 <_malloc_r+0xac>)
 80028dc:	680a      	ldr	r2, [r1, #0]
 80028de:	4614      	mov	r4, r2
 80028e0:	b99c      	cbnz	r4, 800290a <_malloc_r+0x56>
 80028e2:	4f20      	ldr	r7, [pc, #128]	; (8002964 <_malloc_r+0xb0>)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	b923      	cbnz	r3, 80028f2 <_malloc_r+0x3e>
 80028e8:	4621      	mov	r1, r4
 80028ea:	4630      	mov	r0, r6
 80028ec:	f000 f8ca 	bl	8002a84 <_sbrk_r>
 80028f0:	6038      	str	r0, [r7, #0]
 80028f2:	4629      	mov	r1, r5
 80028f4:	4630      	mov	r0, r6
 80028f6:	f000 f8c5 	bl	8002a84 <_sbrk_r>
 80028fa:	1c43      	adds	r3, r0, #1
 80028fc:	d123      	bne.n	8002946 <_malloc_r+0x92>
 80028fe:	230c      	movs	r3, #12
 8002900:	6033      	str	r3, [r6, #0]
 8002902:	4630      	mov	r0, r6
 8002904:	f000 fcc0 	bl	8003288 <__malloc_unlock>
 8002908:	e7e3      	b.n	80028d2 <_malloc_r+0x1e>
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	1b5b      	subs	r3, r3, r5
 800290e:	d417      	bmi.n	8002940 <_malloc_r+0x8c>
 8002910:	2b0b      	cmp	r3, #11
 8002912:	d903      	bls.n	800291c <_malloc_r+0x68>
 8002914:	6023      	str	r3, [r4, #0]
 8002916:	441c      	add	r4, r3
 8002918:	6025      	str	r5, [r4, #0]
 800291a:	e004      	b.n	8002926 <_malloc_r+0x72>
 800291c:	6863      	ldr	r3, [r4, #4]
 800291e:	42a2      	cmp	r2, r4
 8002920:	bf0c      	ite	eq
 8002922:	600b      	streq	r3, [r1, #0]
 8002924:	6053      	strne	r3, [r2, #4]
 8002926:	4630      	mov	r0, r6
 8002928:	f000 fcae 	bl	8003288 <__malloc_unlock>
 800292c:	f104 000b 	add.w	r0, r4, #11
 8002930:	1d23      	adds	r3, r4, #4
 8002932:	f020 0007 	bic.w	r0, r0, #7
 8002936:	1ac2      	subs	r2, r0, r3
 8002938:	d0cc      	beq.n	80028d4 <_malloc_r+0x20>
 800293a:	1a1b      	subs	r3, r3, r0
 800293c:	50a3      	str	r3, [r4, r2]
 800293e:	e7c9      	b.n	80028d4 <_malloc_r+0x20>
 8002940:	4622      	mov	r2, r4
 8002942:	6864      	ldr	r4, [r4, #4]
 8002944:	e7cc      	b.n	80028e0 <_malloc_r+0x2c>
 8002946:	1cc4      	adds	r4, r0, #3
 8002948:	f024 0403 	bic.w	r4, r4, #3
 800294c:	42a0      	cmp	r0, r4
 800294e:	d0e3      	beq.n	8002918 <_malloc_r+0x64>
 8002950:	1a21      	subs	r1, r4, r0
 8002952:	4630      	mov	r0, r6
 8002954:	f000 f896 	bl	8002a84 <_sbrk_r>
 8002958:	3001      	adds	r0, #1
 800295a:	d1dd      	bne.n	8002918 <_malloc_r+0x64>
 800295c:	e7cf      	b.n	80028fe <_malloc_r+0x4a>
 800295e:	bf00      	nop
 8002960:	20000090 	.word	0x20000090
 8002964:	20000094 	.word	0x20000094

08002968 <iprintf>:
 8002968:	b40f      	push	{r0, r1, r2, r3}
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <iprintf+0x2c>)
 800296c:	b513      	push	{r0, r1, r4, lr}
 800296e:	681c      	ldr	r4, [r3, #0]
 8002970:	b124      	cbz	r4, 800297c <iprintf+0x14>
 8002972:	69a3      	ldr	r3, [r4, #24]
 8002974:	b913      	cbnz	r3, 800297c <iprintf+0x14>
 8002976:	4620      	mov	r0, r4
 8002978:	f000 fb5e 	bl	8003038 <__sinit>
 800297c:	ab05      	add	r3, sp, #20
 800297e:	9a04      	ldr	r2, [sp, #16]
 8002980:	68a1      	ldr	r1, [r4, #8]
 8002982:	9301      	str	r3, [sp, #4]
 8002984:	4620      	mov	r0, r4
 8002986:	f000 fcaf 	bl	80032e8 <_vfiprintf_r>
 800298a:	b002      	add	sp, #8
 800298c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002990:	b004      	add	sp, #16
 8002992:	4770      	bx	lr
 8002994:	2000000c 	.word	0x2000000c

08002998 <_puts_r>:
 8002998:	b570      	push	{r4, r5, r6, lr}
 800299a:	460e      	mov	r6, r1
 800299c:	4605      	mov	r5, r0
 800299e:	b118      	cbz	r0, 80029a8 <_puts_r+0x10>
 80029a0:	6983      	ldr	r3, [r0, #24]
 80029a2:	b90b      	cbnz	r3, 80029a8 <_puts_r+0x10>
 80029a4:	f000 fb48 	bl	8003038 <__sinit>
 80029a8:	69ab      	ldr	r3, [r5, #24]
 80029aa:	68ac      	ldr	r4, [r5, #8]
 80029ac:	b913      	cbnz	r3, 80029b4 <_puts_r+0x1c>
 80029ae:	4628      	mov	r0, r5
 80029b0:	f000 fb42 	bl	8003038 <__sinit>
 80029b4:	4b2c      	ldr	r3, [pc, #176]	; (8002a68 <_puts_r+0xd0>)
 80029b6:	429c      	cmp	r4, r3
 80029b8:	d120      	bne.n	80029fc <_puts_r+0x64>
 80029ba:	686c      	ldr	r4, [r5, #4]
 80029bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80029be:	07db      	lsls	r3, r3, #31
 80029c0:	d405      	bmi.n	80029ce <_puts_r+0x36>
 80029c2:	89a3      	ldrh	r3, [r4, #12]
 80029c4:	0598      	lsls	r0, r3, #22
 80029c6:	d402      	bmi.n	80029ce <_puts_r+0x36>
 80029c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80029ca:	f000 fbf0 	bl	80031ae <__retarget_lock_acquire_recursive>
 80029ce:	89a3      	ldrh	r3, [r4, #12]
 80029d0:	0719      	lsls	r1, r3, #28
 80029d2:	d51d      	bpl.n	8002a10 <_puts_r+0x78>
 80029d4:	6923      	ldr	r3, [r4, #16]
 80029d6:	b1db      	cbz	r3, 8002a10 <_puts_r+0x78>
 80029d8:	3e01      	subs	r6, #1
 80029da:	68a3      	ldr	r3, [r4, #8]
 80029dc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80029e0:	3b01      	subs	r3, #1
 80029e2:	60a3      	str	r3, [r4, #8]
 80029e4:	bb39      	cbnz	r1, 8002a36 <_puts_r+0x9e>
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	da38      	bge.n	8002a5c <_puts_r+0xc4>
 80029ea:	4622      	mov	r2, r4
 80029ec:	210a      	movs	r1, #10
 80029ee:	4628      	mov	r0, r5
 80029f0:	f000 f936 	bl	8002c60 <__swbuf_r>
 80029f4:	3001      	adds	r0, #1
 80029f6:	d011      	beq.n	8002a1c <_puts_r+0x84>
 80029f8:	250a      	movs	r5, #10
 80029fa:	e011      	b.n	8002a20 <_puts_r+0x88>
 80029fc:	4b1b      	ldr	r3, [pc, #108]	; (8002a6c <_puts_r+0xd4>)
 80029fe:	429c      	cmp	r4, r3
 8002a00:	d101      	bne.n	8002a06 <_puts_r+0x6e>
 8002a02:	68ac      	ldr	r4, [r5, #8]
 8002a04:	e7da      	b.n	80029bc <_puts_r+0x24>
 8002a06:	4b1a      	ldr	r3, [pc, #104]	; (8002a70 <_puts_r+0xd8>)
 8002a08:	429c      	cmp	r4, r3
 8002a0a:	bf08      	it	eq
 8002a0c:	68ec      	ldreq	r4, [r5, #12]
 8002a0e:	e7d5      	b.n	80029bc <_puts_r+0x24>
 8002a10:	4621      	mov	r1, r4
 8002a12:	4628      	mov	r0, r5
 8002a14:	f000 f976 	bl	8002d04 <__swsetup_r>
 8002a18:	2800      	cmp	r0, #0
 8002a1a:	d0dd      	beq.n	80029d8 <_puts_r+0x40>
 8002a1c:	f04f 35ff 	mov.w	r5, #4294967295
 8002a20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a22:	07da      	lsls	r2, r3, #31
 8002a24:	d405      	bmi.n	8002a32 <_puts_r+0x9a>
 8002a26:	89a3      	ldrh	r3, [r4, #12]
 8002a28:	059b      	lsls	r3, r3, #22
 8002a2a:	d402      	bmi.n	8002a32 <_puts_r+0x9a>
 8002a2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a2e:	f000 fbbf 	bl	80031b0 <__retarget_lock_release_recursive>
 8002a32:	4628      	mov	r0, r5
 8002a34:	bd70      	pop	{r4, r5, r6, pc}
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	da04      	bge.n	8002a44 <_puts_r+0xac>
 8002a3a:	69a2      	ldr	r2, [r4, #24]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	dc06      	bgt.n	8002a4e <_puts_r+0xb6>
 8002a40:	290a      	cmp	r1, #10
 8002a42:	d004      	beq.n	8002a4e <_puts_r+0xb6>
 8002a44:	6823      	ldr	r3, [r4, #0]
 8002a46:	1c5a      	adds	r2, r3, #1
 8002a48:	6022      	str	r2, [r4, #0]
 8002a4a:	7019      	strb	r1, [r3, #0]
 8002a4c:	e7c5      	b.n	80029da <_puts_r+0x42>
 8002a4e:	4622      	mov	r2, r4
 8002a50:	4628      	mov	r0, r5
 8002a52:	f000 f905 	bl	8002c60 <__swbuf_r>
 8002a56:	3001      	adds	r0, #1
 8002a58:	d1bf      	bne.n	80029da <_puts_r+0x42>
 8002a5a:	e7df      	b.n	8002a1c <_puts_r+0x84>
 8002a5c:	6823      	ldr	r3, [r4, #0]
 8002a5e:	250a      	movs	r5, #10
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	6022      	str	r2, [r4, #0]
 8002a64:	701d      	strb	r5, [r3, #0]
 8002a66:	e7db      	b.n	8002a20 <_puts_r+0x88>
 8002a68:	0800463c 	.word	0x0800463c
 8002a6c:	0800465c 	.word	0x0800465c
 8002a70:	0800461c 	.word	0x0800461c

08002a74 <puts>:
 8002a74:	4b02      	ldr	r3, [pc, #8]	; (8002a80 <puts+0xc>)
 8002a76:	4601      	mov	r1, r0
 8002a78:	6818      	ldr	r0, [r3, #0]
 8002a7a:	f7ff bf8d 	b.w	8002998 <_puts_r>
 8002a7e:	bf00      	nop
 8002a80:	2000000c 	.word	0x2000000c

08002a84 <_sbrk_r>:
 8002a84:	b538      	push	{r3, r4, r5, lr}
 8002a86:	4d06      	ldr	r5, [pc, #24]	; (8002aa0 <_sbrk_r+0x1c>)
 8002a88:	2300      	movs	r3, #0
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	4608      	mov	r0, r1
 8002a8e:	602b      	str	r3, [r5, #0]
 8002a90:	f7fe f876 	bl	8000b80 <_sbrk>
 8002a94:	1c43      	adds	r3, r0, #1
 8002a96:	d102      	bne.n	8002a9e <_sbrk_r+0x1a>
 8002a98:	682b      	ldr	r3, [r5, #0]
 8002a9a:	b103      	cbz	r3, 8002a9e <_sbrk_r+0x1a>
 8002a9c:	6023      	str	r3, [r4, #0]
 8002a9e:	bd38      	pop	{r3, r4, r5, pc}
 8002aa0:	200000f4 	.word	0x200000f4

08002aa4 <iscanf>:
 8002aa4:	b40f      	push	{r0, r1, r2, r3}
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	; (8002ad0 <iscanf+0x2c>)
 8002aa8:	b513      	push	{r0, r1, r4, lr}
 8002aaa:	681c      	ldr	r4, [r3, #0]
 8002aac:	b124      	cbz	r4, 8002ab8 <iscanf+0x14>
 8002aae:	69a3      	ldr	r3, [r4, #24]
 8002ab0:	b913      	cbnz	r3, 8002ab8 <iscanf+0x14>
 8002ab2:	4620      	mov	r0, r4
 8002ab4:	f000 fac0 	bl	8003038 <__sinit>
 8002ab8:	ab05      	add	r3, sp, #20
 8002aba:	9a04      	ldr	r2, [sp, #16]
 8002abc:	6861      	ldr	r1, [r4, #4]
 8002abe:	9301      	str	r3, [sp, #4]
 8002ac0:	4620      	mov	r0, r4
 8002ac2:	f001 f879 	bl	8003bb8 <_vfiscanf_r>
 8002ac6:	b002      	add	sp, #8
 8002ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002acc:	b004      	add	sp, #16
 8002ace:	4770      	bx	lr
 8002ad0:	2000000c 	.word	0x2000000c

08002ad4 <setvbuf>:
 8002ad4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002ad8:	461d      	mov	r5, r3
 8002ada:	4b5d      	ldr	r3, [pc, #372]	; (8002c50 <setvbuf+0x17c>)
 8002adc:	681f      	ldr	r7, [r3, #0]
 8002ade:	4604      	mov	r4, r0
 8002ae0:	460e      	mov	r6, r1
 8002ae2:	4690      	mov	r8, r2
 8002ae4:	b127      	cbz	r7, 8002af0 <setvbuf+0x1c>
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	b913      	cbnz	r3, 8002af0 <setvbuf+0x1c>
 8002aea:	4638      	mov	r0, r7
 8002aec:	f000 faa4 	bl	8003038 <__sinit>
 8002af0:	4b58      	ldr	r3, [pc, #352]	; (8002c54 <setvbuf+0x180>)
 8002af2:	429c      	cmp	r4, r3
 8002af4:	d167      	bne.n	8002bc6 <setvbuf+0xf2>
 8002af6:	687c      	ldr	r4, [r7, #4]
 8002af8:	f1b8 0f02 	cmp.w	r8, #2
 8002afc:	d006      	beq.n	8002b0c <setvbuf+0x38>
 8002afe:	f1b8 0f01 	cmp.w	r8, #1
 8002b02:	f200 809f 	bhi.w	8002c44 <setvbuf+0x170>
 8002b06:	2d00      	cmp	r5, #0
 8002b08:	f2c0 809c 	blt.w	8002c44 <setvbuf+0x170>
 8002b0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002b0e:	07db      	lsls	r3, r3, #31
 8002b10:	d405      	bmi.n	8002b1e <setvbuf+0x4a>
 8002b12:	89a3      	ldrh	r3, [r4, #12]
 8002b14:	0598      	lsls	r0, r3, #22
 8002b16:	d402      	bmi.n	8002b1e <setvbuf+0x4a>
 8002b18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002b1a:	f000 fb48 	bl	80031ae <__retarget_lock_acquire_recursive>
 8002b1e:	4621      	mov	r1, r4
 8002b20:	4638      	mov	r0, r7
 8002b22:	f000 f9e3 	bl	8002eec <_fflush_r>
 8002b26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b28:	b141      	cbz	r1, 8002b3c <setvbuf+0x68>
 8002b2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b2e:	4299      	cmp	r1, r3
 8002b30:	d002      	beq.n	8002b38 <setvbuf+0x64>
 8002b32:	4638      	mov	r0, r7
 8002b34:	f7ff fe6e 	bl	8002814 <_free_r>
 8002b38:	2300      	movs	r3, #0
 8002b3a:	6363      	str	r3, [r4, #52]	; 0x34
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	61a3      	str	r3, [r4, #24]
 8002b40:	6063      	str	r3, [r4, #4]
 8002b42:	89a3      	ldrh	r3, [r4, #12]
 8002b44:	0619      	lsls	r1, r3, #24
 8002b46:	d503      	bpl.n	8002b50 <setvbuf+0x7c>
 8002b48:	6921      	ldr	r1, [r4, #16]
 8002b4a:	4638      	mov	r0, r7
 8002b4c:	f7ff fe62 	bl	8002814 <_free_r>
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	f1b8 0f02 	cmp.w	r8, #2
 8002b5e:	81a3      	strh	r3, [r4, #12]
 8002b60:	d06c      	beq.n	8002c3c <setvbuf+0x168>
 8002b62:	ab01      	add	r3, sp, #4
 8002b64:	466a      	mov	r2, sp
 8002b66:	4621      	mov	r1, r4
 8002b68:	4638      	mov	r0, r7
 8002b6a:	f000 fb22 	bl	80031b2 <__swhatbuf_r>
 8002b6e:	89a3      	ldrh	r3, [r4, #12]
 8002b70:	4318      	orrs	r0, r3
 8002b72:	81a0      	strh	r0, [r4, #12]
 8002b74:	2d00      	cmp	r5, #0
 8002b76:	d130      	bne.n	8002bda <setvbuf+0x106>
 8002b78:	9d00      	ldr	r5, [sp, #0]
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	f7ff fe3a 	bl	80027f4 <malloc>
 8002b80:	4606      	mov	r6, r0
 8002b82:	2800      	cmp	r0, #0
 8002b84:	d155      	bne.n	8002c32 <setvbuf+0x15e>
 8002b86:	f8dd 9000 	ldr.w	r9, [sp]
 8002b8a:	45a9      	cmp	r9, r5
 8002b8c:	d14a      	bne.n	8002c24 <setvbuf+0x150>
 8002b8e:	f04f 35ff 	mov.w	r5, #4294967295
 8002b92:	2200      	movs	r2, #0
 8002b94:	60a2      	str	r2, [r4, #8]
 8002b96:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002b9a:	6022      	str	r2, [r4, #0]
 8002b9c:	6122      	str	r2, [r4, #16]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ba4:	6162      	str	r2, [r4, #20]
 8002ba6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ba8:	f043 0302 	orr.w	r3, r3, #2
 8002bac:	07d2      	lsls	r2, r2, #31
 8002bae:	81a3      	strh	r3, [r4, #12]
 8002bb0:	d405      	bmi.n	8002bbe <setvbuf+0xea>
 8002bb2:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002bb6:	d102      	bne.n	8002bbe <setvbuf+0xea>
 8002bb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002bba:	f000 faf9 	bl	80031b0 <__retarget_lock_release_recursive>
 8002bbe:	4628      	mov	r0, r5
 8002bc0:	b003      	add	sp, #12
 8002bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002bc6:	4b24      	ldr	r3, [pc, #144]	; (8002c58 <setvbuf+0x184>)
 8002bc8:	429c      	cmp	r4, r3
 8002bca:	d101      	bne.n	8002bd0 <setvbuf+0xfc>
 8002bcc:	68bc      	ldr	r4, [r7, #8]
 8002bce:	e793      	b.n	8002af8 <setvbuf+0x24>
 8002bd0:	4b22      	ldr	r3, [pc, #136]	; (8002c5c <setvbuf+0x188>)
 8002bd2:	429c      	cmp	r4, r3
 8002bd4:	bf08      	it	eq
 8002bd6:	68fc      	ldreq	r4, [r7, #12]
 8002bd8:	e78e      	b.n	8002af8 <setvbuf+0x24>
 8002bda:	2e00      	cmp	r6, #0
 8002bdc:	d0cd      	beq.n	8002b7a <setvbuf+0xa6>
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	b913      	cbnz	r3, 8002be8 <setvbuf+0x114>
 8002be2:	4638      	mov	r0, r7
 8002be4:	f000 fa28 	bl	8003038 <__sinit>
 8002be8:	f1b8 0f01 	cmp.w	r8, #1
 8002bec:	bf08      	it	eq
 8002bee:	89a3      	ldrheq	r3, [r4, #12]
 8002bf0:	6026      	str	r6, [r4, #0]
 8002bf2:	bf04      	itt	eq
 8002bf4:	f043 0301 	orreq.w	r3, r3, #1
 8002bf8:	81a3      	strheq	r3, [r4, #12]
 8002bfa:	89a2      	ldrh	r2, [r4, #12]
 8002bfc:	f012 0308 	ands.w	r3, r2, #8
 8002c00:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002c04:	d01c      	beq.n	8002c40 <setvbuf+0x16c>
 8002c06:	07d3      	lsls	r3, r2, #31
 8002c08:	bf41      	itttt	mi
 8002c0a:	2300      	movmi	r3, #0
 8002c0c:	426d      	negmi	r5, r5
 8002c0e:	60a3      	strmi	r3, [r4, #8]
 8002c10:	61a5      	strmi	r5, [r4, #24]
 8002c12:	bf58      	it	pl
 8002c14:	60a5      	strpl	r5, [r4, #8]
 8002c16:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002c18:	f015 0501 	ands.w	r5, r5, #1
 8002c1c:	d115      	bne.n	8002c4a <setvbuf+0x176>
 8002c1e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002c22:	e7c8      	b.n	8002bb6 <setvbuf+0xe2>
 8002c24:	4648      	mov	r0, r9
 8002c26:	f7ff fde5 	bl	80027f4 <malloc>
 8002c2a:	4606      	mov	r6, r0
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	d0ae      	beq.n	8002b8e <setvbuf+0xba>
 8002c30:	464d      	mov	r5, r9
 8002c32:	89a3      	ldrh	r3, [r4, #12]
 8002c34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c38:	81a3      	strh	r3, [r4, #12]
 8002c3a:	e7d0      	b.n	8002bde <setvbuf+0x10a>
 8002c3c:	2500      	movs	r5, #0
 8002c3e:	e7a8      	b.n	8002b92 <setvbuf+0xbe>
 8002c40:	60a3      	str	r3, [r4, #8]
 8002c42:	e7e8      	b.n	8002c16 <setvbuf+0x142>
 8002c44:	f04f 35ff 	mov.w	r5, #4294967295
 8002c48:	e7b9      	b.n	8002bbe <setvbuf+0xea>
 8002c4a:	2500      	movs	r5, #0
 8002c4c:	e7b7      	b.n	8002bbe <setvbuf+0xea>
 8002c4e:	bf00      	nop
 8002c50:	2000000c 	.word	0x2000000c
 8002c54:	0800463c 	.word	0x0800463c
 8002c58:	0800465c 	.word	0x0800465c
 8002c5c:	0800461c 	.word	0x0800461c

08002c60 <__swbuf_r>:
 8002c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c62:	460e      	mov	r6, r1
 8002c64:	4614      	mov	r4, r2
 8002c66:	4605      	mov	r5, r0
 8002c68:	b118      	cbz	r0, 8002c72 <__swbuf_r+0x12>
 8002c6a:	6983      	ldr	r3, [r0, #24]
 8002c6c:	b90b      	cbnz	r3, 8002c72 <__swbuf_r+0x12>
 8002c6e:	f000 f9e3 	bl	8003038 <__sinit>
 8002c72:	4b21      	ldr	r3, [pc, #132]	; (8002cf8 <__swbuf_r+0x98>)
 8002c74:	429c      	cmp	r4, r3
 8002c76:	d12b      	bne.n	8002cd0 <__swbuf_r+0x70>
 8002c78:	686c      	ldr	r4, [r5, #4]
 8002c7a:	69a3      	ldr	r3, [r4, #24]
 8002c7c:	60a3      	str	r3, [r4, #8]
 8002c7e:	89a3      	ldrh	r3, [r4, #12]
 8002c80:	071a      	lsls	r2, r3, #28
 8002c82:	d52f      	bpl.n	8002ce4 <__swbuf_r+0x84>
 8002c84:	6923      	ldr	r3, [r4, #16]
 8002c86:	b36b      	cbz	r3, 8002ce4 <__swbuf_r+0x84>
 8002c88:	6923      	ldr	r3, [r4, #16]
 8002c8a:	6820      	ldr	r0, [r4, #0]
 8002c8c:	1ac0      	subs	r0, r0, r3
 8002c8e:	6963      	ldr	r3, [r4, #20]
 8002c90:	b2f6      	uxtb	r6, r6
 8002c92:	4283      	cmp	r3, r0
 8002c94:	4637      	mov	r7, r6
 8002c96:	dc04      	bgt.n	8002ca2 <__swbuf_r+0x42>
 8002c98:	4621      	mov	r1, r4
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	f000 f926 	bl	8002eec <_fflush_r>
 8002ca0:	bb30      	cbnz	r0, 8002cf0 <__swbuf_r+0x90>
 8002ca2:	68a3      	ldr	r3, [r4, #8]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	60a3      	str	r3, [r4, #8]
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	6022      	str	r2, [r4, #0]
 8002cae:	701e      	strb	r6, [r3, #0]
 8002cb0:	6963      	ldr	r3, [r4, #20]
 8002cb2:	3001      	adds	r0, #1
 8002cb4:	4283      	cmp	r3, r0
 8002cb6:	d004      	beq.n	8002cc2 <__swbuf_r+0x62>
 8002cb8:	89a3      	ldrh	r3, [r4, #12]
 8002cba:	07db      	lsls	r3, r3, #31
 8002cbc:	d506      	bpl.n	8002ccc <__swbuf_r+0x6c>
 8002cbe:	2e0a      	cmp	r6, #10
 8002cc0:	d104      	bne.n	8002ccc <__swbuf_r+0x6c>
 8002cc2:	4621      	mov	r1, r4
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	f000 f911 	bl	8002eec <_fflush_r>
 8002cca:	b988      	cbnz	r0, 8002cf0 <__swbuf_r+0x90>
 8002ccc:	4638      	mov	r0, r7
 8002cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <__swbuf_r+0x9c>)
 8002cd2:	429c      	cmp	r4, r3
 8002cd4:	d101      	bne.n	8002cda <__swbuf_r+0x7a>
 8002cd6:	68ac      	ldr	r4, [r5, #8]
 8002cd8:	e7cf      	b.n	8002c7a <__swbuf_r+0x1a>
 8002cda:	4b09      	ldr	r3, [pc, #36]	; (8002d00 <__swbuf_r+0xa0>)
 8002cdc:	429c      	cmp	r4, r3
 8002cde:	bf08      	it	eq
 8002ce0:	68ec      	ldreq	r4, [r5, #12]
 8002ce2:	e7ca      	b.n	8002c7a <__swbuf_r+0x1a>
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	4628      	mov	r0, r5
 8002ce8:	f000 f80c 	bl	8002d04 <__swsetup_r>
 8002cec:	2800      	cmp	r0, #0
 8002cee:	d0cb      	beq.n	8002c88 <__swbuf_r+0x28>
 8002cf0:	f04f 37ff 	mov.w	r7, #4294967295
 8002cf4:	e7ea      	b.n	8002ccc <__swbuf_r+0x6c>
 8002cf6:	bf00      	nop
 8002cf8:	0800463c 	.word	0x0800463c
 8002cfc:	0800465c 	.word	0x0800465c
 8002d00:	0800461c 	.word	0x0800461c

08002d04 <__swsetup_r>:
 8002d04:	4b32      	ldr	r3, [pc, #200]	; (8002dd0 <__swsetup_r+0xcc>)
 8002d06:	b570      	push	{r4, r5, r6, lr}
 8002d08:	681d      	ldr	r5, [r3, #0]
 8002d0a:	4606      	mov	r6, r0
 8002d0c:	460c      	mov	r4, r1
 8002d0e:	b125      	cbz	r5, 8002d1a <__swsetup_r+0x16>
 8002d10:	69ab      	ldr	r3, [r5, #24]
 8002d12:	b913      	cbnz	r3, 8002d1a <__swsetup_r+0x16>
 8002d14:	4628      	mov	r0, r5
 8002d16:	f000 f98f 	bl	8003038 <__sinit>
 8002d1a:	4b2e      	ldr	r3, [pc, #184]	; (8002dd4 <__swsetup_r+0xd0>)
 8002d1c:	429c      	cmp	r4, r3
 8002d1e:	d10f      	bne.n	8002d40 <__swsetup_r+0x3c>
 8002d20:	686c      	ldr	r4, [r5, #4]
 8002d22:	89a3      	ldrh	r3, [r4, #12]
 8002d24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002d28:	0719      	lsls	r1, r3, #28
 8002d2a:	d42c      	bmi.n	8002d86 <__swsetup_r+0x82>
 8002d2c:	06dd      	lsls	r5, r3, #27
 8002d2e:	d411      	bmi.n	8002d54 <__swsetup_r+0x50>
 8002d30:	2309      	movs	r3, #9
 8002d32:	6033      	str	r3, [r6, #0]
 8002d34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002d38:	81a3      	strh	r3, [r4, #12]
 8002d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d3e:	e03e      	b.n	8002dbe <__swsetup_r+0xba>
 8002d40:	4b25      	ldr	r3, [pc, #148]	; (8002dd8 <__swsetup_r+0xd4>)
 8002d42:	429c      	cmp	r4, r3
 8002d44:	d101      	bne.n	8002d4a <__swsetup_r+0x46>
 8002d46:	68ac      	ldr	r4, [r5, #8]
 8002d48:	e7eb      	b.n	8002d22 <__swsetup_r+0x1e>
 8002d4a:	4b24      	ldr	r3, [pc, #144]	; (8002ddc <__swsetup_r+0xd8>)
 8002d4c:	429c      	cmp	r4, r3
 8002d4e:	bf08      	it	eq
 8002d50:	68ec      	ldreq	r4, [r5, #12]
 8002d52:	e7e6      	b.n	8002d22 <__swsetup_r+0x1e>
 8002d54:	0758      	lsls	r0, r3, #29
 8002d56:	d512      	bpl.n	8002d7e <__swsetup_r+0x7a>
 8002d58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002d5a:	b141      	cbz	r1, 8002d6e <__swsetup_r+0x6a>
 8002d5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d60:	4299      	cmp	r1, r3
 8002d62:	d002      	beq.n	8002d6a <__swsetup_r+0x66>
 8002d64:	4630      	mov	r0, r6
 8002d66:	f7ff fd55 	bl	8002814 <_free_r>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	6363      	str	r3, [r4, #52]	; 0x34
 8002d6e:	89a3      	ldrh	r3, [r4, #12]
 8002d70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002d74:	81a3      	strh	r3, [r4, #12]
 8002d76:	2300      	movs	r3, #0
 8002d78:	6063      	str	r3, [r4, #4]
 8002d7a:	6923      	ldr	r3, [r4, #16]
 8002d7c:	6023      	str	r3, [r4, #0]
 8002d7e:	89a3      	ldrh	r3, [r4, #12]
 8002d80:	f043 0308 	orr.w	r3, r3, #8
 8002d84:	81a3      	strh	r3, [r4, #12]
 8002d86:	6923      	ldr	r3, [r4, #16]
 8002d88:	b94b      	cbnz	r3, 8002d9e <__swsetup_r+0x9a>
 8002d8a:	89a3      	ldrh	r3, [r4, #12]
 8002d8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002d90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d94:	d003      	beq.n	8002d9e <__swsetup_r+0x9a>
 8002d96:	4621      	mov	r1, r4
 8002d98:	4630      	mov	r0, r6
 8002d9a:	f000 fa2f 	bl	80031fc <__smakebuf_r>
 8002d9e:	89a0      	ldrh	r0, [r4, #12]
 8002da0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002da4:	f010 0301 	ands.w	r3, r0, #1
 8002da8:	d00a      	beq.n	8002dc0 <__swsetup_r+0xbc>
 8002daa:	2300      	movs	r3, #0
 8002dac:	60a3      	str	r3, [r4, #8]
 8002dae:	6963      	ldr	r3, [r4, #20]
 8002db0:	425b      	negs	r3, r3
 8002db2:	61a3      	str	r3, [r4, #24]
 8002db4:	6923      	ldr	r3, [r4, #16]
 8002db6:	b943      	cbnz	r3, 8002dca <__swsetup_r+0xc6>
 8002db8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002dbc:	d1ba      	bne.n	8002d34 <__swsetup_r+0x30>
 8002dbe:	bd70      	pop	{r4, r5, r6, pc}
 8002dc0:	0781      	lsls	r1, r0, #30
 8002dc2:	bf58      	it	pl
 8002dc4:	6963      	ldrpl	r3, [r4, #20]
 8002dc6:	60a3      	str	r3, [r4, #8]
 8002dc8:	e7f4      	b.n	8002db4 <__swsetup_r+0xb0>
 8002dca:	2000      	movs	r0, #0
 8002dcc:	e7f7      	b.n	8002dbe <__swsetup_r+0xba>
 8002dce:	bf00      	nop
 8002dd0:	2000000c 	.word	0x2000000c
 8002dd4:	0800463c 	.word	0x0800463c
 8002dd8:	0800465c 	.word	0x0800465c
 8002ddc:	0800461c 	.word	0x0800461c

08002de0 <__sflush_r>:
 8002de0:	898a      	ldrh	r2, [r1, #12]
 8002de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002de6:	4605      	mov	r5, r0
 8002de8:	0710      	lsls	r0, r2, #28
 8002dea:	460c      	mov	r4, r1
 8002dec:	d458      	bmi.n	8002ea0 <__sflush_r+0xc0>
 8002dee:	684b      	ldr	r3, [r1, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	dc05      	bgt.n	8002e00 <__sflush_r+0x20>
 8002df4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	dc02      	bgt.n	8002e00 <__sflush_r+0x20>
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002e02:	2e00      	cmp	r6, #0
 8002e04:	d0f9      	beq.n	8002dfa <__sflush_r+0x1a>
 8002e06:	2300      	movs	r3, #0
 8002e08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002e0c:	682f      	ldr	r7, [r5, #0]
 8002e0e:	602b      	str	r3, [r5, #0]
 8002e10:	d032      	beq.n	8002e78 <__sflush_r+0x98>
 8002e12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002e14:	89a3      	ldrh	r3, [r4, #12]
 8002e16:	075a      	lsls	r2, r3, #29
 8002e18:	d505      	bpl.n	8002e26 <__sflush_r+0x46>
 8002e1a:	6863      	ldr	r3, [r4, #4]
 8002e1c:	1ac0      	subs	r0, r0, r3
 8002e1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e20:	b10b      	cbz	r3, 8002e26 <__sflush_r+0x46>
 8002e22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002e24:	1ac0      	subs	r0, r0, r3
 8002e26:	2300      	movs	r3, #0
 8002e28:	4602      	mov	r2, r0
 8002e2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002e2c:	6a21      	ldr	r1, [r4, #32]
 8002e2e:	4628      	mov	r0, r5
 8002e30:	47b0      	blx	r6
 8002e32:	1c43      	adds	r3, r0, #1
 8002e34:	89a3      	ldrh	r3, [r4, #12]
 8002e36:	d106      	bne.n	8002e46 <__sflush_r+0x66>
 8002e38:	6829      	ldr	r1, [r5, #0]
 8002e3a:	291d      	cmp	r1, #29
 8002e3c:	d82c      	bhi.n	8002e98 <__sflush_r+0xb8>
 8002e3e:	4a2a      	ldr	r2, [pc, #168]	; (8002ee8 <__sflush_r+0x108>)
 8002e40:	40ca      	lsrs	r2, r1
 8002e42:	07d6      	lsls	r6, r2, #31
 8002e44:	d528      	bpl.n	8002e98 <__sflush_r+0xb8>
 8002e46:	2200      	movs	r2, #0
 8002e48:	6062      	str	r2, [r4, #4]
 8002e4a:	04d9      	lsls	r1, r3, #19
 8002e4c:	6922      	ldr	r2, [r4, #16]
 8002e4e:	6022      	str	r2, [r4, #0]
 8002e50:	d504      	bpl.n	8002e5c <__sflush_r+0x7c>
 8002e52:	1c42      	adds	r2, r0, #1
 8002e54:	d101      	bne.n	8002e5a <__sflush_r+0x7a>
 8002e56:	682b      	ldr	r3, [r5, #0]
 8002e58:	b903      	cbnz	r3, 8002e5c <__sflush_r+0x7c>
 8002e5a:	6560      	str	r0, [r4, #84]	; 0x54
 8002e5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e5e:	602f      	str	r7, [r5, #0]
 8002e60:	2900      	cmp	r1, #0
 8002e62:	d0ca      	beq.n	8002dfa <__sflush_r+0x1a>
 8002e64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e68:	4299      	cmp	r1, r3
 8002e6a:	d002      	beq.n	8002e72 <__sflush_r+0x92>
 8002e6c:	4628      	mov	r0, r5
 8002e6e:	f7ff fcd1 	bl	8002814 <_free_r>
 8002e72:	2000      	movs	r0, #0
 8002e74:	6360      	str	r0, [r4, #52]	; 0x34
 8002e76:	e7c1      	b.n	8002dfc <__sflush_r+0x1c>
 8002e78:	6a21      	ldr	r1, [r4, #32]
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	4628      	mov	r0, r5
 8002e7e:	47b0      	blx	r6
 8002e80:	1c41      	adds	r1, r0, #1
 8002e82:	d1c7      	bne.n	8002e14 <__sflush_r+0x34>
 8002e84:	682b      	ldr	r3, [r5, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d0c4      	beq.n	8002e14 <__sflush_r+0x34>
 8002e8a:	2b1d      	cmp	r3, #29
 8002e8c:	d001      	beq.n	8002e92 <__sflush_r+0xb2>
 8002e8e:	2b16      	cmp	r3, #22
 8002e90:	d101      	bne.n	8002e96 <__sflush_r+0xb6>
 8002e92:	602f      	str	r7, [r5, #0]
 8002e94:	e7b1      	b.n	8002dfa <__sflush_r+0x1a>
 8002e96:	89a3      	ldrh	r3, [r4, #12]
 8002e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e9c:	81a3      	strh	r3, [r4, #12]
 8002e9e:	e7ad      	b.n	8002dfc <__sflush_r+0x1c>
 8002ea0:	690f      	ldr	r7, [r1, #16]
 8002ea2:	2f00      	cmp	r7, #0
 8002ea4:	d0a9      	beq.n	8002dfa <__sflush_r+0x1a>
 8002ea6:	0793      	lsls	r3, r2, #30
 8002ea8:	680e      	ldr	r6, [r1, #0]
 8002eaa:	bf08      	it	eq
 8002eac:	694b      	ldreq	r3, [r1, #20]
 8002eae:	600f      	str	r7, [r1, #0]
 8002eb0:	bf18      	it	ne
 8002eb2:	2300      	movne	r3, #0
 8002eb4:	eba6 0807 	sub.w	r8, r6, r7
 8002eb8:	608b      	str	r3, [r1, #8]
 8002eba:	f1b8 0f00 	cmp.w	r8, #0
 8002ebe:	dd9c      	ble.n	8002dfa <__sflush_r+0x1a>
 8002ec0:	6a21      	ldr	r1, [r4, #32]
 8002ec2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002ec4:	4643      	mov	r3, r8
 8002ec6:	463a      	mov	r2, r7
 8002ec8:	4628      	mov	r0, r5
 8002eca:	47b0      	blx	r6
 8002ecc:	2800      	cmp	r0, #0
 8002ece:	dc06      	bgt.n	8002ede <__sflush_r+0xfe>
 8002ed0:	89a3      	ldrh	r3, [r4, #12]
 8002ed2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ed6:	81a3      	strh	r3, [r4, #12]
 8002ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8002edc:	e78e      	b.n	8002dfc <__sflush_r+0x1c>
 8002ede:	4407      	add	r7, r0
 8002ee0:	eba8 0800 	sub.w	r8, r8, r0
 8002ee4:	e7e9      	b.n	8002eba <__sflush_r+0xda>
 8002ee6:	bf00      	nop
 8002ee8:	20400001 	.word	0x20400001

08002eec <_fflush_r>:
 8002eec:	b538      	push	{r3, r4, r5, lr}
 8002eee:	690b      	ldr	r3, [r1, #16]
 8002ef0:	4605      	mov	r5, r0
 8002ef2:	460c      	mov	r4, r1
 8002ef4:	b913      	cbnz	r3, 8002efc <_fflush_r+0x10>
 8002ef6:	2500      	movs	r5, #0
 8002ef8:	4628      	mov	r0, r5
 8002efa:	bd38      	pop	{r3, r4, r5, pc}
 8002efc:	b118      	cbz	r0, 8002f06 <_fflush_r+0x1a>
 8002efe:	6983      	ldr	r3, [r0, #24]
 8002f00:	b90b      	cbnz	r3, 8002f06 <_fflush_r+0x1a>
 8002f02:	f000 f899 	bl	8003038 <__sinit>
 8002f06:	4b14      	ldr	r3, [pc, #80]	; (8002f58 <_fflush_r+0x6c>)
 8002f08:	429c      	cmp	r4, r3
 8002f0a:	d11b      	bne.n	8002f44 <_fflush_r+0x58>
 8002f0c:	686c      	ldr	r4, [r5, #4]
 8002f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0ef      	beq.n	8002ef6 <_fflush_r+0xa>
 8002f16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f18:	07d0      	lsls	r0, r2, #31
 8002f1a:	d404      	bmi.n	8002f26 <_fflush_r+0x3a>
 8002f1c:	0599      	lsls	r1, r3, #22
 8002f1e:	d402      	bmi.n	8002f26 <_fflush_r+0x3a>
 8002f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f22:	f000 f944 	bl	80031ae <__retarget_lock_acquire_recursive>
 8002f26:	4628      	mov	r0, r5
 8002f28:	4621      	mov	r1, r4
 8002f2a:	f7ff ff59 	bl	8002de0 <__sflush_r>
 8002f2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f30:	07da      	lsls	r2, r3, #31
 8002f32:	4605      	mov	r5, r0
 8002f34:	d4e0      	bmi.n	8002ef8 <_fflush_r+0xc>
 8002f36:	89a3      	ldrh	r3, [r4, #12]
 8002f38:	059b      	lsls	r3, r3, #22
 8002f3a:	d4dd      	bmi.n	8002ef8 <_fflush_r+0xc>
 8002f3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f3e:	f000 f937 	bl	80031b0 <__retarget_lock_release_recursive>
 8002f42:	e7d9      	b.n	8002ef8 <_fflush_r+0xc>
 8002f44:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <_fflush_r+0x70>)
 8002f46:	429c      	cmp	r4, r3
 8002f48:	d101      	bne.n	8002f4e <_fflush_r+0x62>
 8002f4a:	68ac      	ldr	r4, [r5, #8]
 8002f4c:	e7df      	b.n	8002f0e <_fflush_r+0x22>
 8002f4e:	4b04      	ldr	r3, [pc, #16]	; (8002f60 <_fflush_r+0x74>)
 8002f50:	429c      	cmp	r4, r3
 8002f52:	bf08      	it	eq
 8002f54:	68ec      	ldreq	r4, [r5, #12]
 8002f56:	e7da      	b.n	8002f0e <_fflush_r+0x22>
 8002f58:	0800463c 	.word	0x0800463c
 8002f5c:	0800465c 	.word	0x0800465c
 8002f60:	0800461c 	.word	0x0800461c

08002f64 <fflush>:
 8002f64:	4601      	mov	r1, r0
 8002f66:	b920      	cbnz	r0, 8002f72 <fflush+0xe>
 8002f68:	4b04      	ldr	r3, [pc, #16]	; (8002f7c <fflush+0x18>)
 8002f6a:	4905      	ldr	r1, [pc, #20]	; (8002f80 <fflush+0x1c>)
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	f000 b8fe 	b.w	800316e <_fwalk_reent>
 8002f72:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <fflush+0x20>)
 8002f74:	6818      	ldr	r0, [r3, #0]
 8002f76:	f7ff bfb9 	b.w	8002eec <_fflush_r>
 8002f7a:	bf00      	nop
 8002f7c:	08004618 	.word	0x08004618
 8002f80:	08002eed 	.word	0x08002eed
 8002f84:	2000000c 	.word	0x2000000c

08002f88 <std>:
 8002f88:	2300      	movs	r3, #0
 8002f8a:	b510      	push	{r4, lr}
 8002f8c:	4604      	mov	r4, r0
 8002f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8002f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002f96:	6083      	str	r3, [r0, #8]
 8002f98:	8181      	strh	r1, [r0, #12]
 8002f9a:	6643      	str	r3, [r0, #100]	; 0x64
 8002f9c:	81c2      	strh	r2, [r0, #14]
 8002f9e:	6183      	str	r3, [r0, #24]
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	2208      	movs	r2, #8
 8002fa4:	305c      	adds	r0, #92	; 0x5c
 8002fa6:	f7ff fc2d 	bl	8002804 <memset>
 8002faa:	4b05      	ldr	r3, [pc, #20]	; (8002fc0 <std+0x38>)
 8002fac:	6263      	str	r3, [r4, #36]	; 0x24
 8002fae:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <std+0x3c>)
 8002fb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <std+0x40>)
 8002fb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002fb6:	4b05      	ldr	r3, [pc, #20]	; (8002fcc <std+0x44>)
 8002fb8:	6224      	str	r4, [r4, #32]
 8002fba:	6323      	str	r3, [r4, #48]	; 0x30
 8002fbc:	bd10      	pop	{r4, pc}
 8002fbe:	bf00      	nop
 8002fc0:	0800403d 	.word	0x0800403d
 8002fc4:	0800405f 	.word	0x0800405f
 8002fc8:	08004097 	.word	0x08004097
 8002fcc:	080040bb 	.word	0x080040bb

08002fd0 <_cleanup_r>:
 8002fd0:	4901      	ldr	r1, [pc, #4]	; (8002fd8 <_cleanup_r+0x8>)
 8002fd2:	f000 b8cc 	b.w	800316e <_fwalk_reent>
 8002fd6:	bf00      	nop
 8002fd8:	08002eed 	.word	0x08002eed

08002fdc <__sfmoreglue>:
 8002fdc:	b570      	push	{r4, r5, r6, lr}
 8002fde:	1e4a      	subs	r2, r1, #1
 8002fe0:	2568      	movs	r5, #104	; 0x68
 8002fe2:	4355      	muls	r5, r2
 8002fe4:	460e      	mov	r6, r1
 8002fe6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002fea:	f7ff fc63 	bl	80028b4 <_malloc_r>
 8002fee:	4604      	mov	r4, r0
 8002ff0:	b140      	cbz	r0, 8003004 <__sfmoreglue+0x28>
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	e9c0 1600 	strd	r1, r6, [r0]
 8002ff8:	300c      	adds	r0, #12
 8002ffa:	60a0      	str	r0, [r4, #8]
 8002ffc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003000:	f7ff fc00 	bl	8002804 <memset>
 8003004:	4620      	mov	r0, r4
 8003006:	bd70      	pop	{r4, r5, r6, pc}

08003008 <__sfp_lock_acquire>:
 8003008:	4801      	ldr	r0, [pc, #4]	; (8003010 <__sfp_lock_acquire+0x8>)
 800300a:	f000 b8d0 	b.w	80031ae <__retarget_lock_acquire_recursive>
 800300e:	bf00      	nop
 8003010:	200000f0 	.word	0x200000f0

08003014 <__sfp_lock_release>:
 8003014:	4801      	ldr	r0, [pc, #4]	; (800301c <__sfp_lock_release+0x8>)
 8003016:	f000 b8cb 	b.w	80031b0 <__retarget_lock_release_recursive>
 800301a:	bf00      	nop
 800301c:	200000f0 	.word	0x200000f0

08003020 <__sinit_lock_acquire>:
 8003020:	4801      	ldr	r0, [pc, #4]	; (8003028 <__sinit_lock_acquire+0x8>)
 8003022:	f000 b8c4 	b.w	80031ae <__retarget_lock_acquire_recursive>
 8003026:	bf00      	nop
 8003028:	200000eb 	.word	0x200000eb

0800302c <__sinit_lock_release>:
 800302c:	4801      	ldr	r0, [pc, #4]	; (8003034 <__sinit_lock_release+0x8>)
 800302e:	f000 b8bf 	b.w	80031b0 <__retarget_lock_release_recursive>
 8003032:	bf00      	nop
 8003034:	200000eb 	.word	0x200000eb

08003038 <__sinit>:
 8003038:	b510      	push	{r4, lr}
 800303a:	4604      	mov	r4, r0
 800303c:	f7ff fff0 	bl	8003020 <__sinit_lock_acquire>
 8003040:	69a3      	ldr	r3, [r4, #24]
 8003042:	b11b      	cbz	r3, 800304c <__sinit+0x14>
 8003044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003048:	f7ff bff0 	b.w	800302c <__sinit_lock_release>
 800304c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003050:	6523      	str	r3, [r4, #80]	; 0x50
 8003052:	4b13      	ldr	r3, [pc, #76]	; (80030a0 <__sinit+0x68>)
 8003054:	4a13      	ldr	r2, [pc, #76]	; (80030a4 <__sinit+0x6c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	62a2      	str	r2, [r4, #40]	; 0x28
 800305a:	42a3      	cmp	r3, r4
 800305c:	bf04      	itt	eq
 800305e:	2301      	moveq	r3, #1
 8003060:	61a3      	streq	r3, [r4, #24]
 8003062:	4620      	mov	r0, r4
 8003064:	f000 f820 	bl	80030a8 <__sfp>
 8003068:	6060      	str	r0, [r4, #4]
 800306a:	4620      	mov	r0, r4
 800306c:	f000 f81c 	bl	80030a8 <__sfp>
 8003070:	60a0      	str	r0, [r4, #8]
 8003072:	4620      	mov	r0, r4
 8003074:	f000 f818 	bl	80030a8 <__sfp>
 8003078:	2200      	movs	r2, #0
 800307a:	60e0      	str	r0, [r4, #12]
 800307c:	2104      	movs	r1, #4
 800307e:	6860      	ldr	r0, [r4, #4]
 8003080:	f7ff ff82 	bl	8002f88 <std>
 8003084:	68a0      	ldr	r0, [r4, #8]
 8003086:	2201      	movs	r2, #1
 8003088:	2109      	movs	r1, #9
 800308a:	f7ff ff7d 	bl	8002f88 <std>
 800308e:	68e0      	ldr	r0, [r4, #12]
 8003090:	2202      	movs	r2, #2
 8003092:	2112      	movs	r1, #18
 8003094:	f7ff ff78 	bl	8002f88 <std>
 8003098:	2301      	movs	r3, #1
 800309a:	61a3      	str	r3, [r4, #24]
 800309c:	e7d2      	b.n	8003044 <__sinit+0xc>
 800309e:	bf00      	nop
 80030a0:	08004618 	.word	0x08004618
 80030a4:	08002fd1 	.word	0x08002fd1

080030a8 <__sfp>:
 80030a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030aa:	4607      	mov	r7, r0
 80030ac:	f7ff ffac 	bl	8003008 <__sfp_lock_acquire>
 80030b0:	4b1e      	ldr	r3, [pc, #120]	; (800312c <__sfp+0x84>)
 80030b2:	681e      	ldr	r6, [r3, #0]
 80030b4:	69b3      	ldr	r3, [r6, #24]
 80030b6:	b913      	cbnz	r3, 80030be <__sfp+0x16>
 80030b8:	4630      	mov	r0, r6
 80030ba:	f7ff ffbd 	bl	8003038 <__sinit>
 80030be:	3648      	adds	r6, #72	; 0x48
 80030c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80030c4:	3b01      	subs	r3, #1
 80030c6:	d503      	bpl.n	80030d0 <__sfp+0x28>
 80030c8:	6833      	ldr	r3, [r6, #0]
 80030ca:	b30b      	cbz	r3, 8003110 <__sfp+0x68>
 80030cc:	6836      	ldr	r6, [r6, #0]
 80030ce:	e7f7      	b.n	80030c0 <__sfp+0x18>
 80030d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80030d4:	b9d5      	cbnz	r5, 800310c <__sfp+0x64>
 80030d6:	4b16      	ldr	r3, [pc, #88]	; (8003130 <__sfp+0x88>)
 80030d8:	60e3      	str	r3, [r4, #12]
 80030da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80030de:	6665      	str	r5, [r4, #100]	; 0x64
 80030e0:	f000 f864 	bl	80031ac <__retarget_lock_init_recursive>
 80030e4:	f7ff ff96 	bl	8003014 <__sfp_lock_release>
 80030e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80030ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80030f0:	6025      	str	r5, [r4, #0]
 80030f2:	61a5      	str	r5, [r4, #24]
 80030f4:	2208      	movs	r2, #8
 80030f6:	4629      	mov	r1, r5
 80030f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80030fc:	f7ff fb82 	bl	8002804 <memset>
 8003100:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003104:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003108:	4620      	mov	r0, r4
 800310a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800310c:	3468      	adds	r4, #104	; 0x68
 800310e:	e7d9      	b.n	80030c4 <__sfp+0x1c>
 8003110:	2104      	movs	r1, #4
 8003112:	4638      	mov	r0, r7
 8003114:	f7ff ff62 	bl	8002fdc <__sfmoreglue>
 8003118:	4604      	mov	r4, r0
 800311a:	6030      	str	r0, [r6, #0]
 800311c:	2800      	cmp	r0, #0
 800311e:	d1d5      	bne.n	80030cc <__sfp+0x24>
 8003120:	f7ff ff78 	bl	8003014 <__sfp_lock_release>
 8003124:	230c      	movs	r3, #12
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	e7ee      	b.n	8003108 <__sfp+0x60>
 800312a:	bf00      	nop
 800312c:	08004618 	.word	0x08004618
 8003130:	ffff0001 	.word	0xffff0001

08003134 <_fwalk>:
 8003134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003138:	460f      	mov	r7, r1
 800313a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800313e:	2600      	movs	r6, #0
 8003140:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 8003144:	f1b8 0801 	subs.w	r8, r8, #1
 8003148:	d505      	bpl.n	8003156 <_fwalk+0x22>
 800314a:	6824      	ldr	r4, [r4, #0]
 800314c:	2c00      	cmp	r4, #0
 800314e:	d1f7      	bne.n	8003140 <_fwalk+0xc>
 8003150:	4630      	mov	r0, r6
 8003152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003156:	89ab      	ldrh	r3, [r5, #12]
 8003158:	2b01      	cmp	r3, #1
 800315a:	d906      	bls.n	800316a <_fwalk+0x36>
 800315c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003160:	3301      	adds	r3, #1
 8003162:	d002      	beq.n	800316a <_fwalk+0x36>
 8003164:	4628      	mov	r0, r5
 8003166:	47b8      	blx	r7
 8003168:	4306      	orrs	r6, r0
 800316a:	3568      	adds	r5, #104	; 0x68
 800316c:	e7ea      	b.n	8003144 <_fwalk+0x10>

0800316e <_fwalk_reent>:
 800316e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003172:	4606      	mov	r6, r0
 8003174:	4688      	mov	r8, r1
 8003176:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800317a:	2700      	movs	r7, #0
 800317c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003180:	f1b9 0901 	subs.w	r9, r9, #1
 8003184:	d505      	bpl.n	8003192 <_fwalk_reent+0x24>
 8003186:	6824      	ldr	r4, [r4, #0]
 8003188:	2c00      	cmp	r4, #0
 800318a:	d1f7      	bne.n	800317c <_fwalk_reent+0xe>
 800318c:	4638      	mov	r0, r7
 800318e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003192:	89ab      	ldrh	r3, [r5, #12]
 8003194:	2b01      	cmp	r3, #1
 8003196:	d907      	bls.n	80031a8 <_fwalk_reent+0x3a>
 8003198:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800319c:	3301      	adds	r3, #1
 800319e:	d003      	beq.n	80031a8 <_fwalk_reent+0x3a>
 80031a0:	4629      	mov	r1, r5
 80031a2:	4630      	mov	r0, r6
 80031a4:	47c0      	blx	r8
 80031a6:	4307      	orrs	r7, r0
 80031a8:	3568      	adds	r5, #104	; 0x68
 80031aa:	e7e9      	b.n	8003180 <_fwalk_reent+0x12>

080031ac <__retarget_lock_init_recursive>:
 80031ac:	4770      	bx	lr

080031ae <__retarget_lock_acquire_recursive>:
 80031ae:	4770      	bx	lr

080031b0 <__retarget_lock_release_recursive>:
 80031b0:	4770      	bx	lr

080031b2 <__swhatbuf_r>:
 80031b2:	b570      	push	{r4, r5, r6, lr}
 80031b4:	460e      	mov	r6, r1
 80031b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031ba:	2900      	cmp	r1, #0
 80031bc:	b096      	sub	sp, #88	; 0x58
 80031be:	4614      	mov	r4, r2
 80031c0:	461d      	mov	r5, r3
 80031c2:	da07      	bge.n	80031d4 <__swhatbuf_r+0x22>
 80031c4:	2300      	movs	r3, #0
 80031c6:	602b      	str	r3, [r5, #0]
 80031c8:	89b3      	ldrh	r3, [r6, #12]
 80031ca:	061a      	lsls	r2, r3, #24
 80031cc:	d410      	bmi.n	80031f0 <__swhatbuf_r+0x3e>
 80031ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031d2:	e00e      	b.n	80031f2 <__swhatbuf_r+0x40>
 80031d4:	466a      	mov	r2, sp
 80031d6:	f001 f96d 	bl	80044b4 <_fstat_r>
 80031da:	2800      	cmp	r0, #0
 80031dc:	dbf2      	blt.n	80031c4 <__swhatbuf_r+0x12>
 80031de:	9a01      	ldr	r2, [sp, #4]
 80031e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80031e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80031e8:	425a      	negs	r2, r3
 80031ea:	415a      	adcs	r2, r3
 80031ec:	602a      	str	r2, [r5, #0]
 80031ee:	e7ee      	b.n	80031ce <__swhatbuf_r+0x1c>
 80031f0:	2340      	movs	r3, #64	; 0x40
 80031f2:	2000      	movs	r0, #0
 80031f4:	6023      	str	r3, [r4, #0]
 80031f6:	b016      	add	sp, #88	; 0x58
 80031f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080031fc <__smakebuf_r>:
 80031fc:	898b      	ldrh	r3, [r1, #12]
 80031fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003200:	079d      	lsls	r5, r3, #30
 8003202:	4606      	mov	r6, r0
 8003204:	460c      	mov	r4, r1
 8003206:	d507      	bpl.n	8003218 <__smakebuf_r+0x1c>
 8003208:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800320c:	6023      	str	r3, [r4, #0]
 800320e:	6123      	str	r3, [r4, #16]
 8003210:	2301      	movs	r3, #1
 8003212:	6163      	str	r3, [r4, #20]
 8003214:	b002      	add	sp, #8
 8003216:	bd70      	pop	{r4, r5, r6, pc}
 8003218:	ab01      	add	r3, sp, #4
 800321a:	466a      	mov	r2, sp
 800321c:	f7ff ffc9 	bl	80031b2 <__swhatbuf_r>
 8003220:	9900      	ldr	r1, [sp, #0]
 8003222:	4605      	mov	r5, r0
 8003224:	4630      	mov	r0, r6
 8003226:	f7ff fb45 	bl	80028b4 <_malloc_r>
 800322a:	b948      	cbnz	r0, 8003240 <__smakebuf_r+0x44>
 800322c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003230:	059a      	lsls	r2, r3, #22
 8003232:	d4ef      	bmi.n	8003214 <__smakebuf_r+0x18>
 8003234:	f023 0303 	bic.w	r3, r3, #3
 8003238:	f043 0302 	orr.w	r3, r3, #2
 800323c:	81a3      	strh	r3, [r4, #12]
 800323e:	e7e3      	b.n	8003208 <__smakebuf_r+0xc>
 8003240:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <__smakebuf_r+0x7c>)
 8003242:	62b3      	str	r3, [r6, #40]	; 0x28
 8003244:	89a3      	ldrh	r3, [r4, #12]
 8003246:	6020      	str	r0, [r4, #0]
 8003248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800324c:	81a3      	strh	r3, [r4, #12]
 800324e:	9b00      	ldr	r3, [sp, #0]
 8003250:	6163      	str	r3, [r4, #20]
 8003252:	9b01      	ldr	r3, [sp, #4]
 8003254:	6120      	str	r0, [r4, #16]
 8003256:	b15b      	cbz	r3, 8003270 <__smakebuf_r+0x74>
 8003258:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800325c:	4630      	mov	r0, r6
 800325e:	f001 f93b 	bl	80044d8 <_isatty_r>
 8003262:	b128      	cbz	r0, 8003270 <__smakebuf_r+0x74>
 8003264:	89a3      	ldrh	r3, [r4, #12]
 8003266:	f023 0303 	bic.w	r3, r3, #3
 800326a:	f043 0301 	orr.w	r3, r3, #1
 800326e:	81a3      	strh	r3, [r4, #12]
 8003270:	89a0      	ldrh	r0, [r4, #12]
 8003272:	4305      	orrs	r5, r0
 8003274:	81a5      	strh	r5, [r4, #12]
 8003276:	e7cd      	b.n	8003214 <__smakebuf_r+0x18>
 8003278:	08002fd1 	.word	0x08002fd1

0800327c <__malloc_lock>:
 800327c:	4801      	ldr	r0, [pc, #4]	; (8003284 <__malloc_lock+0x8>)
 800327e:	f7ff bf96 	b.w	80031ae <__retarget_lock_acquire_recursive>
 8003282:	bf00      	nop
 8003284:	200000ec 	.word	0x200000ec

08003288 <__malloc_unlock>:
 8003288:	4801      	ldr	r0, [pc, #4]	; (8003290 <__malloc_unlock+0x8>)
 800328a:	f7ff bf91 	b.w	80031b0 <__retarget_lock_release_recursive>
 800328e:	bf00      	nop
 8003290:	200000ec 	.word	0x200000ec

08003294 <__sfputc_r>:
 8003294:	6893      	ldr	r3, [r2, #8]
 8003296:	3b01      	subs	r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	b410      	push	{r4}
 800329c:	6093      	str	r3, [r2, #8]
 800329e:	da08      	bge.n	80032b2 <__sfputc_r+0x1e>
 80032a0:	6994      	ldr	r4, [r2, #24]
 80032a2:	42a3      	cmp	r3, r4
 80032a4:	db01      	blt.n	80032aa <__sfputc_r+0x16>
 80032a6:	290a      	cmp	r1, #10
 80032a8:	d103      	bne.n	80032b2 <__sfputc_r+0x1e>
 80032aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032ae:	f7ff bcd7 	b.w	8002c60 <__swbuf_r>
 80032b2:	6813      	ldr	r3, [r2, #0]
 80032b4:	1c58      	adds	r0, r3, #1
 80032b6:	6010      	str	r0, [r2, #0]
 80032b8:	7019      	strb	r1, [r3, #0]
 80032ba:	4608      	mov	r0, r1
 80032bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <__sfputs_r>:
 80032c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032c4:	4606      	mov	r6, r0
 80032c6:	460f      	mov	r7, r1
 80032c8:	4614      	mov	r4, r2
 80032ca:	18d5      	adds	r5, r2, r3
 80032cc:	42ac      	cmp	r4, r5
 80032ce:	d101      	bne.n	80032d4 <__sfputs_r+0x12>
 80032d0:	2000      	movs	r0, #0
 80032d2:	e007      	b.n	80032e4 <__sfputs_r+0x22>
 80032d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032d8:	463a      	mov	r2, r7
 80032da:	4630      	mov	r0, r6
 80032dc:	f7ff ffda 	bl	8003294 <__sfputc_r>
 80032e0:	1c43      	adds	r3, r0, #1
 80032e2:	d1f3      	bne.n	80032cc <__sfputs_r+0xa>
 80032e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080032e8 <_vfiprintf_r>:
 80032e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ec:	460d      	mov	r5, r1
 80032ee:	b09d      	sub	sp, #116	; 0x74
 80032f0:	4614      	mov	r4, r2
 80032f2:	4698      	mov	r8, r3
 80032f4:	4606      	mov	r6, r0
 80032f6:	b118      	cbz	r0, 8003300 <_vfiprintf_r+0x18>
 80032f8:	6983      	ldr	r3, [r0, #24]
 80032fa:	b90b      	cbnz	r3, 8003300 <_vfiprintf_r+0x18>
 80032fc:	f7ff fe9c 	bl	8003038 <__sinit>
 8003300:	4b89      	ldr	r3, [pc, #548]	; (8003528 <_vfiprintf_r+0x240>)
 8003302:	429d      	cmp	r5, r3
 8003304:	d11b      	bne.n	800333e <_vfiprintf_r+0x56>
 8003306:	6875      	ldr	r5, [r6, #4]
 8003308:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800330a:	07d9      	lsls	r1, r3, #31
 800330c:	d405      	bmi.n	800331a <_vfiprintf_r+0x32>
 800330e:	89ab      	ldrh	r3, [r5, #12]
 8003310:	059a      	lsls	r2, r3, #22
 8003312:	d402      	bmi.n	800331a <_vfiprintf_r+0x32>
 8003314:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003316:	f7ff ff4a 	bl	80031ae <__retarget_lock_acquire_recursive>
 800331a:	89ab      	ldrh	r3, [r5, #12]
 800331c:	071b      	lsls	r3, r3, #28
 800331e:	d501      	bpl.n	8003324 <_vfiprintf_r+0x3c>
 8003320:	692b      	ldr	r3, [r5, #16]
 8003322:	b9eb      	cbnz	r3, 8003360 <_vfiprintf_r+0x78>
 8003324:	4629      	mov	r1, r5
 8003326:	4630      	mov	r0, r6
 8003328:	f7ff fcec 	bl	8002d04 <__swsetup_r>
 800332c:	b1c0      	cbz	r0, 8003360 <_vfiprintf_r+0x78>
 800332e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003330:	07dc      	lsls	r4, r3, #31
 8003332:	d50e      	bpl.n	8003352 <_vfiprintf_r+0x6a>
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	b01d      	add	sp, #116	; 0x74
 800333a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800333e:	4b7b      	ldr	r3, [pc, #492]	; (800352c <_vfiprintf_r+0x244>)
 8003340:	429d      	cmp	r5, r3
 8003342:	d101      	bne.n	8003348 <_vfiprintf_r+0x60>
 8003344:	68b5      	ldr	r5, [r6, #8]
 8003346:	e7df      	b.n	8003308 <_vfiprintf_r+0x20>
 8003348:	4b79      	ldr	r3, [pc, #484]	; (8003530 <_vfiprintf_r+0x248>)
 800334a:	429d      	cmp	r5, r3
 800334c:	bf08      	it	eq
 800334e:	68f5      	ldreq	r5, [r6, #12]
 8003350:	e7da      	b.n	8003308 <_vfiprintf_r+0x20>
 8003352:	89ab      	ldrh	r3, [r5, #12]
 8003354:	0598      	lsls	r0, r3, #22
 8003356:	d4ed      	bmi.n	8003334 <_vfiprintf_r+0x4c>
 8003358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800335a:	f7ff ff29 	bl	80031b0 <__retarget_lock_release_recursive>
 800335e:	e7e9      	b.n	8003334 <_vfiprintf_r+0x4c>
 8003360:	2300      	movs	r3, #0
 8003362:	9309      	str	r3, [sp, #36]	; 0x24
 8003364:	2320      	movs	r3, #32
 8003366:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800336a:	f8cd 800c 	str.w	r8, [sp, #12]
 800336e:	2330      	movs	r3, #48	; 0x30
 8003370:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003534 <_vfiprintf_r+0x24c>
 8003374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003378:	f04f 0901 	mov.w	r9, #1
 800337c:	4623      	mov	r3, r4
 800337e:	469a      	mov	sl, r3
 8003380:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003384:	b10a      	cbz	r2, 800338a <_vfiprintf_r+0xa2>
 8003386:	2a25      	cmp	r2, #37	; 0x25
 8003388:	d1f9      	bne.n	800337e <_vfiprintf_r+0x96>
 800338a:	ebba 0b04 	subs.w	fp, sl, r4
 800338e:	d00b      	beq.n	80033a8 <_vfiprintf_r+0xc0>
 8003390:	465b      	mov	r3, fp
 8003392:	4622      	mov	r2, r4
 8003394:	4629      	mov	r1, r5
 8003396:	4630      	mov	r0, r6
 8003398:	f7ff ff93 	bl	80032c2 <__sfputs_r>
 800339c:	3001      	adds	r0, #1
 800339e:	f000 80aa 	beq.w	80034f6 <_vfiprintf_r+0x20e>
 80033a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033a4:	445a      	add	r2, fp
 80033a6:	9209      	str	r2, [sp, #36]	; 0x24
 80033a8:	f89a 3000 	ldrb.w	r3, [sl]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80a2 	beq.w	80034f6 <_vfiprintf_r+0x20e>
 80033b2:	2300      	movs	r3, #0
 80033b4:	f04f 32ff 	mov.w	r2, #4294967295
 80033b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033bc:	f10a 0a01 	add.w	sl, sl, #1
 80033c0:	9304      	str	r3, [sp, #16]
 80033c2:	9307      	str	r3, [sp, #28]
 80033c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80033c8:	931a      	str	r3, [sp, #104]	; 0x68
 80033ca:	4654      	mov	r4, sl
 80033cc:	2205      	movs	r2, #5
 80033ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033d2:	4858      	ldr	r0, [pc, #352]	; (8003534 <_vfiprintf_r+0x24c>)
 80033d4:	f7fc ff24 	bl	8000220 <memchr>
 80033d8:	9a04      	ldr	r2, [sp, #16]
 80033da:	b9d8      	cbnz	r0, 8003414 <_vfiprintf_r+0x12c>
 80033dc:	06d1      	lsls	r1, r2, #27
 80033de:	bf44      	itt	mi
 80033e0:	2320      	movmi	r3, #32
 80033e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80033e6:	0713      	lsls	r3, r2, #28
 80033e8:	bf44      	itt	mi
 80033ea:	232b      	movmi	r3, #43	; 0x2b
 80033ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80033f0:	f89a 3000 	ldrb.w	r3, [sl]
 80033f4:	2b2a      	cmp	r3, #42	; 0x2a
 80033f6:	d015      	beq.n	8003424 <_vfiprintf_r+0x13c>
 80033f8:	9a07      	ldr	r2, [sp, #28]
 80033fa:	4654      	mov	r4, sl
 80033fc:	2000      	movs	r0, #0
 80033fe:	f04f 0c0a 	mov.w	ip, #10
 8003402:	4621      	mov	r1, r4
 8003404:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003408:	3b30      	subs	r3, #48	; 0x30
 800340a:	2b09      	cmp	r3, #9
 800340c:	d94e      	bls.n	80034ac <_vfiprintf_r+0x1c4>
 800340e:	b1b0      	cbz	r0, 800343e <_vfiprintf_r+0x156>
 8003410:	9207      	str	r2, [sp, #28]
 8003412:	e014      	b.n	800343e <_vfiprintf_r+0x156>
 8003414:	eba0 0308 	sub.w	r3, r0, r8
 8003418:	fa09 f303 	lsl.w	r3, r9, r3
 800341c:	4313      	orrs	r3, r2
 800341e:	9304      	str	r3, [sp, #16]
 8003420:	46a2      	mov	sl, r4
 8003422:	e7d2      	b.n	80033ca <_vfiprintf_r+0xe2>
 8003424:	9b03      	ldr	r3, [sp, #12]
 8003426:	1d19      	adds	r1, r3, #4
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	9103      	str	r1, [sp, #12]
 800342c:	2b00      	cmp	r3, #0
 800342e:	bfbb      	ittet	lt
 8003430:	425b      	neglt	r3, r3
 8003432:	f042 0202 	orrlt.w	r2, r2, #2
 8003436:	9307      	strge	r3, [sp, #28]
 8003438:	9307      	strlt	r3, [sp, #28]
 800343a:	bfb8      	it	lt
 800343c:	9204      	strlt	r2, [sp, #16]
 800343e:	7823      	ldrb	r3, [r4, #0]
 8003440:	2b2e      	cmp	r3, #46	; 0x2e
 8003442:	d10c      	bne.n	800345e <_vfiprintf_r+0x176>
 8003444:	7863      	ldrb	r3, [r4, #1]
 8003446:	2b2a      	cmp	r3, #42	; 0x2a
 8003448:	d135      	bne.n	80034b6 <_vfiprintf_r+0x1ce>
 800344a:	9b03      	ldr	r3, [sp, #12]
 800344c:	1d1a      	adds	r2, r3, #4
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	9203      	str	r2, [sp, #12]
 8003452:	2b00      	cmp	r3, #0
 8003454:	bfb8      	it	lt
 8003456:	f04f 33ff 	movlt.w	r3, #4294967295
 800345a:	3402      	adds	r4, #2
 800345c:	9305      	str	r3, [sp, #20]
 800345e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003544 <_vfiprintf_r+0x25c>
 8003462:	7821      	ldrb	r1, [r4, #0]
 8003464:	2203      	movs	r2, #3
 8003466:	4650      	mov	r0, sl
 8003468:	f7fc feda 	bl	8000220 <memchr>
 800346c:	b140      	cbz	r0, 8003480 <_vfiprintf_r+0x198>
 800346e:	2340      	movs	r3, #64	; 0x40
 8003470:	eba0 000a 	sub.w	r0, r0, sl
 8003474:	fa03 f000 	lsl.w	r0, r3, r0
 8003478:	9b04      	ldr	r3, [sp, #16]
 800347a:	4303      	orrs	r3, r0
 800347c:	3401      	adds	r4, #1
 800347e:	9304      	str	r3, [sp, #16]
 8003480:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003484:	482c      	ldr	r0, [pc, #176]	; (8003538 <_vfiprintf_r+0x250>)
 8003486:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800348a:	2206      	movs	r2, #6
 800348c:	f7fc fec8 	bl	8000220 <memchr>
 8003490:	2800      	cmp	r0, #0
 8003492:	d03f      	beq.n	8003514 <_vfiprintf_r+0x22c>
 8003494:	4b29      	ldr	r3, [pc, #164]	; (800353c <_vfiprintf_r+0x254>)
 8003496:	bb1b      	cbnz	r3, 80034e0 <_vfiprintf_r+0x1f8>
 8003498:	9b03      	ldr	r3, [sp, #12]
 800349a:	3307      	adds	r3, #7
 800349c:	f023 0307 	bic.w	r3, r3, #7
 80034a0:	3308      	adds	r3, #8
 80034a2:	9303      	str	r3, [sp, #12]
 80034a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034a6:	443b      	add	r3, r7
 80034a8:	9309      	str	r3, [sp, #36]	; 0x24
 80034aa:	e767      	b.n	800337c <_vfiprintf_r+0x94>
 80034ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80034b0:	460c      	mov	r4, r1
 80034b2:	2001      	movs	r0, #1
 80034b4:	e7a5      	b.n	8003402 <_vfiprintf_r+0x11a>
 80034b6:	2300      	movs	r3, #0
 80034b8:	3401      	adds	r4, #1
 80034ba:	9305      	str	r3, [sp, #20]
 80034bc:	4619      	mov	r1, r3
 80034be:	f04f 0c0a 	mov.w	ip, #10
 80034c2:	4620      	mov	r0, r4
 80034c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034c8:	3a30      	subs	r2, #48	; 0x30
 80034ca:	2a09      	cmp	r2, #9
 80034cc:	d903      	bls.n	80034d6 <_vfiprintf_r+0x1ee>
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d0c5      	beq.n	800345e <_vfiprintf_r+0x176>
 80034d2:	9105      	str	r1, [sp, #20]
 80034d4:	e7c3      	b.n	800345e <_vfiprintf_r+0x176>
 80034d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80034da:	4604      	mov	r4, r0
 80034dc:	2301      	movs	r3, #1
 80034de:	e7f0      	b.n	80034c2 <_vfiprintf_r+0x1da>
 80034e0:	ab03      	add	r3, sp, #12
 80034e2:	9300      	str	r3, [sp, #0]
 80034e4:	462a      	mov	r2, r5
 80034e6:	4b16      	ldr	r3, [pc, #88]	; (8003540 <_vfiprintf_r+0x258>)
 80034e8:	a904      	add	r1, sp, #16
 80034ea:	4630      	mov	r0, r6
 80034ec:	f3af 8000 	nop.w
 80034f0:	4607      	mov	r7, r0
 80034f2:	1c78      	adds	r0, r7, #1
 80034f4:	d1d6      	bne.n	80034a4 <_vfiprintf_r+0x1bc>
 80034f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80034f8:	07d9      	lsls	r1, r3, #31
 80034fa:	d405      	bmi.n	8003508 <_vfiprintf_r+0x220>
 80034fc:	89ab      	ldrh	r3, [r5, #12]
 80034fe:	059a      	lsls	r2, r3, #22
 8003500:	d402      	bmi.n	8003508 <_vfiprintf_r+0x220>
 8003502:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003504:	f7ff fe54 	bl	80031b0 <__retarget_lock_release_recursive>
 8003508:	89ab      	ldrh	r3, [r5, #12]
 800350a:	065b      	lsls	r3, r3, #25
 800350c:	f53f af12 	bmi.w	8003334 <_vfiprintf_r+0x4c>
 8003510:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003512:	e711      	b.n	8003338 <_vfiprintf_r+0x50>
 8003514:	ab03      	add	r3, sp, #12
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	462a      	mov	r2, r5
 800351a:	4b09      	ldr	r3, [pc, #36]	; (8003540 <_vfiprintf_r+0x258>)
 800351c:	a904      	add	r1, sp, #16
 800351e:	4630      	mov	r0, r6
 8003520:	f000 f880 	bl	8003624 <_printf_i>
 8003524:	e7e4      	b.n	80034f0 <_vfiprintf_r+0x208>
 8003526:	bf00      	nop
 8003528:	0800463c 	.word	0x0800463c
 800352c:	0800465c 	.word	0x0800465c
 8003530:	0800461c 	.word	0x0800461c
 8003534:	0800467c 	.word	0x0800467c
 8003538:	08004686 	.word	0x08004686
 800353c:	00000000 	.word	0x00000000
 8003540:	080032c3 	.word	0x080032c3
 8003544:	08004682 	.word	0x08004682

08003548 <_printf_common>:
 8003548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800354c:	4616      	mov	r6, r2
 800354e:	4699      	mov	r9, r3
 8003550:	688a      	ldr	r2, [r1, #8]
 8003552:	690b      	ldr	r3, [r1, #16]
 8003554:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003558:	4293      	cmp	r3, r2
 800355a:	bfb8      	it	lt
 800355c:	4613      	movlt	r3, r2
 800355e:	6033      	str	r3, [r6, #0]
 8003560:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003564:	4607      	mov	r7, r0
 8003566:	460c      	mov	r4, r1
 8003568:	b10a      	cbz	r2, 800356e <_printf_common+0x26>
 800356a:	3301      	adds	r3, #1
 800356c:	6033      	str	r3, [r6, #0]
 800356e:	6823      	ldr	r3, [r4, #0]
 8003570:	0699      	lsls	r1, r3, #26
 8003572:	bf42      	ittt	mi
 8003574:	6833      	ldrmi	r3, [r6, #0]
 8003576:	3302      	addmi	r3, #2
 8003578:	6033      	strmi	r3, [r6, #0]
 800357a:	6825      	ldr	r5, [r4, #0]
 800357c:	f015 0506 	ands.w	r5, r5, #6
 8003580:	d106      	bne.n	8003590 <_printf_common+0x48>
 8003582:	f104 0a19 	add.w	sl, r4, #25
 8003586:	68e3      	ldr	r3, [r4, #12]
 8003588:	6832      	ldr	r2, [r6, #0]
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	42ab      	cmp	r3, r5
 800358e:	dc26      	bgt.n	80035de <_printf_common+0x96>
 8003590:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003594:	1e13      	subs	r3, r2, #0
 8003596:	6822      	ldr	r2, [r4, #0]
 8003598:	bf18      	it	ne
 800359a:	2301      	movne	r3, #1
 800359c:	0692      	lsls	r2, r2, #26
 800359e:	d42b      	bmi.n	80035f8 <_printf_common+0xb0>
 80035a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035a4:	4649      	mov	r1, r9
 80035a6:	4638      	mov	r0, r7
 80035a8:	47c0      	blx	r8
 80035aa:	3001      	adds	r0, #1
 80035ac:	d01e      	beq.n	80035ec <_printf_common+0xa4>
 80035ae:	6823      	ldr	r3, [r4, #0]
 80035b0:	68e5      	ldr	r5, [r4, #12]
 80035b2:	6832      	ldr	r2, [r6, #0]
 80035b4:	f003 0306 	and.w	r3, r3, #6
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	bf08      	it	eq
 80035bc:	1aad      	subeq	r5, r5, r2
 80035be:	68a3      	ldr	r3, [r4, #8]
 80035c0:	6922      	ldr	r2, [r4, #16]
 80035c2:	bf0c      	ite	eq
 80035c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035c8:	2500      	movne	r5, #0
 80035ca:	4293      	cmp	r3, r2
 80035cc:	bfc4      	itt	gt
 80035ce:	1a9b      	subgt	r3, r3, r2
 80035d0:	18ed      	addgt	r5, r5, r3
 80035d2:	2600      	movs	r6, #0
 80035d4:	341a      	adds	r4, #26
 80035d6:	42b5      	cmp	r5, r6
 80035d8:	d11a      	bne.n	8003610 <_printf_common+0xc8>
 80035da:	2000      	movs	r0, #0
 80035dc:	e008      	b.n	80035f0 <_printf_common+0xa8>
 80035de:	2301      	movs	r3, #1
 80035e0:	4652      	mov	r2, sl
 80035e2:	4649      	mov	r1, r9
 80035e4:	4638      	mov	r0, r7
 80035e6:	47c0      	blx	r8
 80035e8:	3001      	adds	r0, #1
 80035ea:	d103      	bne.n	80035f4 <_printf_common+0xac>
 80035ec:	f04f 30ff 	mov.w	r0, #4294967295
 80035f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035f4:	3501      	adds	r5, #1
 80035f6:	e7c6      	b.n	8003586 <_printf_common+0x3e>
 80035f8:	18e1      	adds	r1, r4, r3
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	2030      	movs	r0, #48	; 0x30
 80035fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003602:	4422      	add	r2, r4
 8003604:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003608:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800360c:	3302      	adds	r3, #2
 800360e:	e7c7      	b.n	80035a0 <_printf_common+0x58>
 8003610:	2301      	movs	r3, #1
 8003612:	4622      	mov	r2, r4
 8003614:	4649      	mov	r1, r9
 8003616:	4638      	mov	r0, r7
 8003618:	47c0      	blx	r8
 800361a:	3001      	adds	r0, #1
 800361c:	d0e6      	beq.n	80035ec <_printf_common+0xa4>
 800361e:	3601      	adds	r6, #1
 8003620:	e7d9      	b.n	80035d6 <_printf_common+0x8e>
	...

08003624 <_printf_i>:
 8003624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003628:	460c      	mov	r4, r1
 800362a:	4691      	mov	r9, r2
 800362c:	7e27      	ldrb	r7, [r4, #24]
 800362e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003630:	2f78      	cmp	r7, #120	; 0x78
 8003632:	4680      	mov	r8, r0
 8003634:	469a      	mov	sl, r3
 8003636:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800363a:	d807      	bhi.n	800364c <_printf_i+0x28>
 800363c:	2f62      	cmp	r7, #98	; 0x62
 800363e:	d80a      	bhi.n	8003656 <_printf_i+0x32>
 8003640:	2f00      	cmp	r7, #0
 8003642:	f000 80d8 	beq.w	80037f6 <_printf_i+0x1d2>
 8003646:	2f58      	cmp	r7, #88	; 0x58
 8003648:	f000 80a3 	beq.w	8003792 <_printf_i+0x16e>
 800364c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003650:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003654:	e03a      	b.n	80036cc <_printf_i+0xa8>
 8003656:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800365a:	2b15      	cmp	r3, #21
 800365c:	d8f6      	bhi.n	800364c <_printf_i+0x28>
 800365e:	a001      	add	r0, pc, #4	; (adr r0, 8003664 <_printf_i+0x40>)
 8003660:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003664:	080036bd 	.word	0x080036bd
 8003668:	080036d1 	.word	0x080036d1
 800366c:	0800364d 	.word	0x0800364d
 8003670:	0800364d 	.word	0x0800364d
 8003674:	0800364d 	.word	0x0800364d
 8003678:	0800364d 	.word	0x0800364d
 800367c:	080036d1 	.word	0x080036d1
 8003680:	0800364d 	.word	0x0800364d
 8003684:	0800364d 	.word	0x0800364d
 8003688:	0800364d 	.word	0x0800364d
 800368c:	0800364d 	.word	0x0800364d
 8003690:	080037dd 	.word	0x080037dd
 8003694:	08003701 	.word	0x08003701
 8003698:	080037bf 	.word	0x080037bf
 800369c:	0800364d 	.word	0x0800364d
 80036a0:	0800364d 	.word	0x0800364d
 80036a4:	080037ff 	.word	0x080037ff
 80036a8:	0800364d 	.word	0x0800364d
 80036ac:	08003701 	.word	0x08003701
 80036b0:	0800364d 	.word	0x0800364d
 80036b4:	0800364d 	.word	0x0800364d
 80036b8:	080037c7 	.word	0x080037c7
 80036bc:	680b      	ldr	r3, [r1, #0]
 80036be:	1d1a      	adds	r2, r3, #4
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	600a      	str	r2, [r1, #0]
 80036c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80036c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0a3      	b.n	8003818 <_printf_i+0x1f4>
 80036d0:	6825      	ldr	r5, [r4, #0]
 80036d2:	6808      	ldr	r0, [r1, #0]
 80036d4:	062e      	lsls	r6, r5, #24
 80036d6:	f100 0304 	add.w	r3, r0, #4
 80036da:	d50a      	bpl.n	80036f2 <_printf_i+0xce>
 80036dc:	6805      	ldr	r5, [r0, #0]
 80036de:	600b      	str	r3, [r1, #0]
 80036e0:	2d00      	cmp	r5, #0
 80036e2:	da03      	bge.n	80036ec <_printf_i+0xc8>
 80036e4:	232d      	movs	r3, #45	; 0x2d
 80036e6:	426d      	negs	r5, r5
 80036e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036ec:	485e      	ldr	r0, [pc, #376]	; (8003868 <_printf_i+0x244>)
 80036ee:	230a      	movs	r3, #10
 80036f0:	e019      	b.n	8003726 <_printf_i+0x102>
 80036f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80036f6:	6805      	ldr	r5, [r0, #0]
 80036f8:	600b      	str	r3, [r1, #0]
 80036fa:	bf18      	it	ne
 80036fc:	b22d      	sxthne	r5, r5
 80036fe:	e7ef      	b.n	80036e0 <_printf_i+0xbc>
 8003700:	680b      	ldr	r3, [r1, #0]
 8003702:	6825      	ldr	r5, [r4, #0]
 8003704:	1d18      	adds	r0, r3, #4
 8003706:	6008      	str	r0, [r1, #0]
 8003708:	0628      	lsls	r0, r5, #24
 800370a:	d501      	bpl.n	8003710 <_printf_i+0xec>
 800370c:	681d      	ldr	r5, [r3, #0]
 800370e:	e002      	b.n	8003716 <_printf_i+0xf2>
 8003710:	0669      	lsls	r1, r5, #25
 8003712:	d5fb      	bpl.n	800370c <_printf_i+0xe8>
 8003714:	881d      	ldrh	r5, [r3, #0]
 8003716:	4854      	ldr	r0, [pc, #336]	; (8003868 <_printf_i+0x244>)
 8003718:	2f6f      	cmp	r7, #111	; 0x6f
 800371a:	bf0c      	ite	eq
 800371c:	2308      	moveq	r3, #8
 800371e:	230a      	movne	r3, #10
 8003720:	2100      	movs	r1, #0
 8003722:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003726:	6866      	ldr	r6, [r4, #4]
 8003728:	60a6      	str	r6, [r4, #8]
 800372a:	2e00      	cmp	r6, #0
 800372c:	bfa2      	ittt	ge
 800372e:	6821      	ldrge	r1, [r4, #0]
 8003730:	f021 0104 	bicge.w	r1, r1, #4
 8003734:	6021      	strge	r1, [r4, #0]
 8003736:	b90d      	cbnz	r5, 800373c <_printf_i+0x118>
 8003738:	2e00      	cmp	r6, #0
 800373a:	d04d      	beq.n	80037d8 <_printf_i+0x1b4>
 800373c:	4616      	mov	r6, r2
 800373e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003742:	fb03 5711 	mls	r7, r3, r1, r5
 8003746:	5dc7      	ldrb	r7, [r0, r7]
 8003748:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800374c:	462f      	mov	r7, r5
 800374e:	42bb      	cmp	r3, r7
 8003750:	460d      	mov	r5, r1
 8003752:	d9f4      	bls.n	800373e <_printf_i+0x11a>
 8003754:	2b08      	cmp	r3, #8
 8003756:	d10b      	bne.n	8003770 <_printf_i+0x14c>
 8003758:	6823      	ldr	r3, [r4, #0]
 800375a:	07df      	lsls	r7, r3, #31
 800375c:	d508      	bpl.n	8003770 <_printf_i+0x14c>
 800375e:	6923      	ldr	r3, [r4, #16]
 8003760:	6861      	ldr	r1, [r4, #4]
 8003762:	4299      	cmp	r1, r3
 8003764:	bfde      	ittt	le
 8003766:	2330      	movle	r3, #48	; 0x30
 8003768:	f806 3c01 	strble.w	r3, [r6, #-1]
 800376c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003770:	1b92      	subs	r2, r2, r6
 8003772:	6122      	str	r2, [r4, #16]
 8003774:	f8cd a000 	str.w	sl, [sp]
 8003778:	464b      	mov	r3, r9
 800377a:	aa03      	add	r2, sp, #12
 800377c:	4621      	mov	r1, r4
 800377e:	4640      	mov	r0, r8
 8003780:	f7ff fee2 	bl	8003548 <_printf_common>
 8003784:	3001      	adds	r0, #1
 8003786:	d14c      	bne.n	8003822 <_printf_i+0x1fe>
 8003788:	f04f 30ff 	mov.w	r0, #4294967295
 800378c:	b004      	add	sp, #16
 800378e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003792:	4835      	ldr	r0, [pc, #212]	; (8003868 <_printf_i+0x244>)
 8003794:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003798:	6823      	ldr	r3, [r4, #0]
 800379a:	680e      	ldr	r6, [r1, #0]
 800379c:	061f      	lsls	r7, r3, #24
 800379e:	f856 5b04 	ldr.w	r5, [r6], #4
 80037a2:	600e      	str	r6, [r1, #0]
 80037a4:	d514      	bpl.n	80037d0 <_printf_i+0x1ac>
 80037a6:	07d9      	lsls	r1, r3, #31
 80037a8:	bf44      	itt	mi
 80037aa:	f043 0320 	orrmi.w	r3, r3, #32
 80037ae:	6023      	strmi	r3, [r4, #0]
 80037b0:	b91d      	cbnz	r5, 80037ba <_printf_i+0x196>
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	f023 0320 	bic.w	r3, r3, #32
 80037b8:	6023      	str	r3, [r4, #0]
 80037ba:	2310      	movs	r3, #16
 80037bc:	e7b0      	b.n	8003720 <_printf_i+0xfc>
 80037be:	6823      	ldr	r3, [r4, #0]
 80037c0:	f043 0320 	orr.w	r3, r3, #32
 80037c4:	6023      	str	r3, [r4, #0]
 80037c6:	2378      	movs	r3, #120	; 0x78
 80037c8:	4828      	ldr	r0, [pc, #160]	; (800386c <_printf_i+0x248>)
 80037ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80037ce:	e7e3      	b.n	8003798 <_printf_i+0x174>
 80037d0:	065e      	lsls	r6, r3, #25
 80037d2:	bf48      	it	mi
 80037d4:	b2ad      	uxthmi	r5, r5
 80037d6:	e7e6      	b.n	80037a6 <_printf_i+0x182>
 80037d8:	4616      	mov	r6, r2
 80037da:	e7bb      	b.n	8003754 <_printf_i+0x130>
 80037dc:	680b      	ldr	r3, [r1, #0]
 80037de:	6826      	ldr	r6, [r4, #0]
 80037e0:	6960      	ldr	r0, [r4, #20]
 80037e2:	1d1d      	adds	r5, r3, #4
 80037e4:	600d      	str	r5, [r1, #0]
 80037e6:	0635      	lsls	r5, r6, #24
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	d501      	bpl.n	80037f0 <_printf_i+0x1cc>
 80037ec:	6018      	str	r0, [r3, #0]
 80037ee:	e002      	b.n	80037f6 <_printf_i+0x1d2>
 80037f0:	0671      	lsls	r1, r6, #25
 80037f2:	d5fb      	bpl.n	80037ec <_printf_i+0x1c8>
 80037f4:	8018      	strh	r0, [r3, #0]
 80037f6:	2300      	movs	r3, #0
 80037f8:	6123      	str	r3, [r4, #16]
 80037fa:	4616      	mov	r6, r2
 80037fc:	e7ba      	b.n	8003774 <_printf_i+0x150>
 80037fe:	680b      	ldr	r3, [r1, #0]
 8003800:	1d1a      	adds	r2, r3, #4
 8003802:	600a      	str	r2, [r1, #0]
 8003804:	681e      	ldr	r6, [r3, #0]
 8003806:	6862      	ldr	r2, [r4, #4]
 8003808:	2100      	movs	r1, #0
 800380a:	4630      	mov	r0, r6
 800380c:	f7fc fd08 	bl	8000220 <memchr>
 8003810:	b108      	cbz	r0, 8003816 <_printf_i+0x1f2>
 8003812:	1b80      	subs	r0, r0, r6
 8003814:	6060      	str	r0, [r4, #4]
 8003816:	6863      	ldr	r3, [r4, #4]
 8003818:	6123      	str	r3, [r4, #16]
 800381a:	2300      	movs	r3, #0
 800381c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003820:	e7a8      	b.n	8003774 <_printf_i+0x150>
 8003822:	6923      	ldr	r3, [r4, #16]
 8003824:	4632      	mov	r2, r6
 8003826:	4649      	mov	r1, r9
 8003828:	4640      	mov	r0, r8
 800382a:	47d0      	blx	sl
 800382c:	3001      	adds	r0, #1
 800382e:	d0ab      	beq.n	8003788 <_printf_i+0x164>
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	079b      	lsls	r3, r3, #30
 8003834:	d413      	bmi.n	800385e <_printf_i+0x23a>
 8003836:	68e0      	ldr	r0, [r4, #12]
 8003838:	9b03      	ldr	r3, [sp, #12]
 800383a:	4298      	cmp	r0, r3
 800383c:	bfb8      	it	lt
 800383e:	4618      	movlt	r0, r3
 8003840:	e7a4      	b.n	800378c <_printf_i+0x168>
 8003842:	2301      	movs	r3, #1
 8003844:	4632      	mov	r2, r6
 8003846:	4649      	mov	r1, r9
 8003848:	4640      	mov	r0, r8
 800384a:	47d0      	blx	sl
 800384c:	3001      	adds	r0, #1
 800384e:	d09b      	beq.n	8003788 <_printf_i+0x164>
 8003850:	3501      	adds	r5, #1
 8003852:	68e3      	ldr	r3, [r4, #12]
 8003854:	9903      	ldr	r1, [sp, #12]
 8003856:	1a5b      	subs	r3, r3, r1
 8003858:	42ab      	cmp	r3, r5
 800385a:	dcf2      	bgt.n	8003842 <_printf_i+0x21e>
 800385c:	e7eb      	b.n	8003836 <_printf_i+0x212>
 800385e:	2500      	movs	r5, #0
 8003860:	f104 0619 	add.w	r6, r4, #25
 8003864:	e7f5      	b.n	8003852 <_printf_i+0x22e>
 8003866:	bf00      	nop
 8003868:	0800468d 	.word	0x0800468d
 800386c:	0800469e 	.word	0x0800469e

08003870 <__svfiscanf_r>:
 8003870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003874:	461d      	mov	r5, r3
 8003876:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8003878:	07df      	lsls	r7, r3, #31
 800387a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800387e:	4606      	mov	r6, r0
 8003880:	460c      	mov	r4, r1
 8003882:	4692      	mov	sl, r2
 8003884:	d405      	bmi.n	8003892 <__svfiscanf_r+0x22>
 8003886:	898b      	ldrh	r3, [r1, #12]
 8003888:	0598      	lsls	r0, r3, #22
 800388a:	d402      	bmi.n	8003892 <__svfiscanf_r+0x22>
 800388c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800388e:	f7ff fc8e 	bl	80031ae <__retarget_lock_acquire_recursive>
 8003892:	2300      	movs	r3, #0
 8003894:	e9cd 3344 	strd	r3, r3, [sp, #272]	; 0x110
 8003898:	4bae      	ldr	r3, [pc, #696]	; (8003b54 <__svfiscanf_r+0x2e4>)
 800389a:	93a0      	str	r3, [sp, #640]	; 0x280
 800389c:	f10d 0804 	add.w	r8, sp, #4
 80038a0:	4bad      	ldr	r3, [pc, #692]	; (8003b58 <__svfiscanf_r+0x2e8>)
 80038a2:	4fae      	ldr	r7, [pc, #696]	; (8003b5c <__svfiscanf_r+0x2ec>)
 80038a4:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 8003b60 <__svfiscanf_r+0x2f0>
 80038a8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80038ac:	93a1      	str	r3, [sp, #644]	; 0x284
 80038ae:	9500      	str	r5, [sp, #0]
 80038b0:	f89a b000 	ldrb.w	fp, [sl]
 80038b4:	f1bb 0f00 	cmp.w	fp, #0
 80038b8:	f000 8170 	beq.w	8003b9c <__svfiscanf_r+0x32c>
 80038bc:	f81b 3007 	ldrb.w	r3, [fp, r7]
 80038c0:	f013 0308 	ands.w	r3, r3, #8
 80038c4:	f10a 0501 	add.w	r5, sl, #1
 80038c8:	d019      	beq.n	80038fe <__svfiscanf_r+0x8e>
 80038ca:	6863      	ldr	r3, [r4, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	dd0f      	ble.n	80038f0 <__svfiscanf_r+0x80>
 80038d0:	6823      	ldr	r3, [r4, #0]
 80038d2:	781a      	ldrb	r2, [r3, #0]
 80038d4:	5cba      	ldrb	r2, [r7, r2]
 80038d6:	0711      	lsls	r1, r2, #28
 80038d8:	d401      	bmi.n	80038de <__svfiscanf_r+0x6e>
 80038da:	46aa      	mov	sl, r5
 80038dc:	e7e8      	b.n	80038b0 <__svfiscanf_r+0x40>
 80038de:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80038e0:	3201      	adds	r2, #1
 80038e2:	9245      	str	r2, [sp, #276]	; 0x114
 80038e4:	6862      	ldr	r2, [r4, #4]
 80038e6:	3301      	adds	r3, #1
 80038e8:	3a01      	subs	r2, #1
 80038ea:	6062      	str	r2, [r4, #4]
 80038ec:	6023      	str	r3, [r4, #0]
 80038ee:	e7ec      	b.n	80038ca <__svfiscanf_r+0x5a>
 80038f0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80038f2:	4621      	mov	r1, r4
 80038f4:	4630      	mov	r0, r6
 80038f6:	4798      	blx	r3
 80038f8:	2800      	cmp	r0, #0
 80038fa:	d0e9      	beq.n	80038d0 <__svfiscanf_r+0x60>
 80038fc:	e7ed      	b.n	80038da <__svfiscanf_r+0x6a>
 80038fe:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8003902:	f040 8086 	bne.w	8003a12 <__svfiscanf_r+0x1a2>
 8003906:	9341      	str	r3, [sp, #260]	; 0x104
 8003908:	9343      	str	r3, [sp, #268]	; 0x10c
 800390a:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800390e:	2b2a      	cmp	r3, #42	; 0x2a
 8003910:	bf02      	ittt	eq
 8003912:	2310      	moveq	r3, #16
 8003914:	9341      	streq	r3, [sp, #260]	; 0x104
 8003916:	f10a 0502 	addeq.w	r5, sl, #2
 800391a:	220a      	movs	r2, #10
 800391c:	46aa      	mov	sl, r5
 800391e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8003922:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003926:	2b09      	cmp	r3, #9
 8003928:	d91e      	bls.n	8003968 <__svfiscanf_r+0xf8>
 800392a:	488d      	ldr	r0, [pc, #564]	; (8003b60 <__svfiscanf_r+0x2f0>)
 800392c:	2203      	movs	r2, #3
 800392e:	f7fc fc77 	bl	8000220 <memchr>
 8003932:	b140      	cbz	r0, 8003946 <__svfiscanf_r+0xd6>
 8003934:	2301      	movs	r3, #1
 8003936:	eba0 0009 	sub.w	r0, r0, r9
 800393a:	fa03 f000 	lsl.w	r0, r3, r0
 800393e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003940:	4318      	orrs	r0, r3
 8003942:	9041      	str	r0, [sp, #260]	; 0x104
 8003944:	4655      	mov	r5, sl
 8003946:	f815 3b01 	ldrb.w	r3, [r5], #1
 800394a:	2b78      	cmp	r3, #120	; 0x78
 800394c:	d807      	bhi.n	800395e <__svfiscanf_r+0xee>
 800394e:	2b57      	cmp	r3, #87	; 0x57
 8003950:	d811      	bhi.n	8003976 <__svfiscanf_r+0x106>
 8003952:	2b25      	cmp	r3, #37	; 0x25
 8003954:	d05d      	beq.n	8003a12 <__svfiscanf_r+0x1a2>
 8003956:	d857      	bhi.n	8003a08 <__svfiscanf_r+0x198>
 8003958:	2b00      	cmp	r3, #0
 800395a:	f000 80d6 	beq.w	8003b0a <__svfiscanf_r+0x29a>
 800395e:	2303      	movs	r3, #3
 8003960:	9347      	str	r3, [sp, #284]	; 0x11c
 8003962:	230a      	movs	r3, #10
 8003964:	9342      	str	r3, [sp, #264]	; 0x108
 8003966:	e08b      	b.n	8003a80 <__svfiscanf_r+0x210>
 8003968:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800396a:	fb02 1303 	mla	r3, r2, r3, r1
 800396e:	3b30      	subs	r3, #48	; 0x30
 8003970:	9343      	str	r3, [sp, #268]	; 0x10c
 8003972:	4655      	mov	r5, sl
 8003974:	e7d2      	b.n	800391c <__svfiscanf_r+0xac>
 8003976:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800397a:	2a20      	cmp	r2, #32
 800397c:	d8ef      	bhi.n	800395e <__svfiscanf_r+0xee>
 800397e:	a101      	add	r1, pc, #4	; (adr r1, 8003984 <__svfiscanf_r+0x114>)
 8003980:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003984:	08003a6b 	.word	0x08003a6b
 8003988:	0800395f 	.word	0x0800395f
 800398c:	0800395f 	.word	0x0800395f
 8003990:	08003ac9 	.word	0x08003ac9
 8003994:	0800395f 	.word	0x0800395f
 8003998:	0800395f 	.word	0x0800395f
 800399c:	0800395f 	.word	0x0800395f
 80039a0:	0800395f 	.word	0x0800395f
 80039a4:	0800395f 	.word	0x0800395f
 80039a8:	0800395f 	.word	0x0800395f
 80039ac:	0800395f 	.word	0x0800395f
 80039b0:	08003adf 	.word	0x08003adf
 80039b4:	08003ab5 	.word	0x08003ab5
 80039b8:	08003a0f 	.word	0x08003a0f
 80039bc:	08003a0f 	.word	0x08003a0f
 80039c0:	08003a0f 	.word	0x08003a0f
 80039c4:	0800395f 	.word	0x0800395f
 80039c8:	08003ab9 	.word	0x08003ab9
 80039cc:	0800395f 	.word	0x0800395f
 80039d0:	0800395f 	.word	0x0800395f
 80039d4:	0800395f 	.word	0x0800395f
 80039d8:	0800395f 	.word	0x0800395f
 80039dc:	08003aef 	.word	0x08003aef
 80039e0:	08003ac1 	.word	0x08003ac1
 80039e4:	08003a63 	.word	0x08003a63
 80039e8:	0800395f 	.word	0x0800395f
 80039ec:	0800395f 	.word	0x0800395f
 80039f0:	08003aeb 	.word	0x08003aeb
 80039f4:	0800395f 	.word	0x0800395f
 80039f8:	08003ab5 	.word	0x08003ab5
 80039fc:	0800395f 	.word	0x0800395f
 8003a00:	0800395f 	.word	0x0800395f
 8003a04:	08003a6b 	.word	0x08003a6b
 8003a08:	3b45      	subs	r3, #69	; 0x45
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d8a7      	bhi.n	800395e <__svfiscanf_r+0xee>
 8003a0e:	2305      	movs	r3, #5
 8003a10:	e035      	b.n	8003a7e <__svfiscanf_r+0x20e>
 8003a12:	6863      	ldr	r3, [r4, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	dd0d      	ble.n	8003a34 <__svfiscanf_r+0x1c4>
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	781a      	ldrb	r2, [r3, #0]
 8003a1c:	455a      	cmp	r2, fp
 8003a1e:	f040 80bd 	bne.w	8003b9c <__svfiscanf_r+0x32c>
 8003a22:	3301      	adds	r3, #1
 8003a24:	6862      	ldr	r2, [r4, #4]
 8003a26:	6023      	str	r3, [r4, #0]
 8003a28:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8003a2a:	3a01      	subs	r2, #1
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	6062      	str	r2, [r4, #4]
 8003a30:	9345      	str	r3, [sp, #276]	; 0x114
 8003a32:	e752      	b.n	80038da <__svfiscanf_r+0x6a>
 8003a34:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003a36:	4621      	mov	r1, r4
 8003a38:	4630      	mov	r0, r6
 8003a3a:	4798      	blx	r3
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d0eb      	beq.n	8003a18 <__svfiscanf_r+0x1a8>
 8003a40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a42:	07da      	lsls	r2, r3, #31
 8003a44:	f140 80a2 	bpl.w	8003b8c <__svfiscanf_r+0x31c>
 8003a48:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003a4a:	2800      	cmp	r0, #0
 8003a4c:	d066      	beq.n	8003b1c <__svfiscanf_r+0x2ac>
 8003a4e:	89a3      	ldrh	r3, [r4, #12]
 8003a50:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003a54:	bf18      	it	ne
 8003a56:	f04f 30ff 	movne.w	r0, #4294967295
 8003a5a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8003a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a62:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003a64:	f042 0220 	orr.w	r2, r2, #32
 8003a68:	9241      	str	r2, [sp, #260]	; 0x104
 8003a6a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003a6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a70:	9241      	str	r2, [sp, #260]	; 0x104
 8003a72:	2210      	movs	r2, #16
 8003a74:	2b6f      	cmp	r3, #111	; 0x6f
 8003a76:	9242      	str	r2, [sp, #264]	; 0x108
 8003a78:	bf34      	ite	cc
 8003a7a:	2303      	movcc	r3, #3
 8003a7c:	2304      	movcs	r3, #4
 8003a7e:	9347      	str	r3, [sp, #284]	; 0x11c
 8003a80:	6863      	ldr	r3, [r4, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	dd4d      	ble.n	8003b22 <__svfiscanf_r+0x2b2>
 8003a86:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003a88:	065b      	lsls	r3, r3, #25
 8003a8a:	d404      	bmi.n	8003a96 <__svfiscanf_r+0x226>
 8003a8c:	6823      	ldr	r3, [r4, #0]
 8003a8e:	781a      	ldrb	r2, [r3, #0]
 8003a90:	5cba      	ldrb	r2, [r7, r2]
 8003a92:	0710      	lsls	r0, r2, #28
 8003a94:	d44c      	bmi.n	8003b30 <__svfiscanf_r+0x2c0>
 8003a96:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	dc63      	bgt.n	8003b64 <__svfiscanf_r+0x2f4>
 8003a9c:	466b      	mov	r3, sp
 8003a9e:	4622      	mov	r2, r4
 8003aa0:	a941      	add	r1, sp, #260	; 0x104
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	f000 f8b0 	bl	8003c08 <_scanf_chars>
 8003aa8:	2801      	cmp	r0, #1
 8003aaa:	d077      	beq.n	8003b9c <__svfiscanf_r+0x32c>
 8003aac:	2802      	cmp	r0, #2
 8003aae:	f47f af14 	bne.w	80038da <__svfiscanf_r+0x6a>
 8003ab2:	e7c5      	b.n	8003a40 <__svfiscanf_r+0x1d0>
 8003ab4:	220a      	movs	r2, #10
 8003ab6:	e7dd      	b.n	8003a74 <__svfiscanf_r+0x204>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	9342      	str	r3, [sp, #264]	; 0x108
 8003abc:	2303      	movs	r3, #3
 8003abe:	e7de      	b.n	8003a7e <__svfiscanf_r+0x20e>
 8003ac0:	2308      	movs	r3, #8
 8003ac2:	9342      	str	r3, [sp, #264]	; 0x108
 8003ac4:	2304      	movs	r3, #4
 8003ac6:	e7da      	b.n	8003a7e <__svfiscanf_r+0x20e>
 8003ac8:	4629      	mov	r1, r5
 8003aca:	4640      	mov	r0, r8
 8003acc:	f000 fa7c 	bl	8003fc8 <__sccl>
 8003ad0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003ad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ad6:	9341      	str	r3, [sp, #260]	; 0x104
 8003ad8:	4605      	mov	r5, r0
 8003ada:	2301      	movs	r3, #1
 8003adc:	e7cf      	b.n	8003a7e <__svfiscanf_r+0x20e>
 8003ade:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ae4:	9341      	str	r3, [sp, #260]	; 0x104
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	e7c9      	b.n	8003a7e <__svfiscanf_r+0x20e>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e7c7      	b.n	8003a7e <__svfiscanf_r+0x20e>
 8003aee:	9841      	ldr	r0, [sp, #260]	; 0x104
 8003af0:	06c3      	lsls	r3, r0, #27
 8003af2:	f53f aef2 	bmi.w	80038da <__svfiscanf_r+0x6a>
 8003af6:	9b00      	ldr	r3, [sp, #0]
 8003af8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003afa:	1d19      	adds	r1, r3, #4
 8003afc:	9100      	str	r1, [sp, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	07c0      	lsls	r0, r0, #31
 8003b02:	bf4c      	ite	mi
 8003b04:	801a      	strhmi	r2, [r3, #0]
 8003b06:	601a      	strpl	r2, [r3, #0]
 8003b08:	e6e7      	b.n	80038da <__svfiscanf_r+0x6a>
 8003b0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b0c:	07d8      	lsls	r0, r3, #31
 8003b0e:	d405      	bmi.n	8003b1c <__svfiscanf_r+0x2ac>
 8003b10:	89a3      	ldrh	r3, [r4, #12]
 8003b12:	0599      	lsls	r1, r3, #22
 8003b14:	d402      	bmi.n	8003b1c <__svfiscanf_r+0x2ac>
 8003b16:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b18:	f7ff fb4a 	bl	80031b0 <__retarget_lock_release_recursive>
 8003b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b20:	e79b      	b.n	8003a5a <__svfiscanf_r+0x1ea>
 8003b22:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003b24:	4621      	mov	r1, r4
 8003b26:	4630      	mov	r0, r6
 8003b28:	4798      	blx	r3
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	d0ab      	beq.n	8003a86 <__svfiscanf_r+0x216>
 8003b2e:	e787      	b.n	8003a40 <__svfiscanf_r+0x1d0>
 8003b30:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003b32:	3201      	adds	r2, #1
 8003b34:	9245      	str	r2, [sp, #276]	; 0x114
 8003b36:	6862      	ldr	r2, [r4, #4]
 8003b38:	3a01      	subs	r2, #1
 8003b3a:	2a00      	cmp	r2, #0
 8003b3c:	6062      	str	r2, [r4, #4]
 8003b3e:	dd02      	ble.n	8003b46 <__svfiscanf_r+0x2d6>
 8003b40:	3301      	adds	r3, #1
 8003b42:	6023      	str	r3, [r4, #0]
 8003b44:	e7a2      	b.n	8003a8c <__svfiscanf_r+0x21c>
 8003b46:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003b48:	4621      	mov	r1, r4
 8003b4a:	4630      	mov	r0, r6
 8003b4c:	4798      	blx	r3
 8003b4e:	2800      	cmp	r0, #0
 8003b50:	d09c      	beq.n	8003a8c <__svfiscanf_r+0x21c>
 8003b52:	e775      	b.n	8003a40 <__svfiscanf_r+0x1d0>
 8003b54:	08004341 	.word	0x08004341
 8003b58:	08003eb5 	.word	0x08003eb5
 8003b5c:	080046cb 	.word	0x080046cb
 8003b60:	08004682 	.word	0x08004682
 8003b64:	2b04      	cmp	r3, #4
 8003b66:	dc06      	bgt.n	8003b76 <__svfiscanf_r+0x306>
 8003b68:	466b      	mov	r3, sp
 8003b6a:	4622      	mov	r2, r4
 8003b6c:	a941      	add	r1, sp, #260	; 0x104
 8003b6e:	4630      	mov	r0, r6
 8003b70:	f000 f8a2 	bl	8003cb8 <_scanf_i>
 8003b74:	e798      	b.n	8003aa8 <__svfiscanf_r+0x238>
 8003b76:	4b0f      	ldr	r3, [pc, #60]	; (8003bb4 <__svfiscanf_r+0x344>)
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	f43f aeae 	beq.w	80038da <__svfiscanf_r+0x6a>
 8003b7e:	466b      	mov	r3, sp
 8003b80:	4622      	mov	r2, r4
 8003b82:	a941      	add	r1, sp, #260	; 0x104
 8003b84:	4630      	mov	r0, r6
 8003b86:	f3af 8000 	nop.w
 8003b8a:	e78d      	b.n	8003aa8 <__svfiscanf_r+0x238>
 8003b8c:	89a3      	ldrh	r3, [r4, #12]
 8003b8e:	0599      	lsls	r1, r3, #22
 8003b90:	f53f af5a 	bmi.w	8003a48 <__svfiscanf_r+0x1d8>
 8003b94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b96:	f7ff fb0b 	bl	80031b0 <__retarget_lock_release_recursive>
 8003b9a:	e755      	b.n	8003a48 <__svfiscanf_r+0x1d8>
 8003b9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b9e:	07da      	lsls	r2, r3, #31
 8003ba0:	d405      	bmi.n	8003bae <__svfiscanf_r+0x33e>
 8003ba2:	89a3      	ldrh	r3, [r4, #12]
 8003ba4:	059b      	lsls	r3, r3, #22
 8003ba6:	d402      	bmi.n	8003bae <__svfiscanf_r+0x33e>
 8003ba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003baa:	f7ff fb01 	bl	80031b0 <__retarget_lock_release_recursive>
 8003bae:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003bb0:	e753      	b.n	8003a5a <__svfiscanf_r+0x1ea>
 8003bb2:	bf00      	nop
 8003bb4:	00000000 	.word	0x00000000

08003bb8 <_vfiscanf_r>:
 8003bb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003bba:	460c      	mov	r4, r1
 8003bbc:	4605      	mov	r5, r0
 8003bbe:	b138      	cbz	r0, 8003bd0 <_vfiscanf_r+0x18>
 8003bc0:	6981      	ldr	r1, [r0, #24]
 8003bc2:	b929      	cbnz	r1, 8003bd0 <_vfiscanf_r+0x18>
 8003bc4:	e9cd 2300 	strd	r2, r3, [sp]
 8003bc8:	f7ff fa36 	bl	8003038 <__sinit>
 8003bcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bd0:	490a      	ldr	r1, [pc, #40]	; (8003bfc <_vfiscanf_r+0x44>)
 8003bd2:	428c      	cmp	r4, r1
 8003bd4:	d107      	bne.n	8003be6 <_vfiscanf_r+0x2e>
 8003bd6:	686c      	ldr	r4, [r5, #4]
 8003bd8:	4621      	mov	r1, r4
 8003bda:	4628      	mov	r0, r5
 8003bdc:	b003      	add	sp, #12
 8003bde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003be2:	f7ff be45 	b.w	8003870 <__svfiscanf_r>
 8003be6:	4906      	ldr	r1, [pc, #24]	; (8003c00 <_vfiscanf_r+0x48>)
 8003be8:	428c      	cmp	r4, r1
 8003bea:	d101      	bne.n	8003bf0 <_vfiscanf_r+0x38>
 8003bec:	68ac      	ldr	r4, [r5, #8]
 8003bee:	e7f3      	b.n	8003bd8 <_vfiscanf_r+0x20>
 8003bf0:	4904      	ldr	r1, [pc, #16]	; (8003c04 <_vfiscanf_r+0x4c>)
 8003bf2:	428c      	cmp	r4, r1
 8003bf4:	bf08      	it	eq
 8003bf6:	68ec      	ldreq	r4, [r5, #12]
 8003bf8:	e7ee      	b.n	8003bd8 <_vfiscanf_r+0x20>
 8003bfa:	bf00      	nop
 8003bfc:	0800463c 	.word	0x0800463c
 8003c00:	0800465c 	.word	0x0800465c
 8003c04:	0800461c 	.word	0x0800461c

08003c08 <_scanf_chars>:
 8003c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c0c:	4615      	mov	r5, r2
 8003c0e:	688a      	ldr	r2, [r1, #8]
 8003c10:	4680      	mov	r8, r0
 8003c12:	460c      	mov	r4, r1
 8003c14:	b932      	cbnz	r2, 8003c24 <_scanf_chars+0x1c>
 8003c16:	698a      	ldr	r2, [r1, #24]
 8003c18:	2a00      	cmp	r2, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2201      	moveq	r2, #1
 8003c1e:	f04f 32ff 	movne.w	r2, #4294967295
 8003c22:	608a      	str	r2, [r1, #8]
 8003c24:	6822      	ldr	r2, [r4, #0]
 8003c26:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003cb4 <_scanf_chars+0xac>
 8003c2a:	06d1      	lsls	r1, r2, #27
 8003c2c:	bf5f      	itttt	pl
 8003c2e:	681a      	ldrpl	r2, [r3, #0]
 8003c30:	1d11      	addpl	r1, r2, #4
 8003c32:	6019      	strpl	r1, [r3, #0]
 8003c34:	6816      	ldrpl	r6, [r2, #0]
 8003c36:	2700      	movs	r7, #0
 8003c38:	69a0      	ldr	r0, [r4, #24]
 8003c3a:	b188      	cbz	r0, 8003c60 <_scanf_chars+0x58>
 8003c3c:	2801      	cmp	r0, #1
 8003c3e:	d107      	bne.n	8003c50 <_scanf_chars+0x48>
 8003c40:	682b      	ldr	r3, [r5, #0]
 8003c42:	781a      	ldrb	r2, [r3, #0]
 8003c44:	6963      	ldr	r3, [r4, #20]
 8003c46:	5c9b      	ldrb	r3, [r3, r2]
 8003c48:	b953      	cbnz	r3, 8003c60 <_scanf_chars+0x58>
 8003c4a:	bb27      	cbnz	r7, 8003c96 <_scanf_chars+0x8e>
 8003c4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c50:	2802      	cmp	r0, #2
 8003c52:	d120      	bne.n	8003c96 <_scanf_chars+0x8e>
 8003c54:	682b      	ldr	r3, [r5, #0]
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	f813 3009 	ldrb.w	r3, [r3, r9]
 8003c5c:	071b      	lsls	r3, r3, #28
 8003c5e:	d41a      	bmi.n	8003c96 <_scanf_chars+0x8e>
 8003c60:	6823      	ldr	r3, [r4, #0]
 8003c62:	06da      	lsls	r2, r3, #27
 8003c64:	bf5e      	ittt	pl
 8003c66:	682b      	ldrpl	r3, [r5, #0]
 8003c68:	781b      	ldrbpl	r3, [r3, #0]
 8003c6a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8003c6e:	682a      	ldr	r2, [r5, #0]
 8003c70:	686b      	ldr	r3, [r5, #4]
 8003c72:	3201      	adds	r2, #1
 8003c74:	602a      	str	r2, [r5, #0]
 8003c76:	68a2      	ldr	r2, [r4, #8]
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	3a01      	subs	r2, #1
 8003c7c:	606b      	str	r3, [r5, #4]
 8003c7e:	3701      	adds	r7, #1
 8003c80:	60a2      	str	r2, [r4, #8]
 8003c82:	b142      	cbz	r2, 8003c96 <_scanf_chars+0x8e>
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	dcd7      	bgt.n	8003c38 <_scanf_chars+0x30>
 8003c88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003c8c:	4629      	mov	r1, r5
 8003c8e:	4640      	mov	r0, r8
 8003c90:	4798      	blx	r3
 8003c92:	2800      	cmp	r0, #0
 8003c94:	d0d0      	beq.n	8003c38 <_scanf_chars+0x30>
 8003c96:	6823      	ldr	r3, [r4, #0]
 8003c98:	f013 0310 	ands.w	r3, r3, #16
 8003c9c:	d105      	bne.n	8003caa <_scanf_chars+0xa2>
 8003c9e:	68e2      	ldr	r2, [r4, #12]
 8003ca0:	3201      	adds	r2, #1
 8003ca2:	60e2      	str	r2, [r4, #12]
 8003ca4:	69a2      	ldr	r2, [r4, #24]
 8003ca6:	b102      	cbz	r2, 8003caa <_scanf_chars+0xa2>
 8003ca8:	7033      	strb	r3, [r6, #0]
 8003caa:	6923      	ldr	r3, [r4, #16]
 8003cac:	441f      	add	r7, r3
 8003cae:	6127      	str	r7, [r4, #16]
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	e7cb      	b.n	8003c4c <_scanf_chars+0x44>
 8003cb4:	080046cb 	.word	0x080046cb

08003cb8 <_scanf_i>:
 8003cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cbc:	4698      	mov	r8, r3
 8003cbe:	4b74      	ldr	r3, [pc, #464]	; (8003e90 <_scanf_i+0x1d8>)
 8003cc0:	460c      	mov	r4, r1
 8003cc2:	4682      	mov	sl, r0
 8003cc4:	4616      	mov	r6, r2
 8003cc6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003cca:	b087      	sub	sp, #28
 8003ccc:	ab03      	add	r3, sp, #12
 8003cce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003cd2:	4b70      	ldr	r3, [pc, #448]	; (8003e94 <_scanf_i+0x1dc>)
 8003cd4:	69a1      	ldr	r1, [r4, #24]
 8003cd6:	4a70      	ldr	r2, [pc, #448]	; (8003e98 <_scanf_i+0x1e0>)
 8003cd8:	2903      	cmp	r1, #3
 8003cda:	bf18      	it	ne
 8003cdc:	461a      	movne	r2, r3
 8003cde:	68a3      	ldr	r3, [r4, #8]
 8003ce0:	9201      	str	r2, [sp, #4]
 8003ce2:	1e5a      	subs	r2, r3, #1
 8003ce4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003ce8:	bf88      	it	hi
 8003cea:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003cee:	4627      	mov	r7, r4
 8003cf0:	bf82      	ittt	hi
 8003cf2:	eb03 0905 	addhi.w	r9, r3, r5
 8003cf6:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003cfa:	60a3      	strhi	r3, [r4, #8]
 8003cfc:	f857 3b1c 	ldr.w	r3, [r7], #28
 8003d00:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8003d04:	bf98      	it	ls
 8003d06:	f04f 0900 	movls.w	r9, #0
 8003d0a:	6023      	str	r3, [r4, #0]
 8003d0c:	463d      	mov	r5, r7
 8003d0e:	f04f 0b00 	mov.w	fp, #0
 8003d12:	6831      	ldr	r1, [r6, #0]
 8003d14:	ab03      	add	r3, sp, #12
 8003d16:	7809      	ldrb	r1, [r1, #0]
 8003d18:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	f7fc fa7f 	bl	8000220 <memchr>
 8003d22:	b328      	cbz	r0, 8003d70 <_scanf_i+0xb8>
 8003d24:	f1bb 0f01 	cmp.w	fp, #1
 8003d28:	d159      	bne.n	8003dde <_scanf_i+0x126>
 8003d2a:	6862      	ldr	r2, [r4, #4]
 8003d2c:	b92a      	cbnz	r2, 8003d3a <_scanf_i+0x82>
 8003d2e:	6822      	ldr	r2, [r4, #0]
 8003d30:	2308      	movs	r3, #8
 8003d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d36:	6063      	str	r3, [r4, #4]
 8003d38:	6022      	str	r2, [r4, #0]
 8003d3a:	6822      	ldr	r2, [r4, #0]
 8003d3c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8003d40:	6022      	str	r2, [r4, #0]
 8003d42:	68a2      	ldr	r2, [r4, #8]
 8003d44:	1e51      	subs	r1, r2, #1
 8003d46:	60a1      	str	r1, [r4, #8]
 8003d48:	b192      	cbz	r2, 8003d70 <_scanf_i+0xb8>
 8003d4a:	6832      	ldr	r2, [r6, #0]
 8003d4c:	1c51      	adds	r1, r2, #1
 8003d4e:	6031      	str	r1, [r6, #0]
 8003d50:	7812      	ldrb	r2, [r2, #0]
 8003d52:	f805 2b01 	strb.w	r2, [r5], #1
 8003d56:	6872      	ldr	r2, [r6, #4]
 8003d58:	3a01      	subs	r2, #1
 8003d5a:	2a00      	cmp	r2, #0
 8003d5c:	6072      	str	r2, [r6, #4]
 8003d5e:	dc07      	bgt.n	8003d70 <_scanf_i+0xb8>
 8003d60:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8003d64:	4631      	mov	r1, r6
 8003d66:	4650      	mov	r0, sl
 8003d68:	4790      	blx	r2
 8003d6a:	2800      	cmp	r0, #0
 8003d6c:	f040 8085 	bne.w	8003e7a <_scanf_i+0x1c2>
 8003d70:	f10b 0b01 	add.w	fp, fp, #1
 8003d74:	f1bb 0f03 	cmp.w	fp, #3
 8003d78:	d1cb      	bne.n	8003d12 <_scanf_i+0x5a>
 8003d7a:	6863      	ldr	r3, [r4, #4]
 8003d7c:	b90b      	cbnz	r3, 8003d82 <_scanf_i+0xca>
 8003d7e:	230a      	movs	r3, #10
 8003d80:	6063      	str	r3, [r4, #4]
 8003d82:	6863      	ldr	r3, [r4, #4]
 8003d84:	4945      	ldr	r1, [pc, #276]	; (8003e9c <_scanf_i+0x1e4>)
 8003d86:	6960      	ldr	r0, [r4, #20]
 8003d88:	1ac9      	subs	r1, r1, r3
 8003d8a:	f000 f91d 	bl	8003fc8 <__sccl>
 8003d8e:	f04f 0b00 	mov.w	fp, #0
 8003d92:	68a3      	ldr	r3, [r4, #8]
 8003d94:	6822      	ldr	r2, [r4, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d03d      	beq.n	8003e16 <_scanf_i+0x15e>
 8003d9a:	6831      	ldr	r1, [r6, #0]
 8003d9c:	6960      	ldr	r0, [r4, #20]
 8003d9e:	f891 c000 	ldrb.w	ip, [r1]
 8003da2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003da6:	2800      	cmp	r0, #0
 8003da8:	d035      	beq.n	8003e16 <_scanf_i+0x15e>
 8003daa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8003dae:	d124      	bne.n	8003dfa <_scanf_i+0x142>
 8003db0:	0510      	lsls	r0, r2, #20
 8003db2:	d522      	bpl.n	8003dfa <_scanf_i+0x142>
 8003db4:	f10b 0b01 	add.w	fp, fp, #1
 8003db8:	f1b9 0f00 	cmp.w	r9, #0
 8003dbc:	d003      	beq.n	8003dc6 <_scanf_i+0x10e>
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	f109 39ff 	add.w	r9, r9, #4294967295
 8003dc4:	60a3      	str	r3, [r4, #8]
 8003dc6:	6873      	ldr	r3, [r6, #4]
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	6073      	str	r3, [r6, #4]
 8003dce:	dd1b      	ble.n	8003e08 <_scanf_i+0x150>
 8003dd0:	6833      	ldr	r3, [r6, #0]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	6033      	str	r3, [r6, #0]
 8003dd6:	68a3      	ldr	r3, [r4, #8]
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	60a3      	str	r3, [r4, #8]
 8003ddc:	e7d9      	b.n	8003d92 <_scanf_i+0xda>
 8003dde:	f1bb 0f02 	cmp.w	fp, #2
 8003de2:	d1ae      	bne.n	8003d42 <_scanf_i+0x8a>
 8003de4:	6822      	ldr	r2, [r4, #0]
 8003de6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8003dea:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003dee:	d1bf      	bne.n	8003d70 <_scanf_i+0xb8>
 8003df0:	2310      	movs	r3, #16
 8003df2:	6063      	str	r3, [r4, #4]
 8003df4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003df8:	e7a2      	b.n	8003d40 <_scanf_i+0x88>
 8003dfa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8003dfe:	6022      	str	r2, [r4, #0]
 8003e00:	780b      	ldrb	r3, [r1, #0]
 8003e02:	f805 3b01 	strb.w	r3, [r5], #1
 8003e06:	e7de      	b.n	8003dc6 <_scanf_i+0x10e>
 8003e08:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003e0c:	4631      	mov	r1, r6
 8003e0e:	4650      	mov	r0, sl
 8003e10:	4798      	blx	r3
 8003e12:	2800      	cmp	r0, #0
 8003e14:	d0df      	beq.n	8003dd6 <_scanf_i+0x11e>
 8003e16:	6823      	ldr	r3, [r4, #0]
 8003e18:	05d9      	lsls	r1, r3, #23
 8003e1a:	d50d      	bpl.n	8003e38 <_scanf_i+0x180>
 8003e1c:	42bd      	cmp	r5, r7
 8003e1e:	d909      	bls.n	8003e34 <_scanf_i+0x17c>
 8003e20:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003e24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003e28:	4632      	mov	r2, r6
 8003e2a:	4650      	mov	r0, sl
 8003e2c:	4798      	blx	r3
 8003e2e:	f105 39ff 	add.w	r9, r5, #4294967295
 8003e32:	464d      	mov	r5, r9
 8003e34:	42bd      	cmp	r5, r7
 8003e36:	d028      	beq.n	8003e8a <_scanf_i+0x1d2>
 8003e38:	6822      	ldr	r2, [r4, #0]
 8003e3a:	f012 0210 	ands.w	r2, r2, #16
 8003e3e:	d113      	bne.n	8003e68 <_scanf_i+0x1b0>
 8003e40:	702a      	strb	r2, [r5, #0]
 8003e42:	6863      	ldr	r3, [r4, #4]
 8003e44:	9e01      	ldr	r6, [sp, #4]
 8003e46:	4639      	mov	r1, r7
 8003e48:	4650      	mov	r0, sl
 8003e4a:	47b0      	blx	r6
 8003e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8003e50:	6821      	ldr	r1, [r4, #0]
 8003e52:	1d1a      	adds	r2, r3, #4
 8003e54:	f8c8 2000 	str.w	r2, [r8]
 8003e58:	f011 0f20 	tst.w	r1, #32
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	d00f      	beq.n	8003e80 <_scanf_i+0x1c8>
 8003e60:	6018      	str	r0, [r3, #0]
 8003e62:	68e3      	ldr	r3, [r4, #12]
 8003e64:	3301      	adds	r3, #1
 8003e66:	60e3      	str	r3, [r4, #12]
 8003e68:	1bed      	subs	r5, r5, r7
 8003e6a:	44ab      	add	fp, r5
 8003e6c:	6925      	ldr	r5, [r4, #16]
 8003e6e:	445d      	add	r5, fp
 8003e70:	6125      	str	r5, [r4, #16]
 8003e72:	2000      	movs	r0, #0
 8003e74:	b007      	add	sp, #28
 8003e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e7a:	f04f 0b00 	mov.w	fp, #0
 8003e7e:	e7ca      	b.n	8003e16 <_scanf_i+0x15e>
 8003e80:	07ca      	lsls	r2, r1, #31
 8003e82:	bf4c      	ite	mi
 8003e84:	8018      	strhmi	r0, [r3, #0]
 8003e86:	6018      	strpl	r0, [r3, #0]
 8003e88:	e7eb      	b.n	8003e62 <_scanf_i+0x1aa>
 8003e8a:	2001      	movs	r0, #1
 8003e8c:	e7f2      	b.n	8003e74 <_scanf_i+0x1bc>
 8003e8e:	bf00      	nop
 8003e90:	080045fc 	.word	0x080045fc
 8003e94:	080042c9 	.word	0x080042c9
 8003e98:	080041cd 	.word	0x080041cd
 8003e9c:	080046c8 	.word	0x080046c8

08003ea0 <lflush>:
 8003ea0:	8983      	ldrh	r3, [r0, #12]
 8003ea2:	f003 0309 	and.w	r3, r3, #9
 8003ea6:	2b09      	cmp	r3, #9
 8003ea8:	d101      	bne.n	8003eae <lflush+0xe>
 8003eaa:	f7ff b85b 	b.w	8002f64 <fflush>
 8003eae:	2000      	movs	r0, #0
 8003eb0:	4770      	bx	lr
	...

08003eb4 <__srefill_r>:
 8003eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eb6:	460c      	mov	r4, r1
 8003eb8:	4605      	mov	r5, r0
 8003eba:	b118      	cbz	r0, 8003ec4 <__srefill_r+0x10>
 8003ebc:	6983      	ldr	r3, [r0, #24]
 8003ebe:	b90b      	cbnz	r3, 8003ec4 <__srefill_r+0x10>
 8003ec0:	f7ff f8ba 	bl	8003038 <__sinit>
 8003ec4:	4b3b      	ldr	r3, [pc, #236]	; (8003fb4 <__srefill_r+0x100>)
 8003ec6:	429c      	cmp	r4, r3
 8003ec8:	d10a      	bne.n	8003ee0 <__srefill_r+0x2c>
 8003eca:	686c      	ldr	r4, [r5, #4]
 8003ecc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	6063      	str	r3, [r4, #4]
 8003ed4:	89a3      	ldrh	r3, [r4, #12]
 8003ed6:	069e      	lsls	r6, r3, #26
 8003ed8:	d50c      	bpl.n	8003ef4 <__srefill_r+0x40>
 8003eda:	f04f 30ff 	mov.w	r0, #4294967295
 8003ede:	e066      	b.n	8003fae <__srefill_r+0xfa>
 8003ee0:	4b35      	ldr	r3, [pc, #212]	; (8003fb8 <__srefill_r+0x104>)
 8003ee2:	429c      	cmp	r4, r3
 8003ee4:	d101      	bne.n	8003eea <__srefill_r+0x36>
 8003ee6:	68ac      	ldr	r4, [r5, #8]
 8003ee8:	e7f0      	b.n	8003ecc <__srefill_r+0x18>
 8003eea:	4b34      	ldr	r3, [pc, #208]	; (8003fbc <__srefill_r+0x108>)
 8003eec:	429c      	cmp	r4, r3
 8003eee:	bf08      	it	eq
 8003ef0:	68ec      	ldreq	r4, [r5, #12]
 8003ef2:	e7eb      	b.n	8003ecc <__srefill_r+0x18>
 8003ef4:	0758      	lsls	r0, r3, #29
 8003ef6:	d448      	bmi.n	8003f8a <__srefill_r+0xd6>
 8003ef8:	06d9      	lsls	r1, r3, #27
 8003efa:	d405      	bmi.n	8003f08 <__srefill_r+0x54>
 8003efc:	2309      	movs	r3, #9
 8003efe:	602b      	str	r3, [r5, #0]
 8003f00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003f04:	81a3      	strh	r3, [r4, #12]
 8003f06:	e7e8      	b.n	8003eda <__srefill_r+0x26>
 8003f08:	071a      	lsls	r2, r3, #28
 8003f0a:	d50b      	bpl.n	8003f24 <__srefill_r+0x70>
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4628      	mov	r0, r5
 8003f10:	f7fe ffec 	bl	8002eec <_fflush_r>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	d1e0      	bne.n	8003eda <__srefill_r+0x26>
 8003f18:	89a3      	ldrh	r3, [r4, #12]
 8003f1a:	60a0      	str	r0, [r4, #8]
 8003f1c:	f023 0308 	bic.w	r3, r3, #8
 8003f20:	81a3      	strh	r3, [r4, #12]
 8003f22:	61a0      	str	r0, [r4, #24]
 8003f24:	89a3      	ldrh	r3, [r4, #12]
 8003f26:	f043 0304 	orr.w	r3, r3, #4
 8003f2a:	81a3      	strh	r3, [r4, #12]
 8003f2c:	6923      	ldr	r3, [r4, #16]
 8003f2e:	b91b      	cbnz	r3, 8003f38 <__srefill_r+0x84>
 8003f30:	4621      	mov	r1, r4
 8003f32:	4628      	mov	r0, r5
 8003f34:	f7ff f962 	bl	80031fc <__smakebuf_r>
 8003f38:	89a6      	ldrh	r6, [r4, #12]
 8003f3a:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003f3e:	07b3      	lsls	r3, r6, #30
 8003f40:	d00f      	beq.n	8003f62 <__srefill_r+0xae>
 8003f42:	2301      	movs	r3, #1
 8003f44:	81a3      	strh	r3, [r4, #12]
 8003f46:	4b1e      	ldr	r3, [pc, #120]	; (8003fc0 <__srefill_r+0x10c>)
 8003f48:	491e      	ldr	r1, [pc, #120]	; (8003fc4 <__srefill_r+0x110>)
 8003f4a:	6818      	ldr	r0, [r3, #0]
 8003f4c:	f006 0609 	and.w	r6, r6, #9
 8003f50:	f7ff f8f0 	bl	8003134 <_fwalk>
 8003f54:	2e09      	cmp	r6, #9
 8003f56:	81a7      	strh	r7, [r4, #12]
 8003f58:	d103      	bne.n	8003f62 <__srefill_r+0xae>
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	f7fe ff3f 	bl	8002de0 <__sflush_r>
 8003f62:	6922      	ldr	r2, [r4, #16]
 8003f64:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003f66:	6963      	ldr	r3, [r4, #20]
 8003f68:	6a21      	ldr	r1, [r4, #32]
 8003f6a:	6022      	str	r2, [r4, #0]
 8003f6c:	4628      	mov	r0, r5
 8003f6e:	47b0      	blx	r6
 8003f70:	2800      	cmp	r0, #0
 8003f72:	6060      	str	r0, [r4, #4]
 8003f74:	dc1c      	bgt.n	8003fb0 <__srefill_r+0xfc>
 8003f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f7a:	bf17      	itett	ne
 8003f7c:	2200      	movne	r2, #0
 8003f7e:	f043 0320 	orreq.w	r3, r3, #32
 8003f82:	6062      	strne	r2, [r4, #4]
 8003f84:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8003f88:	e7bc      	b.n	8003f04 <__srefill_r+0x50>
 8003f8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f8c:	2900      	cmp	r1, #0
 8003f8e:	d0cd      	beq.n	8003f2c <__srefill_r+0x78>
 8003f90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f94:	4299      	cmp	r1, r3
 8003f96:	d002      	beq.n	8003f9e <__srefill_r+0xea>
 8003f98:	4628      	mov	r0, r5
 8003f9a:	f7fe fc3b 	bl	8002814 <_free_r>
 8003f9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003fa0:	6063      	str	r3, [r4, #4]
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	6360      	str	r0, [r4, #52]	; 0x34
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d0c0      	beq.n	8003f2c <__srefill_r+0x78>
 8003faa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003fac:	6023      	str	r3, [r4, #0]
 8003fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	e7fc      	b.n	8003fae <__srefill_r+0xfa>
 8003fb4:	0800463c 	.word	0x0800463c
 8003fb8:	0800465c 	.word	0x0800465c
 8003fbc:	0800461c 	.word	0x0800461c
 8003fc0:	08004618 	.word	0x08004618
 8003fc4:	08003ea1 	.word	0x08003ea1

08003fc8 <__sccl>:
 8003fc8:	b570      	push	{r4, r5, r6, lr}
 8003fca:	780b      	ldrb	r3, [r1, #0]
 8003fcc:	4604      	mov	r4, r0
 8003fce:	2b5e      	cmp	r3, #94	; 0x5e
 8003fd0:	bf0b      	itete	eq
 8003fd2:	784b      	ldrbeq	r3, [r1, #1]
 8003fd4:	1c48      	addne	r0, r1, #1
 8003fd6:	1c88      	addeq	r0, r1, #2
 8003fd8:	2200      	movne	r2, #0
 8003fda:	bf08      	it	eq
 8003fdc:	2201      	moveq	r2, #1
 8003fde:	1e61      	subs	r1, r4, #1
 8003fe0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8003fe4:	f801 2f01 	strb.w	r2, [r1, #1]!
 8003fe8:	42a9      	cmp	r1, r5
 8003fea:	d1fb      	bne.n	8003fe4 <__sccl+0x1c>
 8003fec:	b90b      	cbnz	r3, 8003ff2 <__sccl+0x2a>
 8003fee:	3801      	subs	r0, #1
 8003ff0:	bd70      	pop	{r4, r5, r6, pc}
 8003ff2:	f082 0101 	eor.w	r1, r2, #1
 8003ff6:	54e1      	strb	r1, [r4, r3]
 8003ff8:	1c42      	adds	r2, r0, #1
 8003ffa:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8003ffe:	2d2d      	cmp	r5, #45	; 0x2d
 8004000:	f102 36ff 	add.w	r6, r2, #4294967295
 8004004:	4610      	mov	r0, r2
 8004006:	d006      	beq.n	8004016 <__sccl+0x4e>
 8004008:	2d5d      	cmp	r5, #93	; 0x5d
 800400a:	d0f1      	beq.n	8003ff0 <__sccl+0x28>
 800400c:	b90d      	cbnz	r5, 8004012 <__sccl+0x4a>
 800400e:	4630      	mov	r0, r6
 8004010:	e7ee      	b.n	8003ff0 <__sccl+0x28>
 8004012:	462b      	mov	r3, r5
 8004014:	e7ef      	b.n	8003ff6 <__sccl+0x2e>
 8004016:	7816      	ldrb	r6, [r2, #0]
 8004018:	2e5d      	cmp	r6, #93	; 0x5d
 800401a:	d0fa      	beq.n	8004012 <__sccl+0x4a>
 800401c:	42b3      	cmp	r3, r6
 800401e:	dcf8      	bgt.n	8004012 <__sccl+0x4a>
 8004020:	4618      	mov	r0, r3
 8004022:	3001      	adds	r0, #1
 8004024:	4286      	cmp	r6, r0
 8004026:	5421      	strb	r1, [r4, r0]
 8004028:	dcfb      	bgt.n	8004022 <__sccl+0x5a>
 800402a:	43d8      	mvns	r0, r3
 800402c:	4430      	add	r0, r6
 800402e:	1c5d      	adds	r5, r3, #1
 8004030:	42b3      	cmp	r3, r6
 8004032:	bfa8      	it	ge
 8004034:	2000      	movge	r0, #0
 8004036:	182b      	adds	r3, r5, r0
 8004038:	3202      	adds	r2, #2
 800403a:	e7de      	b.n	8003ffa <__sccl+0x32>

0800403c <__sread>:
 800403c:	b510      	push	{r4, lr}
 800403e:	460c      	mov	r4, r1
 8004040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004044:	f000 fa9e 	bl	8004584 <_read_r>
 8004048:	2800      	cmp	r0, #0
 800404a:	bfab      	itete	ge
 800404c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800404e:	89a3      	ldrhlt	r3, [r4, #12]
 8004050:	181b      	addge	r3, r3, r0
 8004052:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004056:	bfac      	ite	ge
 8004058:	6563      	strge	r3, [r4, #84]	; 0x54
 800405a:	81a3      	strhlt	r3, [r4, #12]
 800405c:	bd10      	pop	{r4, pc}

0800405e <__swrite>:
 800405e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004062:	461f      	mov	r7, r3
 8004064:	898b      	ldrh	r3, [r1, #12]
 8004066:	05db      	lsls	r3, r3, #23
 8004068:	4605      	mov	r5, r0
 800406a:	460c      	mov	r4, r1
 800406c:	4616      	mov	r6, r2
 800406e:	d505      	bpl.n	800407c <__swrite+0x1e>
 8004070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004074:	2302      	movs	r3, #2
 8004076:	2200      	movs	r2, #0
 8004078:	f000 fa3e 	bl	80044f8 <_lseek_r>
 800407c:	89a3      	ldrh	r3, [r4, #12]
 800407e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004086:	81a3      	strh	r3, [r4, #12]
 8004088:	4632      	mov	r2, r6
 800408a:	463b      	mov	r3, r7
 800408c:	4628      	mov	r0, r5
 800408e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004092:	f000 b9ed 	b.w	8004470 <_write_r>

08004096 <__sseek>:
 8004096:	b510      	push	{r4, lr}
 8004098:	460c      	mov	r4, r1
 800409a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409e:	f000 fa2b 	bl	80044f8 <_lseek_r>
 80040a2:	1c43      	adds	r3, r0, #1
 80040a4:	89a3      	ldrh	r3, [r4, #12]
 80040a6:	bf15      	itete	ne
 80040a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80040aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040b2:	81a3      	strheq	r3, [r4, #12]
 80040b4:	bf18      	it	ne
 80040b6:	81a3      	strhne	r3, [r4, #12]
 80040b8:	bd10      	pop	{r4, pc}

080040ba <__sclose>:
 80040ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040be:	f000 b9e9 	b.w	8004494 <_close_r>
	...

080040c4 <_strtol_l.isra.0>:
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040ca:	d001      	beq.n	80040d0 <_strtol_l.isra.0+0xc>
 80040cc:	2b24      	cmp	r3, #36	; 0x24
 80040ce:	d906      	bls.n	80040de <_strtol_l.isra.0+0x1a>
 80040d0:	f7fe fb66 	bl	80027a0 <__errno>
 80040d4:	2316      	movs	r3, #22
 80040d6:	6003      	str	r3, [r0, #0]
 80040d8:	2000      	movs	r0, #0
 80040da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040de:	4f3a      	ldr	r7, [pc, #232]	; (80041c8 <_strtol_l.isra.0+0x104>)
 80040e0:	468e      	mov	lr, r1
 80040e2:	4676      	mov	r6, lr
 80040e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80040e8:	5de5      	ldrb	r5, [r4, r7]
 80040ea:	f015 0508 	ands.w	r5, r5, #8
 80040ee:	d1f8      	bne.n	80040e2 <_strtol_l.isra.0+0x1e>
 80040f0:	2c2d      	cmp	r4, #45	; 0x2d
 80040f2:	d134      	bne.n	800415e <_strtol_l.isra.0+0x9a>
 80040f4:	f89e 4000 	ldrb.w	r4, [lr]
 80040f8:	f04f 0801 	mov.w	r8, #1
 80040fc:	f106 0e02 	add.w	lr, r6, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d05c      	beq.n	80041be <_strtol_l.isra.0+0xfa>
 8004104:	2b10      	cmp	r3, #16
 8004106:	d10c      	bne.n	8004122 <_strtol_l.isra.0+0x5e>
 8004108:	2c30      	cmp	r4, #48	; 0x30
 800410a:	d10a      	bne.n	8004122 <_strtol_l.isra.0+0x5e>
 800410c:	f89e 4000 	ldrb.w	r4, [lr]
 8004110:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004114:	2c58      	cmp	r4, #88	; 0x58
 8004116:	d14d      	bne.n	80041b4 <_strtol_l.isra.0+0xf0>
 8004118:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800411c:	2310      	movs	r3, #16
 800411e:	f10e 0e02 	add.w	lr, lr, #2
 8004122:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8004126:	f10c 3cff 	add.w	ip, ip, #4294967295
 800412a:	2600      	movs	r6, #0
 800412c:	fbbc f9f3 	udiv	r9, ip, r3
 8004130:	4635      	mov	r5, r6
 8004132:	fb03 ca19 	mls	sl, r3, r9, ip
 8004136:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800413a:	2f09      	cmp	r7, #9
 800413c:	d818      	bhi.n	8004170 <_strtol_l.isra.0+0xac>
 800413e:	463c      	mov	r4, r7
 8004140:	42a3      	cmp	r3, r4
 8004142:	dd24      	ble.n	800418e <_strtol_l.isra.0+0xca>
 8004144:	2e00      	cmp	r6, #0
 8004146:	db1f      	blt.n	8004188 <_strtol_l.isra.0+0xc4>
 8004148:	45a9      	cmp	r9, r5
 800414a:	d31d      	bcc.n	8004188 <_strtol_l.isra.0+0xc4>
 800414c:	d101      	bne.n	8004152 <_strtol_l.isra.0+0x8e>
 800414e:	45a2      	cmp	sl, r4
 8004150:	db1a      	blt.n	8004188 <_strtol_l.isra.0+0xc4>
 8004152:	fb05 4503 	mla	r5, r5, r3, r4
 8004156:	2601      	movs	r6, #1
 8004158:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800415c:	e7eb      	b.n	8004136 <_strtol_l.isra.0+0x72>
 800415e:	2c2b      	cmp	r4, #43	; 0x2b
 8004160:	bf08      	it	eq
 8004162:	f89e 4000 	ldrbeq.w	r4, [lr]
 8004166:	46a8      	mov	r8, r5
 8004168:	bf08      	it	eq
 800416a:	f106 0e02 	addeq.w	lr, r6, #2
 800416e:	e7c7      	b.n	8004100 <_strtol_l.isra.0+0x3c>
 8004170:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8004174:	2f19      	cmp	r7, #25
 8004176:	d801      	bhi.n	800417c <_strtol_l.isra.0+0xb8>
 8004178:	3c37      	subs	r4, #55	; 0x37
 800417a:	e7e1      	b.n	8004140 <_strtol_l.isra.0+0x7c>
 800417c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8004180:	2f19      	cmp	r7, #25
 8004182:	d804      	bhi.n	800418e <_strtol_l.isra.0+0xca>
 8004184:	3c57      	subs	r4, #87	; 0x57
 8004186:	e7db      	b.n	8004140 <_strtol_l.isra.0+0x7c>
 8004188:	f04f 36ff 	mov.w	r6, #4294967295
 800418c:	e7e4      	b.n	8004158 <_strtol_l.isra.0+0x94>
 800418e:	2e00      	cmp	r6, #0
 8004190:	da05      	bge.n	800419e <_strtol_l.isra.0+0xda>
 8004192:	2322      	movs	r3, #34	; 0x22
 8004194:	6003      	str	r3, [r0, #0]
 8004196:	4665      	mov	r5, ip
 8004198:	b942      	cbnz	r2, 80041ac <_strtol_l.isra.0+0xe8>
 800419a:	4628      	mov	r0, r5
 800419c:	e79d      	b.n	80040da <_strtol_l.isra.0+0x16>
 800419e:	f1b8 0f00 	cmp.w	r8, #0
 80041a2:	d000      	beq.n	80041a6 <_strtol_l.isra.0+0xe2>
 80041a4:	426d      	negs	r5, r5
 80041a6:	2a00      	cmp	r2, #0
 80041a8:	d0f7      	beq.n	800419a <_strtol_l.isra.0+0xd6>
 80041aa:	b10e      	cbz	r6, 80041b0 <_strtol_l.isra.0+0xec>
 80041ac:	f10e 31ff 	add.w	r1, lr, #4294967295
 80041b0:	6011      	str	r1, [r2, #0]
 80041b2:	e7f2      	b.n	800419a <_strtol_l.isra.0+0xd6>
 80041b4:	2430      	movs	r4, #48	; 0x30
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1b3      	bne.n	8004122 <_strtol_l.isra.0+0x5e>
 80041ba:	2308      	movs	r3, #8
 80041bc:	e7b1      	b.n	8004122 <_strtol_l.isra.0+0x5e>
 80041be:	2c30      	cmp	r4, #48	; 0x30
 80041c0:	d0a4      	beq.n	800410c <_strtol_l.isra.0+0x48>
 80041c2:	230a      	movs	r3, #10
 80041c4:	e7ad      	b.n	8004122 <_strtol_l.isra.0+0x5e>
 80041c6:	bf00      	nop
 80041c8:	080046cb 	.word	0x080046cb

080041cc <_strtol_r>:
 80041cc:	f7ff bf7a 	b.w	80040c4 <_strtol_l.isra.0>

080041d0 <_strtoul_l.isra.0>:
 80041d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80041d4:	4e3b      	ldr	r6, [pc, #236]	; (80042c4 <_strtoul_l.isra.0+0xf4>)
 80041d6:	4686      	mov	lr, r0
 80041d8:	468c      	mov	ip, r1
 80041da:	4660      	mov	r0, ip
 80041dc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80041e0:	5da5      	ldrb	r5, [r4, r6]
 80041e2:	f015 0508 	ands.w	r5, r5, #8
 80041e6:	d1f8      	bne.n	80041da <_strtoul_l.isra.0+0xa>
 80041e8:	2c2d      	cmp	r4, #45	; 0x2d
 80041ea:	d134      	bne.n	8004256 <_strtoul_l.isra.0+0x86>
 80041ec:	f89c 4000 	ldrb.w	r4, [ip]
 80041f0:	f04f 0801 	mov.w	r8, #1
 80041f4:	f100 0c02 	add.w	ip, r0, #2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d05e      	beq.n	80042ba <_strtoul_l.isra.0+0xea>
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d10c      	bne.n	800421a <_strtoul_l.isra.0+0x4a>
 8004200:	2c30      	cmp	r4, #48	; 0x30
 8004202:	d10a      	bne.n	800421a <_strtoul_l.isra.0+0x4a>
 8004204:	f89c 0000 	ldrb.w	r0, [ip]
 8004208:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800420c:	2858      	cmp	r0, #88	; 0x58
 800420e:	d14f      	bne.n	80042b0 <_strtoul_l.isra.0+0xe0>
 8004210:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8004214:	2310      	movs	r3, #16
 8004216:	f10c 0c02 	add.w	ip, ip, #2
 800421a:	f04f 37ff 	mov.w	r7, #4294967295
 800421e:	2500      	movs	r5, #0
 8004220:	fbb7 f7f3 	udiv	r7, r7, r3
 8004224:	fb03 f907 	mul.w	r9, r3, r7
 8004228:	ea6f 0909 	mvn.w	r9, r9
 800422c:	4628      	mov	r0, r5
 800422e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8004232:	2e09      	cmp	r6, #9
 8004234:	d818      	bhi.n	8004268 <_strtoul_l.isra.0+0x98>
 8004236:	4634      	mov	r4, r6
 8004238:	42a3      	cmp	r3, r4
 800423a:	dd24      	ble.n	8004286 <_strtoul_l.isra.0+0xb6>
 800423c:	2d00      	cmp	r5, #0
 800423e:	db1f      	blt.n	8004280 <_strtoul_l.isra.0+0xb0>
 8004240:	4287      	cmp	r7, r0
 8004242:	d31d      	bcc.n	8004280 <_strtoul_l.isra.0+0xb0>
 8004244:	d101      	bne.n	800424a <_strtoul_l.isra.0+0x7a>
 8004246:	45a1      	cmp	r9, r4
 8004248:	db1a      	blt.n	8004280 <_strtoul_l.isra.0+0xb0>
 800424a:	fb00 4003 	mla	r0, r0, r3, r4
 800424e:	2501      	movs	r5, #1
 8004250:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004254:	e7eb      	b.n	800422e <_strtoul_l.isra.0+0x5e>
 8004256:	2c2b      	cmp	r4, #43	; 0x2b
 8004258:	bf08      	it	eq
 800425a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800425e:	46a8      	mov	r8, r5
 8004260:	bf08      	it	eq
 8004262:	f100 0c02 	addeq.w	ip, r0, #2
 8004266:	e7c7      	b.n	80041f8 <_strtoul_l.isra.0+0x28>
 8004268:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800426c:	2e19      	cmp	r6, #25
 800426e:	d801      	bhi.n	8004274 <_strtoul_l.isra.0+0xa4>
 8004270:	3c37      	subs	r4, #55	; 0x37
 8004272:	e7e1      	b.n	8004238 <_strtoul_l.isra.0+0x68>
 8004274:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8004278:	2e19      	cmp	r6, #25
 800427a:	d804      	bhi.n	8004286 <_strtoul_l.isra.0+0xb6>
 800427c:	3c57      	subs	r4, #87	; 0x57
 800427e:	e7db      	b.n	8004238 <_strtoul_l.isra.0+0x68>
 8004280:	f04f 35ff 	mov.w	r5, #4294967295
 8004284:	e7e4      	b.n	8004250 <_strtoul_l.isra.0+0x80>
 8004286:	2d00      	cmp	r5, #0
 8004288:	da07      	bge.n	800429a <_strtoul_l.isra.0+0xca>
 800428a:	2322      	movs	r3, #34	; 0x22
 800428c:	f8ce 3000 	str.w	r3, [lr]
 8004290:	f04f 30ff 	mov.w	r0, #4294967295
 8004294:	b942      	cbnz	r2, 80042a8 <_strtoul_l.isra.0+0xd8>
 8004296:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800429a:	f1b8 0f00 	cmp.w	r8, #0
 800429e:	d000      	beq.n	80042a2 <_strtoul_l.isra.0+0xd2>
 80042a0:	4240      	negs	r0, r0
 80042a2:	2a00      	cmp	r2, #0
 80042a4:	d0f7      	beq.n	8004296 <_strtoul_l.isra.0+0xc6>
 80042a6:	b10d      	cbz	r5, 80042ac <_strtoul_l.isra.0+0xdc>
 80042a8:	f10c 31ff 	add.w	r1, ip, #4294967295
 80042ac:	6011      	str	r1, [r2, #0]
 80042ae:	e7f2      	b.n	8004296 <_strtoul_l.isra.0+0xc6>
 80042b0:	2430      	movs	r4, #48	; 0x30
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1b1      	bne.n	800421a <_strtoul_l.isra.0+0x4a>
 80042b6:	2308      	movs	r3, #8
 80042b8:	e7af      	b.n	800421a <_strtoul_l.isra.0+0x4a>
 80042ba:	2c30      	cmp	r4, #48	; 0x30
 80042bc:	d0a2      	beq.n	8004204 <_strtoul_l.isra.0+0x34>
 80042be:	230a      	movs	r3, #10
 80042c0:	e7ab      	b.n	800421a <_strtoul_l.isra.0+0x4a>
 80042c2:	bf00      	nop
 80042c4:	080046cb 	.word	0x080046cb

080042c8 <_strtoul_r>:
 80042c8:	f7ff bf82 	b.w	80041d0 <_strtoul_l.isra.0>

080042cc <__submore>:
 80042cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042d0:	460c      	mov	r4, r1
 80042d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80042d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042d8:	4299      	cmp	r1, r3
 80042da:	d11d      	bne.n	8004318 <__submore+0x4c>
 80042dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80042e0:	f7fe fae8 	bl	80028b4 <_malloc_r>
 80042e4:	b918      	cbnz	r0, 80042ee <__submore+0x22>
 80042e6:	f04f 30ff 	mov.w	r0, #4294967295
 80042ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042f2:	63a3      	str	r3, [r4, #56]	; 0x38
 80042f4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80042f8:	6360      	str	r0, [r4, #52]	; 0x34
 80042fa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80042fe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004302:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8004306:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800430a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800430e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8004312:	6020      	str	r0, [r4, #0]
 8004314:	2000      	movs	r0, #0
 8004316:	e7e8      	b.n	80042ea <__submore+0x1e>
 8004318:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800431a:	0077      	lsls	r7, r6, #1
 800431c:	463a      	mov	r2, r7
 800431e:	f000 f90b 	bl	8004538 <_realloc_r>
 8004322:	4605      	mov	r5, r0
 8004324:	2800      	cmp	r0, #0
 8004326:	d0de      	beq.n	80042e6 <__submore+0x1a>
 8004328:	eb00 0806 	add.w	r8, r0, r6
 800432c:	4601      	mov	r1, r0
 800432e:	4632      	mov	r2, r6
 8004330:	4640      	mov	r0, r8
 8004332:	f000 f8f3 	bl	800451c <memcpy>
 8004336:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800433a:	f8c4 8000 	str.w	r8, [r4]
 800433e:	e7e9      	b.n	8004314 <__submore+0x48>

08004340 <_ungetc_r>:
 8004340:	b570      	push	{r4, r5, r6, lr}
 8004342:	4614      	mov	r4, r2
 8004344:	1c4a      	adds	r2, r1, #1
 8004346:	4606      	mov	r6, r0
 8004348:	460d      	mov	r5, r1
 800434a:	d103      	bne.n	8004354 <_ungetc_r+0x14>
 800434c:	f04f 35ff 	mov.w	r5, #4294967295
 8004350:	4628      	mov	r0, r5
 8004352:	bd70      	pop	{r4, r5, r6, pc}
 8004354:	b118      	cbz	r0, 800435e <_ungetc_r+0x1e>
 8004356:	6983      	ldr	r3, [r0, #24]
 8004358:	b90b      	cbnz	r3, 800435e <_ungetc_r+0x1e>
 800435a:	f7fe fe6d 	bl	8003038 <__sinit>
 800435e:	4b41      	ldr	r3, [pc, #260]	; (8004464 <_ungetc_r+0x124>)
 8004360:	429c      	cmp	r4, r3
 8004362:	d11d      	bne.n	80043a0 <_ungetc_r+0x60>
 8004364:	6874      	ldr	r4, [r6, #4]
 8004366:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004368:	07db      	lsls	r3, r3, #31
 800436a:	d405      	bmi.n	8004378 <_ungetc_r+0x38>
 800436c:	89a3      	ldrh	r3, [r4, #12]
 800436e:	0598      	lsls	r0, r3, #22
 8004370:	d402      	bmi.n	8004378 <_ungetc_r+0x38>
 8004372:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004374:	f7fe ff1b 	bl	80031ae <__retarget_lock_acquire_recursive>
 8004378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800437c:	f023 0320 	bic.w	r3, r3, #32
 8004380:	0759      	lsls	r1, r3, #29
 8004382:	81a3      	strh	r3, [r4, #12]
 8004384:	b29a      	uxth	r2, r3
 8004386:	d42d      	bmi.n	80043e4 <_ungetc_r+0xa4>
 8004388:	06d3      	lsls	r3, r2, #27
 800438a:	d413      	bmi.n	80043b4 <_ungetc_r+0x74>
 800438c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800438e:	07dd      	lsls	r5, r3, #31
 8004390:	d4dc      	bmi.n	800434c <_ungetc_r+0xc>
 8004392:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004396:	d1d9      	bne.n	800434c <_ungetc_r+0xc>
 8004398:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800439a:	f7fe ff09 	bl	80031b0 <__retarget_lock_release_recursive>
 800439e:	e7d5      	b.n	800434c <_ungetc_r+0xc>
 80043a0:	4b31      	ldr	r3, [pc, #196]	; (8004468 <_ungetc_r+0x128>)
 80043a2:	429c      	cmp	r4, r3
 80043a4:	d101      	bne.n	80043aa <_ungetc_r+0x6a>
 80043a6:	68b4      	ldr	r4, [r6, #8]
 80043a8:	e7dd      	b.n	8004366 <_ungetc_r+0x26>
 80043aa:	4b30      	ldr	r3, [pc, #192]	; (800446c <_ungetc_r+0x12c>)
 80043ac:	429c      	cmp	r4, r3
 80043ae:	bf08      	it	eq
 80043b0:	68f4      	ldreq	r4, [r6, #12]
 80043b2:	e7d8      	b.n	8004366 <_ungetc_r+0x26>
 80043b4:	0710      	lsls	r0, r2, #28
 80043b6:	d511      	bpl.n	80043dc <_ungetc_r+0x9c>
 80043b8:	4621      	mov	r1, r4
 80043ba:	4630      	mov	r0, r6
 80043bc:	f7fe fd96 	bl	8002eec <_fflush_r>
 80043c0:	b130      	cbz	r0, 80043d0 <_ungetc_r+0x90>
 80043c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80043c4:	07d9      	lsls	r1, r3, #31
 80043c6:	d4c1      	bmi.n	800434c <_ungetc_r+0xc>
 80043c8:	89a3      	ldrh	r3, [r4, #12]
 80043ca:	f413 7f00 	tst.w	r3, #512	; 0x200
 80043ce:	e7e2      	b.n	8004396 <_ungetc_r+0x56>
 80043d0:	89a3      	ldrh	r3, [r4, #12]
 80043d2:	60a0      	str	r0, [r4, #8]
 80043d4:	f023 0308 	bic.w	r3, r3, #8
 80043d8:	81a3      	strh	r3, [r4, #12]
 80043da:	61a0      	str	r0, [r4, #24]
 80043dc:	89a3      	ldrh	r3, [r4, #12]
 80043de:	f043 0304 	orr.w	r3, r3, #4
 80043e2:	81a3      	strh	r3, [r4, #12]
 80043e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043e6:	6862      	ldr	r2, [r4, #4]
 80043e8:	b2ed      	uxtb	r5, r5
 80043ea:	b1d3      	cbz	r3, 8004422 <_ungetc_r+0xe2>
 80043ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80043ee:	4293      	cmp	r3, r2
 80043f0:	dc05      	bgt.n	80043fe <_ungetc_r+0xbe>
 80043f2:	4621      	mov	r1, r4
 80043f4:	4630      	mov	r0, r6
 80043f6:	f7ff ff69 	bl	80042cc <__submore>
 80043fa:	2800      	cmp	r0, #0
 80043fc:	d1e1      	bne.n	80043c2 <_ungetc_r+0x82>
 80043fe:	6823      	ldr	r3, [r4, #0]
 8004400:	1e5a      	subs	r2, r3, #1
 8004402:	6022      	str	r2, [r4, #0]
 8004404:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004408:	6863      	ldr	r3, [r4, #4]
 800440a:	3301      	adds	r3, #1
 800440c:	6063      	str	r3, [r4, #4]
 800440e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004410:	07da      	lsls	r2, r3, #31
 8004412:	d49d      	bmi.n	8004350 <_ungetc_r+0x10>
 8004414:	89a3      	ldrh	r3, [r4, #12]
 8004416:	059b      	lsls	r3, r3, #22
 8004418:	d49a      	bmi.n	8004350 <_ungetc_r+0x10>
 800441a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800441c:	f7fe fec8 	bl	80031b0 <__retarget_lock_release_recursive>
 8004420:	e796      	b.n	8004350 <_ungetc_r+0x10>
 8004422:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8004424:	6920      	ldr	r0, [r4, #16]
 8004426:	6823      	ldr	r3, [r4, #0]
 8004428:	f001 0101 	and.w	r1, r1, #1
 800442c:	b160      	cbz	r0, 8004448 <_ungetc_r+0x108>
 800442e:	4298      	cmp	r0, r3
 8004430:	d20a      	bcs.n	8004448 <_ungetc_r+0x108>
 8004432:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8004436:	42a8      	cmp	r0, r5
 8004438:	d106      	bne.n	8004448 <_ungetc_r+0x108>
 800443a:	3b01      	subs	r3, #1
 800443c:	3201      	adds	r2, #1
 800443e:	6023      	str	r3, [r4, #0]
 8004440:	6062      	str	r2, [r4, #4]
 8004442:	2900      	cmp	r1, #0
 8004444:	d184      	bne.n	8004350 <_ungetc_r+0x10>
 8004446:	e7e5      	b.n	8004414 <_ungetc_r+0xd4>
 8004448:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800444c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004450:	6363      	str	r3, [r4, #52]	; 0x34
 8004452:	2303      	movs	r3, #3
 8004454:	63a3      	str	r3, [r4, #56]	; 0x38
 8004456:	4623      	mov	r3, r4
 8004458:	f803 5f46 	strb.w	r5, [r3, #70]!
 800445c:	6023      	str	r3, [r4, #0]
 800445e:	2301      	movs	r3, #1
 8004460:	6063      	str	r3, [r4, #4]
 8004462:	e7ee      	b.n	8004442 <_ungetc_r+0x102>
 8004464:	0800463c 	.word	0x0800463c
 8004468:	0800465c 	.word	0x0800465c
 800446c:	0800461c 	.word	0x0800461c

08004470 <_write_r>:
 8004470:	b538      	push	{r3, r4, r5, lr}
 8004472:	4d07      	ldr	r5, [pc, #28]	; (8004490 <_write_r+0x20>)
 8004474:	4604      	mov	r4, r0
 8004476:	4608      	mov	r0, r1
 8004478:	4611      	mov	r1, r2
 800447a:	2200      	movs	r2, #0
 800447c:	602a      	str	r2, [r5, #0]
 800447e:	461a      	mov	r2, r3
 8004480:	f7fc fbef 	bl	8000c62 <_write>
 8004484:	1c43      	adds	r3, r0, #1
 8004486:	d102      	bne.n	800448e <_write_r+0x1e>
 8004488:	682b      	ldr	r3, [r5, #0]
 800448a:	b103      	cbz	r3, 800448e <_write_r+0x1e>
 800448c:	6023      	str	r3, [r4, #0]
 800448e:	bd38      	pop	{r3, r4, r5, pc}
 8004490:	200000f4 	.word	0x200000f4

08004494 <_close_r>:
 8004494:	b538      	push	{r3, r4, r5, lr}
 8004496:	4d06      	ldr	r5, [pc, #24]	; (80044b0 <_close_r+0x1c>)
 8004498:	2300      	movs	r3, #0
 800449a:	4604      	mov	r4, r0
 800449c:	4608      	mov	r0, r1
 800449e:	602b      	str	r3, [r5, #0]
 80044a0:	f7fc fb3a 	bl	8000b18 <_close>
 80044a4:	1c43      	adds	r3, r0, #1
 80044a6:	d102      	bne.n	80044ae <_close_r+0x1a>
 80044a8:	682b      	ldr	r3, [r5, #0]
 80044aa:	b103      	cbz	r3, 80044ae <_close_r+0x1a>
 80044ac:	6023      	str	r3, [r4, #0]
 80044ae:	bd38      	pop	{r3, r4, r5, pc}
 80044b0:	200000f4 	.word	0x200000f4

080044b4 <_fstat_r>:
 80044b4:	b538      	push	{r3, r4, r5, lr}
 80044b6:	4d07      	ldr	r5, [pc, #28]	; (80044d4 <_fstat_r+0x20>)
 80044b8:	2300      	movs	r3, #0
 80044ba:	4604      	mov	r4, r0
 80044bc:	4608      	mov	r0, r1
 80044be:	4611      	mov	r1, r2
 80044c0:	602b      	str	r3, [r5, #0]
 80044c2:	f7fc fb35 	bl	8000b30 <_fstat>
 80044c6:	1c43      	adds	r3, r0, #1
 80044c8:	d102      	bne.n	80044d0 <_fstat_r+0x1c>
 80044ca:	682b      	ldr	r3, [r5, #0]
 80044cc:	b103      	cbz	r3, 80044d0 <_fstat_r+0x1c>
 80044ce:	6023      	str	r3, [r4, #0]
 80044d0:	bd38      	pop	{r3, r4, r5, pc}
 80044d2:	bf00      	nop
 80044d4:	200000f4 	.word	0x200000f4

080044d8 <_isatty_r>:
 80044d8:	b538      	push	{r3, r4, r5, lr}
 80044da:	4d06      	ldr	r5, [pc, #24]	; (80044f4 <_isatty_r+0x1c>)
 80044dc:	2300      	movs	r3, #0
 80044de:	4604      	mov	r4, r0
 80044e0:	4608      	mov	r0, r1
 80044e2:	602b      	str	r3, [r5, #0]
 80044e4:	f7fc fb34 	bl	8000b50 <_isatty>
 80044e8:	1c43      	adds	r3, r0, #1
 80044ea:	d102      	bne.n	80044f2 <_isatty_r+0x1a>
 80044ec:	682b      	ldr	r3, [r5, #0]
 80044ee:	b103      	cbz	r3, 80044f2 <_isatty_r+0x1a>
 80044f0:	6023      	str	r3, [r4, #0]
 80044f2:	bd38      	pop	{r3, r4, r5, pc}
 80044f4:	200000f4 	.word	0x200000f4

080044f8 <_lseek_r>:
 80044f8:	b538      	push	{r3, r4, r5, lr}
 80044fa:	4d07      	ldr	r5, [pc, #28]	; (8004518 <_lseek_r+0x20>)
 80044fc:	4604      	mov	r4, r0
 80044fe:	4608      	mov	r0, r1
 8004500:	4611      	mov	r1, r2
 8004502:	2200      	movs	r2, #0
 8004504:	602a      	str	r2, [r5, #0]
 8004506:	461a      	mov	r2, r3
 8004508:	f7fc fb2d 	bl	8000b66 <_lseek>
 800450c:	1c43      	adds	r3, r0, #1
 800450e:	d102      	bne.n	8004516 <_lseek_r+0x1e>
 8004510:	682b      	ldr	r3, [r5, #0]
 8004512:	b103      	cbz	r3, 8004516 <_lseek_r+0x1e>
 8004514:	6023      	str	r3, [r4, #0]
 8004516:	bd38      	pop	{r3, r4, r5, pc}
 8004518:	200000f4 	.word	0x200000f4

0800451c <memcpy>:
 800451c:	440a      	add	r2, r1
 800451e:	4291      	cmp	r1, r2
 8004520:	f100 33ff 	add.w	r3, r0, #4294967295
 8004524:	d100      	bne.n	8004528 <memcpy+0xc>
 8004526:	4770      	bx	lr
 8004528:	b510      	push	{r4, lr}
 800452a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800452e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004532:	4291      	cmp	r1, r2
 8004534:	d1f9      	bne.n	800452a <memcpy+0xe>
 8004536:	bd10      	pop	{r4, pc}

08004538 <_realloc_r>:
 8004538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453a:	4607      	mov	r7, r0
 800453c:	4614      	mov	r4, r2
 800453e:	460e      	mov	r6, r1
 8004540:	b921      	cbnz	r1, 800454c <_realloc_r+0x14>
 8004542:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004546:	4611      	mov	r1, r2
 8004548:	f7fe b9b4 	b.w	80028b4 <_malloc_r>
 800454c:	b922      	cbnz	r2, 8004558 <_realloc_r+0x20>
 800454e:	f7fe f961 	bl	8002814 <_free_r>
 8004552:	4625      	mov	r5, r4
 8004554:	4628      	mov	r0, r5
 8004556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004558:	f000 f826 	bl	80045a8 <_malloc_usable_size_r>
 800455c:	42a0      	cmp	r0, r4
 800455e:	d20f      	bcs.n	8004580 <_realloc_r+0x48>
 8004560:	4621      	mov	r1, r4
 8004562:	4638      	mov	r0, r7
 8004564:	f7fe f9a6 	bl	80028b4 <_malloc_r>
 8004568:	4605      	mov	r5, r0
 800456a:	2800      	cmp	r0, #0
 800456c:	d0f2      	beq.n	8004554 <_realloc_r+0x1c>
 800456e:	4631      	mov	r1, r6
 8004570:	4622      	mov	r2, r4
 8004572:	f7ff ffd3 	bl	800451c <memcpy>
 8004576:	4631      	mov	r1, r6
 8004578:	4638      	mov	r0, r7
 800457a:	f7fe f94b 	bl	8002814 <_free_r>
 800457e:	e7e9      	b.n	8004554 <_realloc_r+0x1c>
 8004580:	4635      	mov	r5, r6
 8004582:	e7e7      	b.n	8004554 <_realloc_r+0x1c>

08004584 <_read_r>:
 8004584:	b538      	push	{r3, r4, r5, lr}
 8004586:	4d07      	ldr	r5, [pc, #28]	; (80045a4 <_read_r+0x20>)
 8004588:	4604      	mov	r4, r0
 800458a:	4608      	mov	r0, r1
 800458c:	4611      	mov	r1, r2
 800458e:	2200      	movs	r2, #0
 8004590:	602a      	str	r2, [r5, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	f7fc fb3c 	bl	8000c10 <_read>
 8004598:	1c43      	adds	r3, r0, #1
 800459a:	d102      	bne.n	80045a2 <_read_r+0x1e>
 800459c:	682b      	ldr	r3, [r5, #0]
 800459e:	b103      	cbz	r3, 80045a2 <_read_r+0x1e>
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	bd38      	pop	{r3, r4, r5, pc}
 80045a4:	200000f4 	.word	0x200000f4

080045a8 <_malloc_usable_size_r>:
 80045a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045ac:	1f18      	subs	r0, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	bfbc      	itt	lt
 80045b2:	580b      	ldrlt	r3, [r1, r0]
 80045b4:	18c0      	addlt	r0, r0, r3
 80045b6:	4770      	bx	lr

080045b8 <_init>:
 80045b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ba:	bf00      	nop
 80045bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045be:	bc08      	pop	{r3}
 80045c0:	469e      	mov	lr, r3
 80045c2:	4770      	bx	lr

080045c4 <_fini>:
 80045c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045c6:	bf00      	nop
 80045c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045ca:	bc08      	pop	{r3}
 80045cc:	469e      	mov	lr, r3
 80045ce:	4770      	bx	lr
