;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD 810, 60
	ADD 210, 30
	SUB @-127, 100
	CMP -207, <-120
	ADD <-30, 9
	SLT 20, @12
	SUB @127, 106
	MOV -1, <-20
	SUB @127, 106
	ADD #270, <1
	CMP @121, 103
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 103
	SUB @-127, 100
	SUB @121, 103
	DJN -1, @-20
	CMP @-127, 100
	DAT #200, <0
	CMP 200, @0
	SUB #72, @201
	SUB -207, <-120
	SUB @-127, 100
	SUB 12, @10
	CMP @-127, 100
	SPL 20, <12
	JMN 0, #-404
	DJN 110, 9
	CMP @0, @2
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB @121, 106
	JMN 0, #-404
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
	ADD 210, 60
	ADD 210, 30
	ADD 210, 30
