
Tx_M4_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044c8  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08104760  08104760  00005760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08104780  08104780  00005780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08104788  08104788  00005788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0810478c  0810478c  0000578c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000038  10000000  08104790  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000000c4  10000038  081047c8  00006038  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  100000fc  081047c8  000060fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000ba19  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001e0f  00000000  00000000  00011a81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000ab8  00000000  00000000  00013890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000007fd  00000000  00000000  00014348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000399b1  00000000  00000000  00014b45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000d587  00000000  00000000  0004e4f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017d1cd  00000000  00000000  0005ba7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d8c4a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002b48  00000000  00000000  001d8c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000056  00000000  00000000  001db7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000038 	.word	0x10000038
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08104748 	.word	0x08104748

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	1000003c 	.word	0x1000003c
 81002d4:	08104748 	.word	0x08104748

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b96a 	b.w	81005c4 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	460c      	mov	r4, r1
 8100310:	2b00      	cmp	r3, #0
 8100312:	d14e      	bne.n	81003b2 <__udivmoddi4+0xaa>
 8100314:	4694      	mov	ip, r2
 8100316:	458c      	cmp	ip, r1
 8100318:	4686      	mov	lr, r0
 810031a:	fab2 f282 	clz	r2, r2
 810031e:	d962      	bls.n	81003e6 <__udivmoddi4+0xde>
 8100320:	b14a      	cbz	r2, 8100336 <__udivmoddi4+0x2e>
 8100322:	f1c2 0320 	rsb	r3, r2, #32
 8100326:	4091      	lsls	r1, r2
 8100328:	fa20 f303 	lsr.w	r3, r0, r3
 810032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8100330:	4319      	orrs	r1, r3
 8100332:	fa00 fe02 	lsl.w	lr, r0, r2
 8100336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 810033a:	fa1f f68c 	uxth.w	r6, ip
 810033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8100342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100346:	fb07 1114 	mls	r1, r7, r4, r1
 810034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810034e:	fb04 f106 	mul.w	r1, r4, r6
 8100352:	4299      	cmp	r1, r3
 8100354:	d90a      	bls.n	810036c <__udivmoddi4+0x64>
 8100356:	eb1c 0303 	adds.w	r3, ip, r3
 810035a:	f104 30ff 	add.w	r0, r4, #4294967295
 810035e:	f080 8112 	bcs.w	8100586 <__udivmoddi4+0x27e>
 8100362:	4299      	cmp	r1, r3
 8100364:	f240 810f 	bls.w	8100586 <__udivmoddi4+0x27e>
 8100368:	3c02      	subs	r4, #2
 810036a:	4463      	add	r3, ip
 810036c:	1a59      	subs	r1, r3, r1
 810036e:	fa1f f38e 	uxth.w	r3, lr
 8100372:	fbb1 f0f7 	udiv	r0, r1, r7
 8100376:	fb07 1110 	mls	r1, r7, r0, r1
 810037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810037e:	fb00 f606 	mul.w	r6, r0, r6
 8100382:	429e      	cmp	r6, r3
 8100384:	d90a      	bls.n	810039c <__udivmoddi4+0x94>
 8100386:	eb1c 0303 	adds.w	r3, ip, r3
 810038a:	f100 31ff 	add.w	r1, r0, #4294967295
 810038e:	f080 80fc 	bcs.w	810058a <__udivmoddi4+0x282>
 8100392:	429e      	cmp	r6, r3
 8100394:	f240 80f9 	bls.w	810058a <__udivmoddi4+0x282>
 8100398:	4463      	add	r3, ip
 810039a:	3802      	subs	r0, #2
 810039c:	1b9b      	subs	r3, r3, r6
 810039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 81003a2:	2100      	movs	r1, #0
 81003a4:	b11d      	cbz	r5, 81003ae <__udivmoddi4+0xa6>
 81003a6:	40d3      	lsrs	r3, r2
 81003a8:	2200      	movs	r2, #0
 81003aa:	e9c5 3200 	strd	r3, r2, [r5]
 81003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003b2:	428b      	cmp	r3, r1
 81003b4:	d905      	bls.n	81003c2 <__udivmoddi4+0xba>
 81003b6:	b10d      	cbz	r5, 81003bc <__udivmoddi4+0xb4>
 81003b8:	e9c5 0100 	strd	r0, r1, [r5]
 81003bc:	2100      	movs	r1, #0
 81003be:	4608      	mov	r0, r1
 81003c0:	e7f5      	b.n	81003ae <__udivmoddi4+0xa6>
 81003c2:	fab3 f183 	clz	r1, r3
 81003c6:	2900      	cmp	r1, #0
 81003c8:	d146      	bne.n	8100458 <__udivmoddi4+0x150>
 81003ca:	42a3      	cmp	r3, r4
 81003cc:	d302      	bcc.n	81003d4 <__udivmoddi4+0xcc>
 81003ce:	4290      	cmp	r0, r2
 81003d0:	f0c0 80f0 	bcc.w	81005b4 <__udivmoddi4+0x2ac>
 81003d4:	1a86      	subs	r6, r0, r2
 81003d6:	eb64 0303 	sbc.w	r3, r4, r3
 81003da:	2001      	movs	r0, #1
 81003dc:	2d00      	cmp	r5, #0
 81003de:	d0e6      	beq.n	81003ae <__udivmoddi4+0xa6>
 81003e0:	e9c5 6300 	strd	r6, r3, [r5]
 81003e4:	e7e3      	b.n	81003ae <__udivmoddi4+0xa6>
 81003e6:	2a00      	cmp	r2, #0
 81003e8:	f040 8090 	bne.w	810050c <__udivmoddi4+0x204>
 81003ec:	eba1 040c 	sub.w	r4, r1, ip
 81003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 81003f4:	fa1f f78c 	uxth.w	r7, ip
 81003f8:	2101      	movs	r1, #1
 81003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 81003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8100402:	fb08 4416 	mls	r4, r8, r6, r4
 8100406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 810040a:	fb07 f006 	mul.w	r0, r7, r6
 810040e:	4298      	cmp	r0, r3
 8100410:	d908      	bls.n	8100424 <__udivmoddi4+0x11c>
 8100412:	eb1c 0303 	adds.w	r3, ip, r3
 8100416:	f106 34ff 	add.w	r4, r6, #4294967295
 810041a:	d202      	bcs.n	8100422 <__udivmoddi4+0x11a>
 810041c:	4298      	cmp	r0, r3
 810041e:	f200 80cd 	bhi.w	81005bc <__udivmoddi4+0x2b4>
 8100422:	4626      	mov	r6, r4
 8100424:	1a1c      	subs	r4, r3, r0
 8100426:	fa1f f38e 	uxth.w	r3, lr
 810042a:	fbb4 f0f8 	udiv	r0, r4, r8
 810042e:	fb08 4410 	mls	r4, r8, r0, r4
 8100432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8100436:	fb00 f707 	mul.w	r7, r0, r7
 810043a:	429f      	cmp	r7, r3
 810043c:	d908      	bls.n	8100450 <__udivmoddi4+0x148>
 810043e:	eb1c 0303 	adds.w	r3, ip, r3
 8100442:	f100 34ff 	add.w	r4, r0, #4294967295
 8100446:	d202      	bcs.n	810044e <__udivmoddi4+0x146>
 8100448:	429f      	cmp	r7, r3
 810044a:	f200 80b0 	bhi.w	81005ae <__udivmoddi4+0x2a6>
 810044e:	4620      	mov	r0, r4
 8100450:	1bdb      	subs	r3, r3, r7
 8100452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100456:	e7a5      	b.n	81003a4 <__udivmoddi4+0x9c>
 8100458:	f1c1 0620 	rsb	r6, r1, #32
 810045c:	408b      	lsls	r3, r1
 810045e:	fa22 f706 	lsr.w	r7, r2, r6
 8100462:	431f      	orrs	r7, r3
 8100464:	fa20 fc06 	lsr.w	ip, r0, r6
 8100468:	fa04 f301 	lsl.w	r3, r4, r1
 810046c:	ea43 030c 	orr.w	r3, r3, ip
 8100470:	40f4      	lsrs	r4, r6
 8100472:	fa00 f801 	lsl.w	r8, r0, r1
 8100476:	0c38      	lsrs	r0, r7, #16
 8100478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 810047c:	fbb4 fef0 	udiv	lr, r4, r0
 8100480:	fa1f fc87 	uxth.w	ip, r7
 8100484:	fb00 441e 	mls	r4, r0, lr, r4
 8100488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 810048c:	fb0e f90c 	mul.w	r9, lr, ip
 8100490:	45a1      	cmp	r9, r4
 8100492:	fa02 f201 	lsl.w	r2, r2, r1
 8100496:	d90a      	bls.n	81004ae <__udivmoddi4+0x1a6>
 8100498:	193c      	adds	r4, r7, r4
 810049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 810049e:	f080 8084 	bcs.w	81005aa <__udivmoddi4+0x2a2>
 81004a2:	45a1      	cmp	r9, r4
 81004a4:	f240 8081 	bls.w	81005aa <__udivmoddi4+0x2a2>
 81004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 81004ac:	443c      	add	r4, r7
 81004ae:	eba4 0409 	sub.w	r4, r4, r9
 81004b2:	fa1f f983 	uxth.w	r9, r3
 81004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 81004ba:	fb00 4413 	mls	r4, r0, r3, r4
 81004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 81004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 81004c6:	45a4      	cmp	ip, r4
 81004c8:	d907      	bls.n	81004da <__udivmoddi4+0x1d2>
 81004ca:	193c      	adds	r4, r7, r4
 81004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 81004d0:	d267      	bcs.n	81005a2 <__udivmoddi4+0x29a>
 81004d2:	45a4      	cmp	ip, r4
 81004d4:	d965      	bls.n	81005a2 <__udivmoddi4+0x29a>
 81004d6:	3b02      	subs	r3, #2
 81004d8:	443c      	add	r4, r7
 81004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 81004de:	fba0 9302 	umull	r9, r3, r0, r2
 81004e2:	eba4 040c 	sub.w	r4, r4, ip
 81004e6:	429c      	cmp	r4, r3
 81004e8:	46ce      	mov	lr, r9
 81004ea:	469c      	mov	ip, r3
 81004ec:	d351      	bcc.n	8100592 <__udivmoddi4+0x28a>
 81004ee:	d04e      	beq.n	810058e <__udivmoddi4+0x286>
 81004f0:	b155      	cbz	r5, 8100508 <__udivmoddi4+0x200>
 81004f2:	ebb8 030e 	subs.w	r3, r8, lr
 81004f6:	eb64 040c 	sbc.w	r4, r4, ip
 81004fa:	fa04 f606 	lsl.w	r6, r4, r6
 81004fe:	40cb      	lsrs	r3, r1
 8100500:	431e      	orrs	r6, r3
 8100502:	40cc      	lsrs	r4, r1
 8100504:	e9c5 6400 	strd	r6, r4, [r5]
 8100508:	2100      	movs	r1, #0
 810050a:	e750      	b.n	81003ae <__udivmoddi4+0xa6>
 810050c:	f1c2 0320 	rsb	r3, r2, #32
 8100510:	fa20 f103 	lsr.w	r1, r0, r3
 8100514:	fa0c fc02 	lsl.w	ip, ip, r2
 8100518:	fa24 f303 	lsr.w	r3, r4, r3
 810051c:	4094      	lsls	r4, r2
 810051e:	430c      	orrs	r4, r1
 8100520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100524:	fa00 fe02 	lsl.w	lr, r0, r2
 8100528:	fa1f f78c 	uxth.w	r7, ip
 810052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100530:	fb08 3110 	mls	r1, r8, r0, r3
 8100534:	0c23      	lsrs	r3, r4, #16
 8100536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 810053a:	fb00 f107 	mul.w	r1, r0, r7
 810053e:	4299      	cmp	r1, r3
 8100540:	d908      	bls.n	8100554 <__udivmoddi4+0x24c>
 8100542:	eb1c 0303 	adds.w	r3, ip, r3
 8100546:	f100 36ff 	add.w	r6, r0, #4294967295
 810054a:	d22c      	bcs.n	81005a6 <__udivmoddi4+0x29e>
 810054c:	4299      	cmp	r1, r3
 810054e:	d92a      	bls.n	81005a6 <__udivmoddi4+0x29e>
 8100550:	3802      	subs	r0, #2
 8100552:	4463      	add	r3, ip
 8100554:	1a5b      	subs	r3, r3, r1
 8100556:	b2a4      	uxth	r4, r4
 8100558:	fbb3 f1f8 	udiv	r1, r3, r8
 810055c:	fb08 3311 	mls	r3, r8, r1, r3
 8100560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100564:	fb01 f307 	mul.w	r3, r1, r7
 8100568:	42a3      	cmp	r3, r4
 810056a:	d908      	bls.n	810057e <__udivmoddi4+0x276>
 810056c:	eb1c 0404 	adds.w	r4, ip, r4
 8100570:	f101 36ff 	add.w	r6, r1, #4294967295
 8100574:	d213      	bcs.n	810059e <__udivmoddi4+0x296>
 8100576:	42a3      	cmp	r3, r4
 8100578:	d911      	bls.n	810059e <__udivmoddi4+0x296>
 810057a:	3902      	subs	r1, #2
 810057c:	4464      	add	r4, ip
 810057e:	1ae4      	subs	r4, r4, r3
 8100580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8100584:	e739      	b.n	81003fa <__udivmoddi4+0xf2>
 8100586:	4604      	mov	r4, r0
 8100588:	e6f0      	b.n	810036c <__udivmoddi4+0x64>
 810058a:	4608      	mov	r0, r1
 810058c:	e706      	b.n	810039c <__udivmoddi4+0x94>
 810058e:	45c8      	cmp	r8, r9
 8100590:	d2ae      	bcs.n	81004f0 <__udivmoddi4+0x1e8>
 8100592:	ebb9 0e02 	subs.w	lr, r9, r2
 8100596:	eb63 0c07 	sbc.w	ip, r3, r7
 810059a:	3801      	subs	r0, #1
 810059c:	e7a8      	b.n	81004f0 <__udivmoddi4+0x1e8>
 810059e:	4631      	mov	r1, r6
 81005a0:	e7ed      	b.n	810057e <__udivmoddi4+0x276>
 81005a2:	4603      	mov	r3, r0
 81005a4:	e799      	b.n	81004da <__udivmoddi4+0x1d2>
 81005a6:	4630      	mov	r0, r6
 81005a8:	e7d4      	b.n	8100554 <__udivmoddi4+0x24c>
 81005aa:	46d6      	mov	lr, sl
 81005ac:	e77f      	b.n	81004ae <__udivmoddi4+0x1a6>
 81005ae:	4463      	add	r3, ip
 81005b0:	3802      	subs	r0, #2
 81005b2:	e74d      	b.n	8100450 <__udivmoddi4+0x148>
 81005b4:	4606      	mov	r6, r0
 81005b6:	4623      	mov	r3, r4
 81005b8:	4608      	mov	r0, r1
 81005ba:	e70f      	b.n	81003dc <__udivmoddi4+0xd4>
 81005bc:	3e02      	subs	r6, #2
 81005be:	4463      	add	r3, ip
 81005c0:	e730      	b.n	8100424 <__udivmoddi4+0x11c>
 81005c2:	bf00      	nop

081005c4 <__aeabi_idiv0>:
 81005c4:	4770      	bx	lr
 81005c6:	bf00      	nop

081005c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81005c8:	b480      	push	{r7}
 81005ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81005cc:	4b09      	ldr	r3, [pc, #36]	@ (81005f4 <SystemInit+0x2c>)
 81005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81005d2:	4a08      	ldr	r2, [pc, #32]	@ (81005f4 <SystemInit+0x2c>)
 81005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81005dc:	4b05      	ldr	r3, [pc, #20]	@ (81005f4 <SystemInit+0x2c>)
 81005de:	691b      	ldr	r3, [r3, #16]
 81005e0:	4a04      	ldr	r2, [pc, #16]	@ (81005f4 <SystemInit+0x2c>)
 81005e2:	f043 0310 	orr.w	r3, r3, #16
 81005e6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81005e8:	bf00      	nop
 81005ea:	46bd      	mov	sp, r7
 81005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81005f0:	4770      	bx	lr
 81005f2:	bf00      	nop
 81005f4:	e000ed00 	.word	0xe000ed00

081005f8 <Tx_mode>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Tx_mode(uint8_t Adress[5]){
 81005f8:	b580      	push	{r7, lr}
 81005fa:	b084      	sub	sp, #16
 81005fc:	af02      	add	r7, sp, #8
 81005fe:	6078      	str	r0, [r7, #4]

	if(NRF_Init(&hspi1, GPIOG, GPIO_PIN_12, GPIOG, GPIO_PIN_14) != NRF_OK){
 8100600:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8100604:	9300      	str	r3, [sp, #0]
 8100606:	4b0b      	ldr	r3, [pc, #44]	@ (8100634 <Tx_mode+0x3c>)
 8100608:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 810060c:	4909      	ldr	r1, [pc, #36]	@ (8100634 <Tx_mode+0x3c>)
 810060e:	480a      	ldr	r0, [pc, #40]	@ (8100638 <Tx_mode+0x40>)
 8100610:	f000 fb62 	bl	8100cd8 <NRF_Init>
 8100614:	4603      	mov	r3, r0
 8100616:	2b00      	cmp	r3, #0
 8100618:	d001      	beq.n	810061e <Tx_mode+0x26>
		Error_Handler();
 810061a:	f000 f91d 	bl	8100858 <Error_Handler>
	}

	NRF_Reset();
 810061e:	f000 fb97 	bl	8100d50 <NRF_Reset>
	NRF_WriteRegister(NRF_REG_TX_ADDR,Adress,5);
 8100622:	2205      	movs	r2, #5
 8100624:	6879      	ldr	r1, [r7, #4]
 8100626:	2010      	movs	r0, #16
 8100628:	f000 fa20 	bl	8100a6c <NRF_WriteRegister>
	//Para enviar a mensagem usar função transmitandwait
}
 810062c:	bf00      	nop
 810062e:	3708      	adds	r7, #8
 8100630:	46bd      	mov	sp, r7
 8100632:	bd80      	pop	{r7, pc}
 8100634:	58021800 	.word	0x58021800
 8100638:	10000054 	.word	0x10000054

0810063c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 810063c:	b580      	push	{r7, lr}
 810063e:	b082      	sub	sp, #8
 8100640:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100642:	4b29      	ldr	r3, [pc, #164]	@ (81006e8 <main+0xac>)
 8100644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100648:	4a27      	ldr	r2, [pc, #156]	@ (81006e8 <main+0xac>)
 810064a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 810064e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100652:	4b25      	ldr	r3, [pc, #148]	@ (81006e8 <main+0xac>)
 8100654:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810065c:	603b      	str	r3, [r7, #0]
 810065e:	683b      	ldr	r3, [r7, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100660:	2001      	movs	r0, #1
 8100662:	f001 f921 	bl	81018a8 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100666:	f001 f9ab 	bl	81019c0 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810066a:	2201      	movs	r2, #1
 810066c:	2102      	movs	r1, #2
 810066e:	2000      	movs	r0, #0
 8100670:	f001 f92c 	bl	81018cc <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100674:	4b1d      	ldr	r3, [pc, #116]	@ (81006ec <main+0xb0>)
 8100676:	681b      	ldr	r3, [r3, #0]
 8100678:	091b      	lsrs	r3, r3, #4
 810067a:	f003 030f 	and.w	r3, r3, #15
 810067e:	2b07      	cmp	r3, #7
 8100680:	d108      	bne.n	8100694 <main+0x58>
 8100682:	4b1b      	ldr	r3, [pc, #108]	@ (81006f0 <main+0xb4>)
 8100684:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8100688:	4a19      	ldr	r2, [pc, #100]	@ (81006f0 <main+0xb4>)
 810068a:	f043 0301 	orr.w	r3, r3, #1
 810068e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8100692:	e007      	b.n	81006a4 <main+0x68>
 8100694:	4b16      	ldr	r3, [pc, #88]	@ (81006f0 <main+0xb4>)
 8100696:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 810069a:	4a15      	ldr	r2, [pc, #84]	@ (81006f0 <main+0xb4>)
 810069c:	f043 0301 	orr.w	r3, r3, #1
 81006a0:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81006a4:	f000 fd4c 	bl	8101140 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81006a8:	f000 f880 	bl	81007ac <MX_GPIO_Init>
  MX_SPI1_Init();
 81006ac:	f000 f828 	bl	8100700 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  Tx_mode(TxAdress);
 81006b0:	4810      	ldr	r0, [pc, #64]	@ (81006f4 <main+0xb8>)
 81006b2:	f7ff ffa1 	bl	81005f8 <Tx_mode>

  NRF_Status ret = NRF_OK;
 81006b6:	2300      	movs	r3, #0
 81006b8:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 ret = NRF_TransmitAndWait(TxData, 32);
 81006ba:	2120      	movs	r1, #32
 81006bc:	480e      	ldr	r0, [pc, #56]	@ (81006f8 <main+0xbc>)
 81006be:	f000 fbf2 	bl	8100ea6 <NRF_TransmitAndWait>
 81006c2:	4603      	mov	r3, r0
 81006c4:	71fb      	strb	r3, [r7, #7]
	 if(ret == NRF_OK){
 81006c6:	79fb      	ldrb	r3, [r7, #7]
 81006c8:	2b00      	cmp	r3, #0
 81006ca:	d105      	bne.n	81006d8 <main+0x9c>
		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 81006cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 81006d0:	480a      	ldr	r0, [pc, #40]	@ (81006fc <main+0xc0>)
 81006d2:	f001 f8ce 	bl	8101872 <HAL_GPIO_TogglePin>
 81006d6:	e003      	b.n	81006e0 <main+0xa4>
	 } else {
		 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 81006d8:	2101      	movs	r1, #1
 81006da:	4808      	ldr	r0, [pc, #32]	@ (81006fc <main+0xc0>)
 81006dc:	f001 f8c9 	bl	8101872 <HAL_GPIO_TogglePin>
	 }
	  HAL_Delay(100);
 81006e0:	2064      	movs	r0, #100	@ 0x64
 81006e2:	f000 fde1 	bl	81012a8 <HAL_Delay>
	 ret = NRF_TransmitAndWait(TxData, 32);
 81006e6:	e7e8      	b.n	81006ba <main+0x7e>
 81006e8:	58024400 	.word	0x58024400
 81006ec:	e000ed00 	.word	0xe000ed00
 81006f0:	58026400 	.word	0x58026400
 81006f4:	10000008 	.word	0x10000008
 81006f8:	10000010 	.word	0x10000010
 81006fc:	58020400 	.word	0x58020400

08100700 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8100700:	b580      	push	{r7, lr}
 8100702:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8100704:	4b27      	ldr	r3, [pc, #156]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100706:	4a28      	ldr	r2, [pc, #160]	@ (81007a8 <MX_SPI1_Init+0xa8>)
 8100708:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 810070a:	4b26      	ldr	r3, [pc, #152]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810070c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8100710:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8100712:	4b24      	ldr	r3, [pc, #144]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100714:	2200      	movs	r2, #0
 8100716:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8100718:	4b22      	ldr	r3, [pc, #136]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810071a:	2207      	movs	r2, #7
 810071c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 810071e:	4b21      	ldr	r3, [pc, #132]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100720:	2200      	movs	r2, #0
 8100722:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100724:	4b1f      	ldr	r3, [pc, #124]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100726:	2200      	movs	r2, #0
 8100728:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 810072a:	4b1e      	ldr	r3, [pc, #120]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810072c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8100730:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8100732:	4b1c      	ldr	r3, [pc, #112]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100734:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8100738:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 810073a:	4b1a      	ldr	r3, [pc, #104]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810073c:	2200      	movs	r2, #0
 810073e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8100740:	4b18      	ldr	r3, [pc, #96]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100742:	2200      	movs	r2, #0
 8100744:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100746:	4b17      	ldr	r3, [pc, #92]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100748:	2200      	movs	r2, #0
 810074a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 810074c:	4b15      	ldr	r3, [pc, #84]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810074e:	2200      	movs	r2, #0
 8100750:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8100752:	4b14      	ldr	r3, [pc, #80]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100754:	2200      	movs	r2, #0
 8100756:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100758:	4b12      	ldr	r3, [pc, #72]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810075a:	2200      	movs	r2, #0
 810075c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 810075e:	4b11      	ldr	r3, [pc, #68]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100760:	2200      	movs	r2, #0
 8100762:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100764:	4b0f      	ldr	r3, [pc, #60]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100766:	2200      	movs	r2, #0
 8100768:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 810076a:	4b0e      	ldr	r3, [pc, #56]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810076c:	2200      	movs	r2, #0
 810076e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100770:	4b0c      	ldr	r3, [pc, #48]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100772:	2200      	movs	r2, #0
 8100774:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100776:	4b0b      	ldr	r3, [pc, #44]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100778:	2200      	movs	r2, #0
 810077a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 810077c:	4b09      	ldr	r3, [pc, #36]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810077e:	2200      	movs	r2, #0
 8100780:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8100782:	4b08      	ldr	r3, [pc, #32]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100784:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8100788:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 810078a:	4b06      	ldr	r3, [pc, #24]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 810078c:	2200      	movs	r2, #0
 810078e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8100790:	4804      	ldr	r0, [pc, #16]	@ (81007a4 <MX_SPI1_Init+0xa4>)
 8100792:	f002 fe0b 	bl	81033ac <HAL_SPI_Init>
 8100796:	4603      	mov	r3, r0
 8100798:	2b00      	cmp	r3, #0
 810079a:	d001      	beq.n	81007a0 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 810079c:	f000 f85c 	bl	8100858 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 81007a0:	bf00      	nop
 81007a2:	bd80      	pop	{r7, pc}
 81007a4:	10000054 	.word	0x10000054
 81007a8:	40013000 	.word	0x40013000

081007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81007ac:	b580      	push	{r7, lr}
 81007ae:	b088      	sub	sp, #32
 81007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81007b2:	f107 030c 	add.w	r3, r7, #12
 81007b6:	2200      	movs	r2, #0
 81007b8:	601a      	str	r2, [r3, #0]
 81007ba:	605a      	str	r2, [r3, #4]
 81007bc:	609a      	str	r2, [r3, #8]
 81007be:	60da      	str	r2, [r3, #12]
 81007c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81007c2:	4b23      	ldr	r3, [pc, #140]	@ (8100850 <MX_GPIO_Init+0xa4>)
 81007c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81007c8:	4a21      	ldr	r2, [pc, #132]	@ (8100850 <MX_GPIO_Init+0xa4>)
 81007ca:	f043 0301 	orr.w	r3, r3, #1
 81007ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81007d2:	4b1f      	ldr	r3, [pc, #124]	@ (8100850 <MX_GPIO_Init+0xa4>)
 81007d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81007d8:	f003 0301 	and.w	r3, r3, #1
 81007dc:	60bb      	str	r3, [r7, #8]
 81007de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81007e0:	4b1b      	ldr	r3, [pc, #108]	@ (8100850 <MX_GPIO_Init+0xa4>)
 81007e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81007e6:	4a1a      	ldr	r2, [pc, #104]	@ (8100850 <MX_GPIO_Init+0xa4>)
 81007e8:	f043 0308 	orr.w	r3, r3, #8
 81007ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81007f0:	4b17      	ldr	r3, [pc, #92]	@ (8100850 <MX_GPIO_Init+0xa4>)
 81007f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81007f6:	f003 0308 	and.w	r3, r3, #8
 81007fa:	607b      	str	r3, [r7, #4]
 81007fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 81007fe:	4b14      	ldr	r3, [pc, #80]	@ (8100850 <MX_GPIO_Init+0xa4>)
 8100800:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100804:	4a12      	ldr	r2, [pc, #72]	@ (8100850 <MX_GPIO_Init+0xa4>)
 8100806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 810080a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810080e:	4b10      	ldr	r3, [pc, #64]	@ (8100850 <MX_GPIO_Init+0xa4>)
 8100810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8100818:	603b      	str	r3, [r7, #0]
 810081a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, CS_Pin|CE_Pin, GPIO_PIN_RESET);
 810081c:	2200      	movs	r2, #0
 810081e:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8100822:	480c      	ldr	r0, [pc, #48]	@ (8100854 <MX_GPIO_Init+0xa8>)
 8100824:	f001 f80c 	bl	8101840 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_Pin CE_Pin */
  GPIO_InitStruct.Pin = CS_Pin|CE_Pin;
 8100828:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 810082c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 810082e:	2301      	movs	r3, #1
 8100830:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100832:	2300      	movs	r3, #0
 8100834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100836:	2300      	movs	r3, #0
 8100838:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 810083a:	f107 030c 	add.w	r3, r7, #12
 810083e:	4619      	mov	r1, r3
 8100840:	4804      	ldr	r0, [pc, #16]	@ (8100854 <MX_GPIO_Init+0xa8>)
 8100842:	f000 fe4d 	bl	81014e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8100846:	bf00      	nop
 8100848:	3720      	adds	r7, #32
 810084a:	46bd      	mov	sp, r7
 810084c:	bd80      	pop	{r7, pc}
 810084e:	bf00      	nop
 8100850:	58024400 	.word	0x58024400
 8100854:	58021800 	.word	0x58021800

08100858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100858:	b480      	push	{r7}
 810085a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810085c:	b672      	cpsid	i
}
 810085e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100860:	bf00      	nop
 8100862:	e7fd      	b.n	8100860 <Error_Handler+0x8>

08100864 <csn_set>:
int current_mode = NRF_MODE_POWERDOWN; // Modo atual do NRF

/* Funções de Pinagem do NRF*/

//Pino CS em Alto (Dispositivo não está conversando com o uC)
void csn_set() {
 8100864:	b580      	push	{r7, lr}
 8100866:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CSN_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 8100868:	4b04      	ldr	r3, [pc, #16]	@ (810087c <csn_set+0x18>)
 810086a:	681b      	ldr	r3, [r3, #0]
 810086c:	4a04      	ldr	r2, [pc, #16]	@ (8100880 <csn_set+0x1c>)
 810086e:	8811      	ldrh	r1, [r2, #0]
 8100870:	2201      	movs	r2, #1
 8100872:	4618      	mov	r0, r3
 8100874:	f000 ffe4 	bl	8101840 <HAL_GPIO_WritePin>
}
 8100878:	bf00      	nop
 810087a:	bd80      	pop	{r7, pc}
 810087c:	100000e0 	.word	0x100000e0
 8100880:	100000e4 	.word	0x100000e4

08100884 <csn_reset>:

//Pino CS em Baixo (Dispositivo  está conversando com o uC)
void csn_reset() {
 8100884:	b580      	push	{r7, lr}
 8100886:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CSN_Port, NRF_CSN_Pin, GPIO_PIN_RESET);
 8100888:	4b04      	ldr	r3, [pc, #16]	@ (810089c <csn_reset+0x18>)
 810088a:	681b      	ldr	r3, [r3, #0]
 810088c:	4a04      	ldr	r2, [pc, #16]	@ (81008a0 <csn_reset+0x1c>)
 810088e:	8811      	ldrh	r1, [r2, #0]
 8100890:	2200      	movs	r2, #0
 8100892:	4618      	mov	r0, r3
 8100894:	f000 ffd4 	bl	8101840 <HAL_GPIO_WritePin>
}
 8100898:	bf00      	nop
 810089a:	bd80      	pop	{r7, pc}
 810089c:	100000e0 	.word	0x100000e0
 81008a0:	100000e4 	.word	0x100000e4

081008a4 <ce_set>:

//Pino CE em Alto (Dispositivo está em funcionamento,Tx ou Rx)
void ce_set() {
 81008a4:	b580      	push	{r7, lr}
 81008a6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CE_Port, NRF_CE_Pin, GPIO_PIN_SET);
 81008a8:	4b04      	ldr	r3, [pc, #16]	@ (81008bc <ce_set+0x18>)
 81008aa:	681b      	ldr	r3, [r3, #0]
 81008ac:	4a04      	ldr	r2, [pc, #16]	@ (81008c0 <ce_set+0x1c>)
 81008ae:	8811      	ldrh	r1, [r2, #0]
 81008b0:	2201      	movs	r2, #1
 81008b2:	4618      	mov	r0, r3
 81008b4:	f000 ffc4 	bl	8101840 <HAL_GPIO_WritePin>
}
 81008b8:	bf00      	nop
 81008ba:	bd80      	pop	{r7, pc}
 81008bc:	100000e8 	.word	0x100000e8
 81008c0:	100000ec 	.word	0x100000ec

081008c4 <ce_reset>:

//Pino CE em Baixo (Dispositivo está em standby)
void ce_reset() {
 81008c4:	b580      	push	{r7, lr}
 81008c6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(NRF_CE_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 81008c8:	4b04      	ldr	r3, [pc, #16]	@ (81008dc <ce_reset+0x18>)
 81008ca:	681b      	ldr	r3, [r3, #0]
 81008cc:	4a04      	ldr	r2, [pc, #16]	@ (81008e0 <ce_reset+0x1c>)
 81008ce:	8811      	ldrh	r1, [r2, #0]
 81008d0:	2200      	movs	r2, #0
 81008d2:	4618      	mov	r0, r3
 81008d4:	f000 ffb4 	bl	8101840 <HAL_GPIO_WritePin>
}
 81008d8:	bf00      	nop
 81008da:	bd80      	pop	{r7, pc}
 81008dc:	100000e8 	.word	0x100000e8
 81008e0:	100000ec 	.word	0x100000ec

081008e4 <wait>:
uint8_t read_ce() {
  return HAL_GPIO_ReadPin(NRF_CE_Port, NRF_CE_Pin);
}

//Função de "Esperar" em us
void wait(uint64_t us) {
 81008e4:	b5b0      	push	{r4, r5, r7, lr}
 81008e6:	b084      	sub	sp, #16
 81008e8:	af00      	add	r7, sp, #0
 81008ea:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t volatile cycles = CPU_Freq * us / 1000000; //Quantos ciclos de CPU deverão ser esperados para alcancar tal tempo
 81008ee:	4915      	ldr	r1, [pc, #84]	@ (8100944 <wait+0x60>)
 81008f0:	6809      	ldr	r1, [r1, #0]
 81008f2:	2000      	movs	r0, #0
 81008f4:	460a      	mov	r2, r1
 81008f6:	4603      	mov	r3, r0
 81008f8:	6839      	ldr	r1, [r7, #0]
 81008fa:	fb03 f001 	mul.w	r0, r3, r1
 81008fe:	6879      	ldr	r1, [r7, #4]
 8100900:	fb02 f101 	mul.w	r1, r2, r1
 8100904:	4401      	add	r1, r0
 8100906:	6838      	ldr	r0, [r7, #0]
 8100908:	fba0 4502 	umull	r4, r5, r0, r2
 810090c:	194b      	adds	r3, r1, r5
 810090e:	461d      	mov	r5, r3
 8100910:	4a0d      	ldr	r2, [pc, #52]	@ (8100948 <wait+0x64>)
 8100912:	f04f 0300 	mov.w	r3, #0
 8100916:	4620      	mov	r0, r4
 8100918:	4629      	mov	r1, r5
 810091a:	f7ff fcdd 	bl	81002d8 <__aeabi_uldivmod>
 810091e:	4602      	mov	r2, r0
 8100920:	460b      	mov	r3, r1
 8100922:	4613      	mov	r3, r2
 8100924:	60fb      	str	r3, [r7, #12]
  uint32_t volatile current = 0; //Quantos se passaram
 8100926:	2300      	movs	r3, #0
 8100928:	60bb      	str	r3, [r7, #8]
  while (current <= cycles) {
 810092a:	e002      	b.n	8100932 <wait+0x4e>
    current++;
 810092c:	68bb      	ldr	r3, [r7, #8]
 810092e:	3301      	adds	r3, #1
 8100930:	60bb      	str	r3, [r7, #8]
  while (current <= cycles) {
 8100932:	68ba      	ldr	r2, [r7, #8]
 8100934:	68fb      	ldr	r3, [r7, #12]
 8100936:	429a      	cmp	r2, r3
 8100938:	d9f8      	bls.n	810092c <wait+0x48>
  }
}
 810093a:	bf00      	nop
 810093c:	bf00      	nop
 810093e:	3710      	adds	r7, #16
 8100940:	46bd      	mov	sp, r7
 8100942:	bdb0      	pop	{r4, r5, r7, pc}
 8100944:	100000f0 	.word	0x100000f0
 8100948:	000f4240 	.word	0x000f4240

0810094c <NRF_SendCommand>:

/* Funções Para enviar e receber do NRFL01 em "Baixo" Nível */

//Função para enviar um comando para o NRF
NRF_Status NRF_SendCommand(uint8_t cmd) {
 810094c:	b580      	push	{r7, lr}
 810094e:	b086      	sub	sp, #24
 8100950:	af02      	add	r7, sp, #8
 8100952:	4603      	mov	r3, r0
 8100954:	71fb      	strb	r3, [r7, #7]
  NRF_Status ret = NRF_OK;
 8100956:	2300      	movs	r3, #0
 8100958:	73fb      	strb	r3, [r7, #15]
  uint8_t status;

  csn_reset(); //Seleciona o dispositivo
 810095a:	f7ff ff93 	bl	8100884 <csn_reset>
  ret = (NRF_Status)HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR); //Envia o comando e retorna o status
 810095e:	4b0c      	ldr	r3, [pc, #48]	@ (8100990 <NRF_SendCommand+0x44>)
 8100960:	6818      	ldr	r0, [r3, #0]
 8100962:	f107 020e 	add.w	r2, r7, #14
 8100966:	1df9      	adds	r1, r7, #7
 8100968:	230a      	movs	r3, #10
 810096a:	9300      	str	r3, [sp, #0]
 810096c:	2301      	movs	r3, #1
 810096e:	f003 fa9d 	bl	8103eac <HAL_SPI_TransmitReceive>
 8100972:	4603      	mov	r3, r0
 8100974:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) { //Verifica se o comando foi enviado corretamente
 8100976:	7bfb      	ldrb	r3, [r7, #15]
 8100978:	2b00      	cmp	r3, #0
 810097a:	d001      	beq.n	8100980 <NRF_SendCommand+0x34>
    return ret;
 810097c:	7bfb      	ldrb	r3, [r7, #15]
 810097e:	e002      	b.n	8100986 <NRF_SendCommand+0x3a>
  }
  csn_set(); //Desseleciona o dispositivo
 8100980:	f7ff ff70 	bl	8100864 <csn_set>

  return ret;
 8100984:	7bfb      	ldrb	r3, [r7, #15]
}
 8100986:	4618      	mov	r0, r3
 8100988:	3710      	adds	r7, #16
 810098a:	46bd      	mov	sp, r7
 810098c:	bd80      	pop	{r7, pc}
 810098e:	bf00      	nop
 8100990:	100000dc 	.word	0x100000dc

08100994 <NRF_SendWriteCommand>:

/* Função para enviar um comando de escrita*/
NRF_Status NRF_SendWriteCommand(uint8_t cmd, uint8_t *write, uint8_t length) {
 8100994:	b580      	push	{r7, lr}
 8100996:	b086      	sub	sp, #24
 8100998:	af02      	add	r7, sp, #8
 810099a:	4603      	mov	r3, r0
 810099c:	6039      	str	r1, [r7, #0]
 810099e:	71fb      	strb	r3, [r7, #7]
 81009a0:	4613      	mov	r3, r2
 81009a2:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 81009a4:	2300      	movs	r3, #0
 81009a6:	73fb      	strb	r3, [r7, #15]
  uint8_t status;

  csn_reset(); //Seleciona o dispositivo
 81009a8:	f7ff ff6c 	bl	8100884 <csn_reset>
  ret = (NRF_Status)HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR); //Manda pro NRF o comando de escrita
 81009ac:	4b13      	ldr	r3, [pc, #76]	@ (81009fc <NRF_SendWriteCommand+0x68>)
 81009ae:	6818      	ldr	r0, [r3, #0]
 81009b0:	f107 020e 	add.w	r2, r7, #14
 81009b4:	1df9      	adds	r1, r7, #7
 81009b6:	230a      	movs	r3, #10
 81009b8:	9300      	str	r3, [sp, #0]
 81009ba:	2301      	movs	r3, #1
 81009bc:	f003 fa76 	bl	8103eac <HAL_SPI_TransmitReceive>
 81009c0:	4603      	mov	r3, r0
 81009c2:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) { //Verifica se está ok para escrever
 81009c4:	7bfb      	ldrb	r3, [r7, #15]
 81009c6:	2b00      	cmp	r3, #0
 81009c8:	d001      	beq.n	81009ce <NRF_SendWriteCommand+0x3a>
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
    return ret;
 81009ca:	7bfb      	ldrb	r3, [r7, #15]
 81009cc:	e011      	b.n	81009f2 <NRF_SendWriteCommand+0x5e>
  }
  ret = (NRF_Status)HAL_SPI_Transmit(HSPI, write, length, NRF_SPI_TIMEOUT_DUR); //Manda  o que será escrito no registro
 81009ce:	4b0b      	ldr	r3, [pc, #44]	@ (81009fc <NRF_SendWriteCommand+0x68>)
 81009d0:	6818      	ldr	r0, [r3, #0]
 81009d2:	79bb      	ldrb	r3, [r7, #6]
 81009d4:	b29a      	uxth	r2, r3
 81009d6:	230a      	movs	r3, #10
 81009d8:	6839      	ldr	r1, [r7, #0]
 81009da:	f002 fe0b 	bl	81035f4 <HAL_SPI_Transmit>
 81009de:	4603      	mov	r3, r0
 81009e0:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {//Verifica se o processo foi um sucesso
 81009e2:	7bfb      	ldrb	r3, [r7, #15]
 81009e4:	2b00      	cmp	r3, #0
 81009e6:	d001      	beq.n	81009ec <NRF_SendWriteCommand+0x58>
    return ret;
 81009e8:	7bfb      	ldrb	r3, [r7, #15]
 81009ea:	e002      	b.n	81009f2 <NRF_SendWriteCommand+0x5e>
  }
  csn_set(); //Desseleciona o dispositivo
 81009ec:	f7ff ff3a 	bl	8100864 <csn_set>

  return ret; //Retorna o Resultado
 81009f0:	7bfb      	ldrb	r3, [r7, #15]
}
 81009f2:	4618      	mov	r0, r3
 81009f4:	3710      	adds	r7, #16
 81009f6:	46bd      	mov	sp, r7
 81009f8:	bd80      	pop	{r7, pc}
 81009fa:	bf00      	nop
 81009fc:	100000dc 	.word	0x100000dc

08100a00 <NRF_SendReadCommand>:

//Função para enviar um comando de leitura
NRF_Status NRF_SendReadCommand(uint8_t cmd, uint8_t *read, uint8_t length) {
 8100a00:	b580      	push	{r7, lr}
 8100a02:	b086      	sub	sp, #24
 8100a04:	af02      	add	r7, sp, #8
 8100a06:	4603      	mov	r3, r0
 8100a08:	6039      	str	r1, [r7, #0]
 8100a0a:	71fb      	strb	r3, [r7, #7]
 8100a0c:	4613      	mov	r3, r2
 8100a0e:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100a10:	2300      	movs	r3, #0
 8100a12:	73fb      	strb	r3, [r7, #15]
  uint8_t status;

  csn_reset(); //Seleciona o dispositivo
 8100a14:	f7ff ff36 	bl	8100884 <csn_reset>
  ret = (NRF_Status)HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR);//Manda pro NRF o comando de Leitura
 8100a18:	4b13      	ldr	r3, [pc, #76]	@ (8100a68 <NRF_SendReadCommand+0x68>)
 8100a1a:	6818      	ldr	r0, [r3, #0]
 8100a1c:	f107 020e 	add.w	r2, r7, #14
 8100a20:	1df9      	adds	r1, r7, #7
 8100a22:	230a      	movs	r3, #10
 8100a24:	9300      	str	r3, [sp, #0]
 8100a26:	2301      	movs	r3, #1
 8100a28:	f003 fa40 	bl	8103eac <HAL_SPI_TransmitReceive>
 8100a2c:	4603      	mov	r3, r0
 8100a2e:	73fb      	strb	r3, [r7, #15]
  if(ret != NRF_OK) { //Verifica se o processo foi um sucesso
 8100a30:	7bfb      	ldrb	r3, [r7, #15]
 8100a32:	2b00      	cmp	r3, #0
 8100a34:	d001      	beq.n	8100a3a <NRF_SendReadCommand+0x3a>
    return ret;
 8100a36:	7bfb      	ldrb	r3, [r7, #15]
 8100a38:	e011      	b.n	8100a5e <NRF_SendReadCommand+0x5e>
  }
  ret = (NRF_Status)HAL_SPI_Receive(HSPI, read, length, NRF_SPI_TIMEOUT_DUR);//Recebe o que se deseja ler do NRF
 8100a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8100a68 <NRF_SendReadCommand+0x68>)
 8100a3c:	6818      	ldr	r0, [r3, #0]
 8100a3e:	79bb      	ldrb	r3, [r7, #6]
 8100a40:	b29a      	uxth	r2, r3
 8100a42:	230a      	movs	r3, #10
 8100a44:	6839      	ldr	r1, [r7, #0]
 8100a46:	f002 ffc0 	bl	81039ca <HAL_SPI_Receive>
 8100a4a:	4603      	mov	r3, r0
 8100a4c:	73fb      	strb	r3, [r7, #15]
  if(ret != NRF_OK) {
 8100a4e:	7bfb      	ldrb	r3, [r7, #15]
 8100a50:	2b00      	cmp	r3, #0
 8100a52:	d001      	beq.n	8100a58 <NRF_SendReadCommand+0x58>
    return ret;
 8100a54:	7bfb      	ldrb	r3, [r7, #15]
 8100a56:	e002      	b.n	8100a5e <NRF_SendReadCommand+0x5e>
  }
  csn_set();//Desseleciona o dispositvo
 8100a58:	f7ff ff04 	bl	8100864 <csn_set>

  return ret;//Retorna o resultado
 8100a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8100a5e:	4618      	mov	r0, r3
 8100a60:	3710      	adds	r7, #16
 8100a62:	46bd      	mov	sp, r7
 8100a64:	bd80      	pop	{r7, pc}
 8100a66:	bf00      	nop
 8100a68:	100000dc 	.word	0x100000dc

08100a6c <NRF_WriteRegister>:
/* Escreve no Registro do NRF
 * Param - Registro a ser escrito
 * Param - O que será escrito
 * Param - O tamanho (em bytes)
 *  							*/
NRF_Status NRF_WriteRegister(uint8_t reg, uint8_t *write, uint8_t length) {
 8100a6c:	b580      	push	{r7, lr}
 8100a6e:	b082      	sub	sp, #8
 8100a70:	af00      	add	r7, sp, #0
 8100a72:	4603      	mov	r3, r0
 8100a74:	6039      	str	r1, [r7, #0]
 8100a76:	71fb      	strb	r3, [r7, #7]
 8100a78:	4613      	mov	r3, r2
 8100a7a:	71bb      	strb	r3, [r7, #6]
  return NRF_SendWriteCommand(NRF_CMD_W_REGISTER | reg, write, length);
 8100a7c:	79fb      	ldrb	r3, [r7, #7]
 8100a7e:	f043 0320 	orr.w	r3, r3, #32
 8100a82:	b2db      	uxtb	r3, r3
 8100a84:	79ba      	ldrb	r2, [r7, #6]
 8100a86:	6839      	ldr	r1, [r7, #0]
 8100a88:	4618      	mov	r0, r3
 8100a8a:	f7ff ff83 	bl	8100994 <NRF_SendWriteCommand>
 8100a8e:	4603      	mov	r3, r0
}
 8100a90:	4618      	mov	r0, r3
 8100a92:	3708      	adds	r7, #8
 8100a94:	46bd      	mov	sp, r7
 8100a96:	bd80      	pop	{r7, pc}

08100a98 <NRF_WriteRegisterByte>:

/* Escreve em um byte da Memória do NRF
 * Param - Registro a ser escrito
 * Param - O que será escrito
 *  							*/
NRF_Status NRF_WriteRegisterByte(uint8_t reg, uint8_t byte) {
 8100a98:	b580      	push	{r7, lr}
 8100a9a:	b084      	sub	sp, #16
 8100a9c:	af00      	add	r7, sp, #0
 8100a9e:	4603      	mov	r3, r0
 8100aa0:	460a      	mov	r2, r1
 8100aa2:	71fb      	strb	r3, [r7, #7]
 8100aa4:	4613      	mov	r3, r2
 8100aa6:	71bb      	strb	r3, [r7, #6]
  uint8_t write = byte;
 8100aa8:	79bb      	ldrb	r3, [r7, #6]
 8100aaa:	73fb      	strb	r3, [r7, #15]
  return NRF_WriteRegister(reg, &write, 1);
 8100aac:	f107 010f 	add.w	r1, r7, #15
 8100ab0:	79fb      	ldrb	r3, [r7, #7]
 8100ab2:	2201      	movs	r2, #1
 8100ab4:	4618      	mov	r0, r3
 8100ab6:	f7ff ffd9 	bl	8100a6c <NRF_WriteRegister>
 8100aba:	4603      	mov	r3, r0
}
 8100abc:	4618      	mov	r0, r3
 8100abe:	3710      	adds	r7, #16
 8100ac0:	46bd      	mov	sp, r7
 8100ac2:	bd80      	pop	{r7, pc}

08100ac4 <NRF_ReadRegister>:
/* Lê no Registro do NRF
 * Param - Registro a ser lido
 * Param - Ponteiro para variável onde será salvo
 * Param - O tamanho (em bytes)
 *  							*/
NRF_Status NRF_ReadRegister(uint8_t reg, uint8_t *read, uint8_t length) {
 8100ac4:	b580      	push	{r7, lr}
 8100ac6:	b082      	sub	sp, #8
 8100ac8:	af00      	add	r7, sp, #0
 8100aca:	4603      	mov	r3, r0
 8100acc:	6039      	str	r1, [r7, #0]
 8100ace:	71fb      	strb	r3, [r7, #7]
 8100ad0:	4613      	mov	r3, r2
 8100ad2:	71bb      	strb	r3, [r7, #6]
  return NRF_SendReadCommand(NRF_CMD_R_REGISTER | reg, read, length);
 8100ad4:	79ba      	ldrb	r2, [r7, #6]
 8100ad6:	79fb      	ldrb	r3, [r7, #7]
 8100ad8:	6839      	ldr	r1, [r7, #0]
 8100ada:	4618      	mov	r0, r3
 8100adc:	f7ff ff90 	bl	8100a00 <NRF_SendReadCommand>
 8100ae0:	4603      	mov	r3, r0
}
 8100ae2:	4618      	mov	r0, r3
 8100ae4:	3708      	adds	r7, #8
 8100ae6:	46bd      	mov	sp, r7
 8100ae8:	bd80      	pop	{r7, pc}
	...

08100aec <NRF_ReadStatus>:
  NRF_SendReadCommand(NRF_CMD_R_REGISTER | reg, &read, 1);
  return read;
}

//Lê o Status do NRF
uint8_t NRF_ReadStatus() {
 8100aec:	b580      	push	{r7, lr}
 8100aee:	b084      	sub	sp, #16
 8100af0:	af02      	add	r7, sp, #8
  uint8_t status = 0x00;
 8100af2:	2300      	movs	r3, #0
 8100af4:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd = NRF_CMD_NOP;
 8100af6:	23ff      	movs	r3, #255	@ 0xff
 8100af8:	71bb      	strb	r3, [r7, #6]

  csn_reset();
 8100afa:	f7ff fec3 	bl	8100884 <csn_reset>
  HAL_SPI_TransmitReceive(HSPI, &cmd, &status, 1, NRF_SPI_TIMEOUT_DUR);
 8100afe:	4b08      	ldr	r3, [pc, #32]	@ (8100b20 <NRF_ReadStatus+0x34>)
 8100b00:	6818      	ldr	r0, [r3, #0]
 8100b02:	1dfa      	adds	r2, r7, #7
 8100b04:	1db9      	adds	r1, r7, #6
 8100b06:	230a      	movs	r3, #10
 8100b08:	9300      	str	r3, [sp, #0]
 8100b0a:	2301      	movs	r3, #1
 8100b0c:	f003 f9ce 	bl	8103eac <HAL_SPI_TransmitReceive>
  csn_set();
 8100b10:	f7ff fea8 	bl	8100864 <csn_set>

  return status;
 8100b14:	79fb      	ldrb	r3, [r7, #7]
}
 8100b16:	4618      	mov	r0, r3
 8100b18:	3708      	adds	r7, #8
 8100b1a:	46bd      	mov	sp, r7
 8100b1c:	bd80      	pop	{r7, pc}
 8100b1e:	bf00      	nop
 8100b20:	100000dc 	.word	0x100000dc

08100b24 <NRF_SetRegisterBit>:

/* Seta um Bit específico de um Registro para 1
 * Param - Registro a ser escrito
 * Param - Qual bit será alterado para 1
 *  											*/
NRF_Status NRF_SetRegisterBit(uint8_t reg, uint8_t bit) {
 8100b24:	b580      	push	{r7, lr}
 8100b26:	b084      	sub	sp, #16
 8100b28:	af00      	add	r7, sp, #0
 8100b2a:	4603      	mov	r3, r0
 8100b2c:	460a      	mov	r2, r1
 8100b2e:	71fb      	strb	r3, [r7, #7]
 8100b30:	4613      	mov	r3, r2
 8100b32:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100b34:	2300      	movs	r3, #0
 8100b36:	73fb      	strb	r3, [r7, #15]
  uint8_t cfg = 0x00;
 8100b38:	2300      	movs	r3, #0
 8100b3a:	73bb      	strb	r3, [r7, #14]

  ret = NRF_ReadRegister(reg, &cfg, 1); //Pega a informação do byte do registro
 8100b3c:	f107 010e 	add.w	r1, r7, #14
 8100b40:	79fb      	ldrb	r3, [r7, #7]
 8100b42:	2201      	movs	r2, #1
 8100b44:	4618      	mov	r0, r3
 8100b46:	f7ff ffbd 	bl	8100ac4 <NRF_ReadRegister>
 8100b4a:	4603      	mov	r3, r0
 8100b4c:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {
 8100b4e:	7bfb      	ldrb	r3, [r7, #15]
 8100b50:	2b00      	cmp	r3, #0
 8100b52:	d001      	beq.n	8100b58 <NRF_SetRegisterBit+0x34>
    return ret;
 8100b54:	7bfb      	ldrb	r3, [r7, #15]
 8100b56:	e012      	b.n	8100b7e <NRF_SetRegisterBit+0x5a>
  }

  cfg = cfg | (1 << bit); //Altera o bit por meio de um OU binário
 8100b58:	79bb      	ldrb	r3, [r7, #6]
 8100b5a:	2201      	movs	r2, #1
 8100b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8100b60:	b25a      	sxtb	r2, r3
 8100b62:	7bbb      	ldrb	r3, [r7, #14]
 8100b64:	b25b      	sxtb	r3, r3
 8100b66:	4313      	orrs	r3, r2
 8100b68:	b25b      	sxtb	r3, r3
 8100b6a:	b2db      	uxtb	r3, r3
 8100b6c:	73bb      	strb	r3, [r7, #14]
  return NRF_WriteRegister(reg, &cfg, 1); //Escreve o registro de volta
 8100b6e:	f107 010e 	add.w	r1, r7, #14
 8100b72:	79fb      	ldrb	r3, [r7, #7]
 8100b74:	2201      	movs	r2, #1
 8100b76:	4618      	mov	r0, r3
 8100b78:	f7ff ff78 	bl	8100a6c <NRF_WriteRegister>
 8100b7c:	4603      	mov	r3, r0
}
 8100b7e:	4618      	mov	r0, r3
 8100b80:	3710      	adds	r7, #16
 8100b82:	46bd      	mov	sp, r7
 8100b84:	bd80      	pop	{r7, pc}

08100b86 <NRF_ResetRegisterBit>:

/* Seta um Bit específico de um Registro para 0
 * Param - Registro a ser escrito
 * Param - Qual bit será alterado para 1
 *  											*/
NRF_Status NRF_ResetRegisterBit(uint8_t reg, uint8_t bit) {
 8100b86:	b580      	push	{r7, lr}
 8100b88:	b084      	sub	sp, #16
 8100b8a:	af00      	add	r7, sp, #0
 8100b8c:	4603      	mov	r3, r0
 8100b8e:	460a      	mov	r2, r1
 8100b90:	71fb      	strb	r3, [r7, #7]
 8100b92:	4613      	mov	r3, r2
 8100b94:	71bb      	strb	r3, [r7, #6]
  NRF_Status ret = NRF_OK;
 8100b96:	2300      	movs	r3, #0
 8100b98:	73fb      	strb	r3, [r7, #15]
  uint8_t cfg = 0x00;
 8100b9a:	2300      	movs	r3, #0
 8100b9c:	73bb      	strb	r3, [r7, #14]

  ret = NRF_ReadRegister(reg, &cfg, 1);//Pega a informação do byte do registro
 8100b9e:	f107 010e 	add.w	r1, r7, #14
 8100ba2:	79fb      	ldrb	r3, [r7, #7]
 8100ba4:	2201      	movs	r2, #1
 8100ba6:	4618      	mov	r0, r3
 8100ba8:	f7ff ff8c 	bl	8100ac4 <NRF_ReadRegister>
 8100bac:	4603      	mov	r3, r0
 8100bae:	73fb      	strb	r3, [r7, #15]
  if (ret != NRF_OK) {
 8100bb0:	7bfb      	ldrb	r3, [r7, #15]
 8100bb2:	2b00      	cmp	r3, #0
 8100bb4:	d001      	beq.n	8100bba <NRF_ResetRegisterBit+0x34>
    return ret;
 8100bb6:	7bfb      	ldrb	r3, [r7, #15]
 8100bb8:	e014      	b.n	8100be4 <NRF_ResetRegisterBit+0x5e>
  }

  cfg = cfg & ~(1 << bit);//Altera o bit por meio de um E binário
 8100bba:	79bb      	ldrb	r3, [r7, #6]
 8100bbc:	2201      	movs	r2, #1
 8100bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8100bc2:	b25b      	sxtb	r3, r3
 8100bc4:	43db      	mvns	r3, r3
 8100bc6:	b25a      	sxtb	r2, r3
 8100bc8:	7bbb      	ldrb	r3, [r7, #14]
 8100bca:	b25b      	sxtb	r3, r3
 8100bcc:	4013      	ands	r3, r2
 8100bce:	b25b      	sxtb	r3, r3
 8100bd0:	b2db      	uxtb	r3, r3
 8100bd2:	73bb      	strb	r3, [r7, #14]
  return NRF_WriteRegister(reg, &cfg, 1);//Escreve o registro de volta
 8100bd4:	f107 010e 	add.w	r1, r7, #14
 8100bd8:	79fb      	ldrb	r3, [r7, #7]
 8100bda:	2201      	movs	r2, #1
 8100bdc:	4618      	mov	r0, r3
 8100bde:	f7ff ff45 	bl	8100a6c <NRF_WriteRegister>
 8100be2:	4603      	mov	r3, r0
}
 8100be4:	4618      	mov	r0, r3
 8100be6:	3710      	adds	r7, #16
 8100be8:	46bd      	mov	sp, r7
 8100bea:	bd80      	pop	{r7, pc}

08100bec <NRF_EnterMode>:
 * NRF_MODE_STANDBY1 - Standby
 * NRF_MODE_RX - Modo de Recepção
 * NRF_MODE_Tx - Modo de Transmissão
 * Retorno: Status
 *  								*/
NRF_Status NRF_EnterMode(uint8_t mode) {
 8100bec:	b580      	push	{r7, lr}
 8100bee:	b084      	sub	sp, #16
 8100bf0:	af00      	add	r7, sp, #0
 8100bf2:	4603      	mov	r3, r0
 8100bf4:	71fb      	strb	r3, [r7, #7]
  NRF_Status ret = NRF_OK;
 8100bf6:	2300      	movs	r3, #0
 8100bf8:	73fb      	strb	r3, [r7, #15]

  switch(mode) {
 8100bfa:	79fb      	ldrb	r3, [r7, #7]
 8100bfc:	2b03      	cmp	r3, #3
 8100bfe:	d859      	bhi.n	8100cb4 <NRF_EnterMode+0xc8>
 8100c00:	a201      	add	r2, pc, #4	@ (adr r2, 8100c08 <NRF_EnterMode+0x1c>)
 8100c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100c06:	bf00      	nop
 8100c08:	08100c19 	.word	0x08100c19
 8100c0c:	08100c2f 	.word	0x08100c2f
 8100c10:	08100c79 	.word	0x08100c79
 8100c14:	08100c97 	.word	0x08100c97
    case NRF_MODE_POWERDOWN:
      csn_set();
 8100c18:	f7ff fe24 	bl	8100864 <csn_set>
      ce_reset();
 8100c1c:	f7ff fe52 	bl	81008c4 <ce_reset>
      ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PWR_UP); //Seta o bit de Power up em 0
 8100c20:	2101      	movs	r1, #1
 8100c22:	2000      	movs	r0, #0
 8100c24:	f7ff ffaf 	bl	8100b86 <NRF_ResetRegisterBit>
 8100c28:	4603      	mov	r3, r0
 8100c2a:	73fb      	strb	r3, [r7, #15]
      break;
 8100c2c:	e046      	b.n	8100cbc <NRF_EnterMode+0xd0>
    case NRF_MODE_STANDBY1:
      if (current_mode == NRF_MODE_POWERDOWN) {
 8100c2e:	4b29      	ldr	r3, [pc, #164]	@ (8100cd4 <NRF_EnterMode+0xe8>)
 8100c30:	681b      	ldr	r3, [r3, #0]
 8100c32:	2b00      	cmp	r3, #0
 8100c34:	d10c      	bne.n	8100c50 <NRF_EnterMode+0x64>
        ret = NRF_SetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PWR_UP); //Seta o bit de Power up em 1
 8100c36:	2101      	movs	r1, #1
 8100c38:	2000      	movs	r0, #0
 8100c3a:	f7ff ff73 	bl	8100b24 <NRF_SetRegisterBit>
 8100c3e:	4603      	mov	r3, r0
 8100c40:	73fb      	strb	r3, [r7, #15]
        wait(1500);
 8100c42:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8100c46:	f04f 0100 	mov.w	r1, #0
 8100c4a:	f7ff fe4b 	bl	81008e4 <wait>
        ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX);
        ce_reset();
      } else if (current_mode == NRF_MODE_TX) {
        ce_reset();
      }
      break;
 8100c4e:	e034      	b.n	8100cba <NRF_EnterMode+0xce>
      } else if (current_mode == NRF_MODE_RX) {
 8100c50:	4b20      	ldr	r3, [pc, #128]	@ (8100cd4 <NRF_EnterMode+0xe8>)
 8100c52:	681b      	ldr	r3, [r3, #0]
 8100c54:	2b02      	cmp	r3, #2
 8100c56:	d108      	bne.n	8100c6a <NRF_EnterMode+0x7e>
        ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX);
 8100c58:	2100      	movs	r1, #0
 8100c5a:	2000      	movs	r0, #0
 8100c5c:	f7ff ff93 	bl	8100b86 <NRF_ResetRegisterBit>
 8100c60:	4603      	mov	r3, r0
 8100c62:	73fb      	strb	r3, [r7, #15]
        ce_reset();
 8100c64:	f7ff fe2e 	bl	81008c4 <ce_reset>
      break;
 8100c68:	e027      	b.n	8100cba <NRF_EnterMode+0xce>
      } else if (current_mode == NRF_MODE_TX) {
 8100c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8100cd4 <NRF_EnterMode+0xe8>)
 8100c6c:	681b      	ldr	r3, [r3, #0]
 8100c6e:	2b03      	cmp	r3, #3
 8100c70:	d123      	bne.n	8100cba <NRF_EnterMode+0xce>
        ce_reset();
 8100c72:	f7ff fe27 	bl	81008c4 <ce_reset>
      break;
 8100c76:	e020      	b.n	8100cba <NRF_EnterMode+0xce>
    case NRF_MODE_RX:
      if (current_mode != NRF_MODE_STANDBY1) { //O dispositivo deve estar em standby para passar para o modo Rx
 8100c78:	4b16      	ldr	r3, [pc, #88]	@ (8100cd4 <NRF_EnterMode+0xe8>)
 8100c7a:	681b      	ldr	r3, [r3, #0]
 8100c7c:	2b01      	cmp	r3, #1
 8100c7e:	d001      	beq.n	8100c84 <NRF_EnterMode+0x98>
        return NRF_BAD_TRANSITION;
 8100c80:	2306      	movs	r3, #6
 8100c82:	e022      	b.n	8100cca <NRF_EnterMode+0xde>
      }
      ret = NRF_SetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX); // 1 = Rx
 8100c84:	2100      	movs	r1, #0
 8100c86:	2000      	movs	r0, #0
 8100c88:	f7ff ff4c 	bl	8100b24 <NRF_SetRegisterBit>
 8100c8c:	4603      	mov	r3, r0
 8100c8e:	73fb      	strb	r3, [r7, #15]
      ce_set();
 8100c90:	f7ff fe08 	bl	81008a4 <ce_set>
      break;
 8100c94:	e012      	b.n	8100cbc <NRF_EnterMode+0xd0>
    case NRF_MODE_TX:
      if (current_mode != NRF_MODE_STANDBY1) {
 8100c96:	4b0f      	ldr	r3, [pc, #60]	@ (8100cd4 <NRF_EnterMode+0xe8>)
 8100c98:	681b      	ldr	r3, [r3, #0]
 8100c9a:	2b01      	cmp	r3, #1
 8100c9c:	d001      	beq.n	8100ca2 <NRF_EnterMode+0xb6>
        return NRF_BAD_TRANSITION;
 8100c9e:	2306      	movs	r3, #6
 8100ca0:	e013      	b.n	8100cca <NRF_EnterMode+0xde>
      }
      ret = NRF_ResetRegisterBit(NRF_REG_CONFIG, CFG_BIT_PRIM_RX); // 0 = Tx
 8100ca2:	2100      	movs	r1, #0
 8100ca4:	2000      	movs	r0, #0
 8100ca6:	f7ff ff6e 	bl	8100b86 <NRF_ResetRegisterBit>
 8100caa:	4603      	mov	r3, r0
 8100cac:	73fb      	strb	r3, [r7, #15]
      ce_set();
 8100cae:	f7ff fdf9 	bl	81008a4 <ce_set>
      break;
 8100cb2:	e003      	b.n	8100cbc <NRF_EnterMode+0xd0>
    default:
      ret = NRF_ERROR;
 8100cb4:	2304      	movs	r3, #4
 8100cb6:	73fb      	strb	r3, [r7, #15]
      break;
 8100cb8:	e000      	b.n	8100cbc <NRF_EnterMode+0xd0>
      break;
 8100cba:	bf00      	nop
  }

  if (ret == NRF_OK) {
 8100cbc:	7bfb      	ldrb	r3, [r7, #15]
 8100cbe:	2b00      	cmp	r3, #0
 8100cc0:	d102      	bne.n	8100cc8 <NRF_EnterMode+0xdc>
    current_mode = mode;
 8100cc2:	79fb      	ldrb	r3, [r7, #7]
 8100cc4:	4a03      	ldr	r2, [pc, #12]	@ (8100cd4 <NRF_EnterMode+0xe8>)
 8100cc6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8100cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8100cca:	4618      	mov	r0, r3
 8100ccc:	3710      	adds	r7, #16
 8100cce:	46bd      	mov	sp, r7
 8100cd0:	bd80      	pop	{r7, pc}
 8100cd2:	bf00      	nop
 8100cd4:	100000f4 	.word	0x100000f4

08100cd8 <NRF_Init>:
 * Param - Pino Chip Select
 * Param - Porta Chip Enable
 * Param - Pino Chip Enable
 * Retorno: Status
 *  								*/
NRF_Status NRF_Init(SPI_HandleTypeDef *handle, GPIO_TypeDef *PortCSN, uint16_t PinCSN, GPIO_TypeDef *PortCE, uint16_t PinCE) {
 8100cd8:	b580      	push	{r7, lr}
 8100cda:	b084      	sub	sp, #16
 8100cdc:	af00      	add	r7, sp, #0
 8100cde:	60f8      	str	r0, [r7, #12]
 8100ce0:	60b9      	str	r1, [r7, #8]
 8100ce2:	603b      	str	r3, [r7, #0]
 8100ce4:	4613      	mov	r3, r2
 8100ce6:	80fb      	strh	r3, [r7, #6]
  HSPI = handle;
 8100ce8:	4a13      	ldr	r2, [pc, #76]	@ (8100d38 <NRF_Init+0x60>)
 8100cea:	68fb      	ldr	r3, [r7, #12]
 8100cec:	6013      	str	r3, [r2, #0]
  NRF_CSN_Port = PortCSN;
 8100cee:	4a13      	ldr	r2, [pc, #76]	@ (8100d3c <NRF_Init+0x64>)
 8100cf0:	68bb      	ldr	r3, [r7, #8]
 8100cf2:	6013      	str	r3, [r2, #0]
  NRF_CSN_Pin = PinCSN;
 8100cf4:	4a12      	ldr	r2, [pc, #72]	@ (8100d40 <NRF_Init+0x68>)
 8100cf6:	88fb      	ldrh	r3, [r7, #6]
 8100cf8:	8013      	strh	r3, [r2, #0]
  NRF_CE_Port = PortCE;
 8100cfa:	4a12      	ldr	r2, [pc, #72]	@ (8100d44 <NRF_Init+0x6c>)
 8100cfc:	683b      	ldr	r3, [r7, #0]
 8100cfe:	6013      	str	r3, [r2, #0]
  NRF_CE_Pin = PinCE;
 8100d00:	4a11      	ldr	r2, [pc, #68]	@ (8100d48 <NRF_Init+0x70>)
 8100d02:	8b3b      	ldrh	r3, [r7, #24]
 8100d04:	8013      	strh	r3, [r2, #0]

  CPU_Freq = HAL_RCC_GetSysClockFreq();
 8100d06:	f000 fe69 	bl	81019dc <HAL_RCC_GetSysClockFreq>
 8100d0a:	4603      	mov	r3, r0
 8100d0c:	4a0f      	ldr	r2, [pc, #60]	@ (8100d4c <NRF_Init+0x74>)
 8100d0e:	6013      	str	r3, [r2, #0]
  if (CPU_Freq == 0x00) {
 8100d10:	4b0e      	ldr	r3, [pc, #56]	@ (8100d4c <NRF_Init+0x74>)
 8100d12:	681b      	ldr	r3, [r3, #0]
 8100d14:	2b00      	cmp	r3, #0
 8100d16:	d101      	bne.n	8100d1c <NRF_Init+0x44>
    return NRF_ERROR;
 8100d18:	2304      	movs	r3, #4
 8100d1a:	e008      	b.n	8100d2e <NRF_Init+0x56>
  }

  // Make sure CSN is pulled high
  csn_set();
 8100d1c:	f7ff fda2 	bl	8100864 <csn_set>

  // Takes ~100ms from power on to start up
  HAL_Delay(100);
 8100d20:	2064      	movs	r0, #100	@ 0x64
 8100d22:	f000 fac1 	bl	81012a8 <HAL_Delay>

  return NRF_EnterMode(NRF_MODE_STANDBY1);
 8100d26:	2001      	movs	r0, #1
 8100d28:	f7ff ff60 	bl	8100bec <NRF_EnterMode>
 8100d2c:	4603      	mov	r3, r0
}
 8100d2e:	4618      	mov	r0, r3
 8100d30:	3710      	adds	r7, #16
 8100d32:	46bd      	mov	sp, r7
 8100d34:	bd80      	pop	{r7, pc}
 8100d36:	bf00      	nop
 8100d38:	100000dc 	.word	0x100000dc
 8100d3c:	100000e0 	.word	0x100000e0
 8100d40:	100000e4 	.word	0x100000e4
 8100d44:	100000e8 	.word	0x100000e8
 8100d48:	100000ec 	.word	0x100000ec
 8100d4c:	100000f0 	.word	0x100000f0

08100d50 <NRF_Reset>:


//Reseta o NRF  o mantendo em stanby
void NRF_Reset() {
 8100d50:	b580      	push	{r7, lr}
 8100d52:	b084      	sub	sp, #16
 8100d54:	af00      	add	r7, sp, #0
  NRF_EnterMode(NRF_MODE_POWERDOWN);
 8100d56:	2000      	movs	r0, #0
 8100d58:	f7ff ff48 	bl	8100bec <NRF_EnterMode>
  NRF_EnterMode(NRF_MODE_STANDBY1);
 8100d5c:	2001      	movs	r0, #1
 8100d5e:	f7ff ff45 	bl	8100bec <NRF_EnterMode>

  // Flush FIFOs
  NRF_EnterMode(NRF_MODE_TX);
 8100d62:	2003      	movs	r0, #3
 8100d64:	f7ff ff42 	bl	8100bec <NRF_EnterMode>
  NRF_SendCommand(NRF_CMD_FLUSH_TX);
 8100d68:	20e1      	movs	r0, #225	@ 0xe1
 8100d6a:	f7ff fdef 	bl	810094c <NRF_SendCommand>
  NRF_EnterMode(NRF_MODE_STANDBY1);
 8100d6e:	2001      	movs	r0, #1
 8100d70:	f7ff ff3c 	bl	8100bec <NRF_EnterMode>
  NRF_EnterMode(NRF_MODE_RX);
 8100d74:	2002      	movs	r0, #2
 8100d76:	f7ff ff39 	bl	8100bec <NRF_EnterMode>
  NRF_SendCommand(NRF_CMD_FLUSH_RX);
 8100d7a:	20e2      	movs	r0, #226	@ 0xe2
 8100d7c:	f7ff fde6 	bl	810094c <NRF_SendCommand>
  NRF_EnterMode(NRF_MODE_STANDBY1);
 8100d80:	2001      	movs	r0, #1
 8100d82:	f7ff ff33 	bl	8100bec <NRF_EnterMode>

  // Flush register -> LER DATASHEET!!!!!!!!!!!!!!
  NRF_WriteRegisterByte(NRF_REG_CONFIG,       0x0A);// 00001010
 8100d86:	210a      	movs	r1, #10
 8100d88:	2000      	movs	r0, #0
 8100d8a:	f7ff fe85 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_EN_AA,        0x00);// 00000000 = AutoAcknologment desligado em todos os Pipes
 8100d8e:	2100      	movs	r1, #0
 8100d90:	2001      	movs	r0, #1
 8100d92:	f7ff fe81 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_EN_RXADDR,    0x03);//00000011 -> Pipes 0 e 1 no Rx
 8100d96:	2103      	movs	r1, #3
 8100d98:	2002      	movs	r0, #2
 8100d9a:	f7ff fe7d 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_SETUP_AW,     0x03);//00000011 -> 5 bytes no adresss
 8100d9e:	2103      	movs	r1, #3
 8100da0:	2003      	movs	r0, #3
 8100da2:	f7ff fe79 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_SETUP_RETR,   0x03);//00000000 -> re-transmit desabilitado
 8100da6:	2103      	movs	r1, #3
 8100da8:	2004      	movs	r0, #4
 8100daa:	f7ff fe75 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RF_CH,        0x02);//00000010 -> Canal 3
 8100dae:	2102      	movs	r1, #2
 8100db0:	2005      	movs	r0, #5
 8100db2:	f7ff fe71 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RF_SETUP,     0x0e);//00001110 -> LNA desligado, 0dBm, 2MBs
 8100db6:	210e      	movs	r1, #14
 8100db8:	2006      	movs	r0, #6
 8100dba:	f7ff fe6d 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_STATUS,       0x70); // clear flags
 8100dbe:	2170      	movs	r1, #112	@ 0x70
 8100dc0:	2007      	movs	r0, #7
 8100dc2:	f7ff fe69 	bl	8100a98 <NRF_WriteRegisterByte>

  uint8_t address[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8100dc6:	4a2d      	ldr	r2, [pc, #180]	@ (8100e7c <NRF_Reset+0x12c>)
 8100dc8:	f107 0308 	add.w	r3, r7, #8
 8100dcc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8100dd0:	6018      	str	r0, [r3, #0]
 8100dd2:	3304      	adds	r3, #4
 8100dd4:	7019      	strb	r1, [r3, #0]
  uint8_t address2[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8100dd6:	4a2a      	ldr	r2, [pc, #168]	@ (8100e80 <NRF_Reset+0x130>)
 8100dd8:	463b      	mov	r3, r7
 8100dda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8100dde:	6018      	str	r0, [r3, #0]
 8100de0:	3304      	adds	r3, #4
 8100de2:	7019      	strb	r1, [r3, #0]
  NRF_WriteRegister(NRF_REG_RX_ADDR_P0, address, 5); //Adress do pipe 0
 8100de4:	f107 0308 	add.w	r3, r7, #8
 8100de8:	2205      	movs	r2, #5
 8100dea:	4619      	mov	r1, r3
 8100dec:	200a      	movs	r0, #10
 8100dee:	f7ff fe3d 	bl	8100a6c <NRF_WriteRegister>
  NRF_WriteRegister(NRF_REG_RX_ADDR_P1, address2, 5); //Adress pipe 1
 8100df2:	463b      	mov	r3, r7
 8100df4:	2205      	movs	r2, #5
 8100df6:	4619      	mov	r1, r3
 8100df8:	200b      	movs	r0, #11
 8100dfa:	f7ff fe37 	bl	8100a6c <NRF_WriteRegister>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P2,   0xC3);
 8100dfe:	21c3      	movs	r1, #195	@ 0xc3
 8100e00:	200c      	movs	r0, #12
 8100e02:	f7ff fe49 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P3,   0xC4);
 8100e06:	21c4      	movs	r1, #196	@ 0xc4
 8100e08:	200d      	movs	r0, #13
 8100e0a:	f7ff fe45 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P4,   0xC5);
 8100e0e:	21c5      	movs	r1, #197	@ 0xc5
 8100e10:	200e      	movs	r0, #14
 8100e12:	f7ff fe41 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_ADDR_P5,   0xC6);
 8100e16:	21c6      	movs	r1, #198	@ 0xc6
 8100e18:	200f      	movs	r0, #15
 8100e1a:	f7ff fe3d 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegister(NRF_REG_TX_ADDR, address, 5);
 8100e1e:	f107 0308 	add.w	r3, r7, #8
 8100e22:	2205      	movs	r2, #5
 8100e24:	4619      	mov	r1, r3
 8100e26:	2010      	movs	r0, #16
 8100e28:	f7ff fe20 	bl	8100a6c <NRF_WriteRegister>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P0,     0x00);
 8100e2c:	2100      	movs	r1, #0
 8100e2e:	2011      	movs	r0, #17
 8100e30:	f7ff fe32 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P1,     0x00);
 8100e34:	2100      	movs	r1, #0
 8100e36:	2012      	movs	r0, #18
 8100e38:	f7ff fe2e 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P2,     0x00);
 8100e3c:	2100      	movs	r1, #0
 8100e3e:	2013      	movs	r0, #19
 8100e40:	f7ff fe2a 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P3,     0x00);
 8100e44:	2100      	movs	r1, #0
 8100e46:	2014      	movs	r0, #20
 8100e48:	f7ff fe26 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P4,     0x00);
 8100e4c:	2100      	movs	r1, #0
 8100e4e:	2015      	movs	r0, #21
 8100e50:	f7ff fe22 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_RX_PW_P5,     0x00);
 8100e54:	2100      	movs	r1, #0
 8100e56:	2016      	movs	r0, #22
 8100e58:	f7ff fe1e 	bl	8100a98 <NRF_WriteRegisterByte>

  NRF_WriteRegisterByte(NRF_REG_FIFO_STATUS,  0x00);
 8100e5c:	2100      	movs	r1, #0
 8100e5e:	2017      	movs	r0, #23
 8100e60:	f7ff fe1a 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_DYNPD,        0x00);
 8100e64:	2100      	movs	r1, #0
 8100e66:	201c      	movs	r0, #28
 8100e68:	f7ff fe16 	bl	8100a98 <NRF_WriteRegisterByte>
  NRF_WriteRegisterByte(NRF_REG_FEATURE,      0x00);
 8100e6c:	2100      	movs	r1, #0
 8100e6e:	201d      	movs	r0, #29
 8100e70:	f7ff fe12 	bl	8100a98 <NRF_WriteRegisterByte>
}
 8100e74:	bf00      	nop
 8100e76:	3710      	adds	r7, #16
 8100e78:	46bd      	mov	sp, r7
 8100e7a:	bd80      	pop	{r7, pc}
 8100e7c:	08104760 	.word	0x08104760
 8100e80:	08104768 	.word	0x08104768

08100e84 <NRF_WritePayload>:

NRF_Status NRF_WritePayload(uint8_t *payload, uint8_t length) {
 8100e84:	b580      	push	{r7, lr}
 8100e86:	b082      	sub	sp, #8
 8100e88:	af00      	add	r7, sp, #0
 8100e8a:	6078      	str	r0, [r7, #4]
 8100e8c:	460b      	mov	r3, r1
 8100e8e:	70fb      	strb	r3, [r7, #3]
  return NRF_SendWriteCommand(NRF_CMD_W_TX_PAYLOAD, payload, length);
 8100e90:	78fb      	ldrb	r3, [r7, #3]
 8100e92:	461a      	mov	r2, r3
 8100e94:	6879      	ldr	r1, [r7, #4]
 8100e96:	20a0      	movs	r0, #160	@ 0xa0
 8100e98:	f7ff fd7c 	bl	8100994 <NRF_SendWriteCommand>
 8100e9c:	4603      	mov	r3, r0
}
 8100e9e:	4618      	mov	r0, r3
 8100ea0:	3708      	adds	r7, #8
 8100ea2:	46bd      	mov	sp, r7
 8100ea4:	bd80      	pop	{r7, pc}

08100ea6 <NRF_TransmitAndWait>:
  ce_set();
  wait(10);
  ce_reset();
}

NRF_Status NRF_TransmitAndWait(uint8_t *payload, uint8_t length) {
 8100ea6:	b580      	push	{r7, lr}
 8100ea8:	b086      	sub	sp, #24
 8100eaa:	af00      	add	r7, sp, #0
 8100eac:	6078      	str	r0, [r7, #4]
 8100eae:	460b      	mov	r3, r1
 8100eb0:	70fb      	strb	r3, [r7, #3]
  NRF_Status ret = NRF_OK;
 8100eb2:	2300      	movs	r3, #0
 8100eb4:	75fb      	strb	r3, [r7, #23]

  ret = NRF_WritePayload(payload, length);
 8100eb6:	78fb      	ldrb	r3, [r7, #3]
 8100eb8:	4619      	mov	r1, r3
 8100eba:	6878      	ldr	r0, [r7, #4]
 8100ebc:	f7ff ffe2 	bl	8100e84 <NRF_WritePayload>
 8100ec0:	4603      	mov	r3, r0
 8100ec2:	75fb      	strb	r3, [r7, #23]
  if (ret != NRF_OK) {
 8100ec4:	7dfb      	ldrb	r3, [r7, #23]
 8100ec6:	2b00      	cmp	r3, #0
 8100ec8:	d001      	beq.n	8100ece <NRF_TransmitAndWait+0x28>

    return ret;
 8100eca:	7dfb      	ldrb	r3, [r7, #23]
 8100ecc:	e020      	b.n	8100f10 <NRF_TransmitAndWait+0x6a>
  }

  // Transmit
  ce_set();
 8100ece:	f7ff fce9 	bl	81008a4 <ce_set>

  // Wait for status update
  uint8_t status;
  int contador = 0;
 8100ed2:	2300      	movs	r3, #0
 8100ed4:	613b      	str	r3, [r7, #16]
  for (;;) {
    status = NRF_ReadStatus();
 8100ed6:	f7ff fe09 	bl	8100aec <NRF_ReadStatus>
 8100eda:	4603      	mov	r3, r0
 8100edc:	73fb      	strb	r3, [r7, #15]
    if (status & (1<<STATUS_BIT_TX_DS)) {
 8100ede:	7bfb      	ldrb	r3, [r7, #15]
 8100ee0:	f003 0320 	and.w	r3, r3, #32
 8100ee4:	2b00      	cmp	r3, #0
 8100ee6:	d006      	beq.n	8100ef6 <NRF_TransmitAndWait+0x50>
      // Packet transmitted
      ret = NRF_SetRegisterBit(NRF_REG_STATUS, STATUS_BIT_TX_DS); // clear flag
 8100ee8:	2105      	movs	r1, #5
 8100eea:	2007      	movs	r0, #7
 8100eec:	f7ff fe1a 	bl	8100b24 <NRF_SetRegisterBit>
 8100ef0:	4603      	mov	r3, r0
 8100ef2:	75fb      	strb	r3, [r7, #23]
      break;
 8100ef4:	e009      	b.n	8100f0a <NRF_TransmitAndWait+0x64>
    }else if (contador == 20){
 8100ef6:	693b      	ldr	r3, [r7, #16]
 8100ef8:	2b14      	cmp	r3, #20
 8100efa:	d102      	bne.n	8100f02 <NRF_TransmitAndWait+0x5c>
    	ret = NRF_ERROR;
 8100efc:	2304      	movs	r3, #4
 8100efe:	75fb      	strb	r3, [r7, #23]
    	break;
 8100f00:	e003      	b.n	8100f0a <NRF_TransmitAndWait+0x64>
    }
    contador++;
 8100f02:	693b      	ldr	r3, [r7, #16]
 8100f04:	3301      	adds	r3, #1
 8100f06:	613b      	str	r3, [r7, #16]
    status = NRF_ReadStatus();
 8100f08:	e7e5      	b.n	8100ed6 <NRF_TransmitAndWait+0x30>
  }
  ce_reset();
 8100f0a:	f7ff fcdb 	bl	81008c4 <ce_reset>

  return ret;
 8100f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8100f10:	4618      	mov	r0, r3
 8100f12:	3718      	adds	r7, #24
 8100f14:	46bd      	mov	sp, r7
 8100f16:	bd80      	pop	{r7, pc}

08100f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100f18:	b480      	push	{r7}
 8100f1a:	b083      	sub	sp, #12
 8100f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8100f48 <HAL_MspInit+0x30>)
 8100f20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100f24:	4a08      	ldr	r2, [pc, #32]	@ (8100f48 <HAL_MspInit+0x30>)
 8100f26:	f043 0302 	orr.w	r3, r3, #2
 8100f2a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100f2e:	4b06      	ldr	r3, [pc, #24]	@ (8100f48 <HAL_MspInit+0x30>)
 8100f30:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100f34:	f003 0302 	and.w	r3, r3, #2
 8100f38:	607b      	str	r3, [r7, #4]
 8100f3a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100f3c:	bf00      	nop
 8100f3e:	370c      	adds	r7, #12
 8100f40:	46bd      	mov	sp, r7
 8100f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f46:	4770      	bx	lr
 8100f48:	58024400 	.word	0x58024400

08100f4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100f4c:	b580      	push	{r7, lr}
 8100f4e:	b0bc      	sub	sp, #240	@ 0xf0
 8100f50:	af00      	add	r7, sp, #0
 8100f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100f54:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100f58:	2200      	movs	r2, #0
 8100f5a:	601a      	str	r2, [r3, #0]
 8100f5c:	605a      	str	r2, [r3, #4]
 8100f5e:	609a      	str	r2, [r3, #8]
 8100f60:	60da      	str	r2, [r3, #12]
 8100f62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100f64:	f107 0318 	add.w	r3, r7, #24
 8100f68:	22c0      	movs	r2, #192	@ 0xc0
 8100f6a:	2100      	movs	r1, #0
 8100f6c:	4618      	mov	r0, r3
 8100f6e:	f003 fbbe 	bl	81046ee <memset>
  if(hspi->Instance==SPI1)
 8100f72:	687b      	ldr	r3, [r7, #4]
 8100f74:	681b      	ldr	r3, [r3, #0]
 8100f76:	4a41      	ldr	r2, [pc, #260]	@ (810107c <HAL_SPI_MspInit+0x130>)
 8100f78:	4293      	cmp	r3, r2
 8100f7a:	d17a      	bne.n	8101072 <HAL_SPI_MspInit+0x126>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8100f7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8100f80:	f04f 0300 	mov.w	r3, #0
 8100f84:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8100f88:	2304      	movs	r3, #4
 8100f8a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 9;
 8100f8c:	2309      	movs	r3, #9
 8100f8e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8100f90:	2302      	movs	r3, #2
 8100f92:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8100f94:	2302      	movs	r3, #2
 8100f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8100f98:	2302      	movs	r3, #2
 8100f9a:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8100f9c:	23c0      	movs	r3, #192	@ 0xc0
 8100f9e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8100fa0:	2320      	movs	r3, #32
 8100fa2:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 3072.0;
 8100fa4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8100fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8100faa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8100fae:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100fb0:	f107 0318 	add.w	r3, r7, #24
 8100fb4:	4618      	mov	r0, r3
 8100fb6:	f000 fe8b 	bl	8101cd0 <HAL_RCCEx_PeriphCLKConfig>
 8100fba:	4603      	mov	r3, r0
 8100fbc:	2b00      	cmp	r3, #0
 8100fbe:	d001      	beq.n	8100fc4 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 8100fc0:	f7ff fc4a 	bl	8100858 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8100fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8100fc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8100fca:	4a2d      	ldr	r2, [pc, #180]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8100fcc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8100fd0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8100fd4:	4b2a      	ldr	r3, [pc, #168]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8100fd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8100fda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8100fde:	617b      	str	r3, [r7, #20]
 8100fe0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100fe2:	4b27      	ldr	r3, [pc, #156]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8100fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100fe8:	4a25      	ldr	r2, [pc, #148]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8100fea:	f043 0301 	orr.w	r3, r3, #1
 8100fee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100ff2:	4b23      	ldr	r3, [pc, #140]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8100ff4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100ff8:	f003 0301 	and.w	r3, r3, #1
 8100ffc:	613b      	str	r3, [r7, #16]
 8100ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101000:	4b1f      	ldr	r3, [pc, #124]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8101002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101006:	4a1e      	ldr	r2, [pc, #120]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8101008:	f043 0308 	orr.w	r3, r3, #8
 810100c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101010:	4b1b      	ldr	r3, [pc, #108]	@ (8101080 <HAL_SPI_MspInit+0x134>)
 8101012:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101016:	f003 0308 	and.w	r3, r3, #8
 810101a:	60fb      	str	r3, [r7, #12]
 810101c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 810101e:	2360      	movs	r3, #96	@ 0x60
 8101020:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101024:	2302      	movs	r3, #2
 8101026:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810102a:	2300      	movs	r3, #0
 810102c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101030:	2300      	movs	r3, #0
 8101032:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101036:	2305      	movs	r3, #5
 8101038:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810103c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101040:	4619      	mov	r1, r3
 8101042:	4810      	ldr	r0, [pc, #64]	@ (8101084 <HAL_SPI_MspInit+0x138>)
 8101044:	f000 fa4c 	bl	81014e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8101048:	2380      	movs	r3, #128	@ 0x80
 810104a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810104e:	2302      	movs	r3, #2
 8101050:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101054:	2300      	movs	r3, #0
 8101056:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810105a:	2300      	movs	r3, #0
 810105c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101060:	2305      	movs	r3, #5
 8101062:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101066:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810106a:	4619      	mov	r1, r3
 810106c:	4806      	ldr	r0, [pc, #24]	@ (8101088 <HAL_SPI_MspInit+0x13c>)
 810106e:	f000 fa37 	bl	81014e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8101072:	bf00      	nop
 8101074:	37f0      	adds	r7, #240	@ 0xf0
 8101076:	46bd      	mov	sp, r7
 8101078:	bd80      	pop	{r7, pc}
 810107a:	bf00      	nop
 810107c:	40013000 	.word	0x40013000
 8101080:	58024400 	.word	0x58024400
 8101084:	58020000 	.word	0x58020000
 8101088:	58020c00 	.word	0x58020c00

0810108c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810108c:	b480      	push	{r7}
 810108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8101090:	bf00      	nop
 8101092:	e7fd      	b.n	8101090 <NMI_Handler+0x4>

08101094 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101094:	b480      	push	{r7}
 8101096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101098:	bf00      	nop
 810109a:	e7fd      	b.n	8101098 <HardFault_Handler+0x4>

0810109c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 810109c:	b480      	push	{r7}
 810109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81010a0:	bf00      	nop
 81010a2:	e7fd      	b.n	81010a0 <MemManage_Handler+0x4>

081010a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81010a4:	b480      	push	{r7}
 81010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81010a8:	bf00      	nop
 81010aa:	e7fd      	b.n	81010a8 <BusFault_Handler+0x4>

081010ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81010ac:	b480      	push	{r7}
 81010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81010b0:	bf00      	nop
 81010b2:	e7fd      	b.n	81010b0 <UsageFault_Handler+0x4>

081010b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81010b4:	b480      	push	{r7}
 81010b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81010b8:	bf00      	nop
 81010ba:	46bd      	mov	sp, r7
 81010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010c0:	4770      	bx	lr

081010c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 81010c2:	b480      	push	{r7}
 81010c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 81010c6:	bf00      	nop
 81010c8:	46bd      	mov	sp, r7
 81010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010ce:	4770      	bx	lr

081010d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81010d0:	b480      	push	{r7}
 81010d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81010d4:	bf00      	nop
 81010d6:	46bd      	mov	sp, r7
 81010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010dc:	4770      	bx	lr

081010de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81010de:	b580      	push	{r7, lr}
 81010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81010e2:	f000 f8c1 	bl	8101268 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81010e6:	bf00      	nop
 81010e8:	bd80      	pop	{r7, pc}
	...

081010ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81010ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8101124 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81010f0:	f7ff fa6a 	bl	81005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81010f4:	480c      	ldr	r0, [pc, #48]	@ (8101128 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81010f6:	490d      	ldr	r1, [pc, #52]	@ (810112c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8101130 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81010fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81010fc:	e002      	b.n	8101104 <LoopCopyDataInit>

081010fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81010fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101100:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101102:	3304      	adds	r3, #4

08101104 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101104:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101106:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101108:	d3f9      	bcc.n	81010fe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810110a:	4a0a      	ldr	r2, [pc, #40]	@ (8101134 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 810110c:	4c0a      	ldr	r4, [pc, #40]	@ (8101138 <LoopFillZerobss+0x22>)
  movs r3, #0
 810110e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101110:	e001      	b.n	8101116 <LoopFillZerobss>

08101112 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101112:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101114:	3204      	adds	r2, #4

08101116 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101116:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101118:	d3fb      	bcc.n	8101112 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810111a:	f003 faf1 	bl	8104700 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810111e:	f7ff fa8d 	bl	810063c <main>
  bx  lr
 8101122:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101124:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101128:	10000000 	.word	0x10000000
  ldr r1, =_edata
 810112c:	10000038 	.word	0x10000038
  ldr r2, =_sidata
 8101130:	08104790 	.word	0x08104790
  ldr r2, =_sbss
 8101134:	10000038 	.word	0x10000038
  ldr r4, =_ebss
 8101138:	100000fc 	.word	0x100000fc

0810113c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 810113c:	e7fe      	b.n	810113c <ADC3_IRQHandler>
	...

08101140 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101140:	b580      	push	{r7, lr}
 8101142:	b082      	sub	sp, #8
 8101144:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101146:	4b28      	ldr	r3, [pc, #160]	@ (81011e8 <HAL_Init+0xa8>)
 8101148:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810114c:	4a26      	ldr	r2, [pc, #152]	@ (81011e8 <HAL_Init+0xa8>)
 810114e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8101152:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101156:	4b24      	ldr	r3, [pc, #144]	@ (81011e8 <HAL_Init+0xa8>)
 8101158:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810115c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101160:	603b      	str	r3, [r7, #0]
 8101162:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101164:	4b21      	ldr	r3, [pc, #132]	@ (81011ec <HAL_Init+0xac>)
 8101166:	681b      	ldr	r3, [r3, #0]
 8101168:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 810116c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101170:	4a1e      	ldr	r2, [pc, #120]	@ (81011ec <HAL_Init+0xac>)
 8101172:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8101176:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101178:	4b1c      	ldr	r3, [pc, #112]	@ (81011ec <HAL_Init+0xac>)
 810117a:	681b      	ldr	r3, [r3, #0]
 810117c:	4a1b      	ldr	r2, [pc, #108]	@ (81011ec <HAL_Init+0xac>)
 810117e:	f043 0301 	orr.w	r3, r3, #1
 8101182:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101184:	2003      	movs	r0, #3
 8101186:	f000 f965 	bl	8101454 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 810118a:	f000 fc27 	bl	81019dc <HAL_RCC_GetSysClockFreq>
 810118e:	4602      	mov	r2, r0
 8101190:	4b15      	ldr	r3, [pc, #84]	@ (81011e8 <HAL_Init+0xa8>)
 8101192:	699b      	ldr	r3, [r3, #24]
 8101194:	0a1b      	lsrs	r3, r3, #8
 8101196:	f003 030f 	and.w	r3, r3, #15
 810119a:	4915      	ldr	r1, [pc, #84]	@ (81011f0 <HAL_Init+0xb0>)
 810119c:	5ccb      	ldrb	r3, [r1, r3]
 810119e:	f003 031f 	and.w	r3, r3, #31
 81011a2:	fa22 f303 	lsr.w	r3, r2, r3
 81011a6:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81011a8:	4b0f      	ldr	r3, [pc, #60]	@ (81011e8 <HAL_Init+0xa8>)
 81011aa:	699b      	ldr	r3, [r3, #24]
 81011ac:	f003 030f 	and.w	r3, r3, #15
 81011b0:	4a0f      	ldr	r2, [pc, #60]	@ (81011f0 <HAL_Init+0xb0>)
 81011b2:	5cd3      	ldrb	r3, [r2, r3]
 81011b4:	f003 031f 	and.w	r3, r3, #31
 81011b8:	687a      	ldr	r2, [r7, #4]
 81011ba:	fa22 f303 	lsr.w	r3, r2, r3
 81011be:	4a0d      	ldr	r2, [pc, #52]	@ (81011f4 <HAL_Init+0xb4>)
 81011c0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81011c2:	4b0c      	ldr	r3, [pc, #48]	@ (81011f4 <HAL_Init+0xb4>)
 81011c4:	681b      	ldr	r3, [r3, #0]
 81011c6:	4a0c      	ldr	r2, [pc, #48]	@ (81011f8 <HAL_Init+0xb8>)
 81011c8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81011ca:	2000      	movs	r0, #0
 81011cc:	f000 f816 	bl	81011fc <HAL_InitTick>
 81011d0:	4603      	mov	r3, r0
 81011d2:	2b00      	cmp	r3, #0
 81011d4:	d001      	beq.n	81011da <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81011d6:	2301      	movs	r3, #1
 81011d8:	e002      	b.n	81011e0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81011da:	f7ff fe9d 	bl	8100f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81011de:	2300      	movs	r3, #0
}
 81011e0:	4618      	mov	r0, r3
 81011e2:	3708      	adds	r7, #8
 81011e4:	46bd      	mov	sp, r7
 81011e6:	bd80      	pop	{r7, pc}
 81011e8:	58024400 	.word	0x58024400
 81011ec:	40024400 	.word	0x40024400
 81011f0:	08104770 	.word	0x08104770
 81011f4:	10000004 	.word	0x10000004
 81011f8:	10000000 	.word	0x10000000

081011fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81011fc:	b580      	push	{r7, lr}
 81011fe:	b082      	sub	sp, #8
 8101200:	af00      	add	r7, sp, #0
 8101202:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101204:	4b15      	ldr	r3, [pc, #84]	@ (810125c <HAL_InitTick+0x60>)
 8101206:	781b      	ldrb	r3, [r3, #0]
 8101208:	2b00      	cmp	r3, #0
 810120a:	d101      	bne.n	8101210 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 810120c:	2301      	movs	r3, #1
 810120e:	e021      	b.n	8101254 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101210:	4b13      	ldr	r3, [pc, #76]	@ (8101260 <HAL_InitTick+0x64>)
 8101212:	681a      	ldr	r2, [r3, #0]
 8101214:	4b11      	ldr	r3, [pc, #68]	@ (810125c <HAL_InitTick+0x60>)
 8101216:	781b      	ldrb	r3, [r3, #0]
 8101218:	4619      	mov	r1, r3
 810121a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 810121e:	fbb3 f3f1 	udiv	r3, r3, r1
 8101222:	fbb2 f3f3 	udiv	r3, r2, r3
 8101226:	4618      	mov	r0, r3
 8101228:	f000 f939 	bl	810149e <HAL_SYSTICK_Config>
 810122c:	4603      	mov	r3, r0
 810122e:	2b00      	cmp	r3, #0
 8101230:	d001      	beq.n	8101236 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101232:	2301      	movs	r3, #1
 8101234:	e00e      	b.n	8101254 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101236:	687b      	ldr	r3, [r7, #4]
 8101238:	2b0f      	cmp	r3, #15
 810123a:	d80a      	bhi.n	8101252 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 810123c:	2200      	movs	r2, #0
 810123e:	6879      	ldr	r1, [r7, #4]
 8101240:	f04f 30ff 	mov.w	r0, #4294967295
 8101244:	f000 f911 	bl	810146a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101248:	4a06      	ldr	r2, [pc, #24]	@ (8101264 <HAL_InitTick+0x68>)
 810124a:	687b      	ldr	r3, [r7, #4]
 810124c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810124e:	2300      	movs	r3, #0
 8101250:	e000      	b.n	8101254 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101252:	2301      	movs	r3, #1
}
 8101254:	4618      	mov	r0, r3
 8101256:	3708      	adds	r7, #8
 8101258:	46bd      	mov	sp, r7
 810125a:	bd80      	pop	{r7, pc}
 810125c:	10000034 	.word	0x10000034
 8101260:	10000000 	.word	0x10000000
 8101264:	10000030 	.word	0x10000030

08101268 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101268:	b480      	push	{r7}
 810126a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810126c:	4b06      	ldr	r3, [pc, #24]	@ (8101288 <HAL_IncTick+0x20>)
 810126e:	781b      	ldrb	r3, [r3, #0]
 8101270:	461a      	mov	r2, r3
 8101272:	4b06      	ldr	r3, [pc, #24]	@ (810128c <HAL_IncTick+0x24>)
 8101274:	681b      	ldr	r3, [r3, #0]
 8101276:	4413      	add	r3, r2
 8101278:	4a04      	ldr	r2, [pc, #16]	@ (810128c <HAL_IncTick+0x24>)
 810127a:	6013      	str	r3, [r2, #0]
}
 810127c:	bf00      	nop
 810127e:	46bd      	mov	sp, r7
 8101280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101284:	4770      	bx	lr
 8101286:	bf00      	nop
 8101288:	10000034 	.word	0x10000034
 810128c:	100000f8 	.word	0x100000f8

08101290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101290:	b480      	push	{r7}
 8101292:	af00      	add	r7, sp, #0
  return uwTick;
 8101294:	4b03      	ldr	r3, [pc, #12]	@ (81012a4 <HAL_GetTick+0x14>)
 8101296:	681b      	ldr	r3, [r3, #0]
}
 8101298:	4618      	mov	r0, r3
 810129a:	46bd      	mov	sp, r7
 810129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81012a0:	4770      	bx	lr
 81012a2:	bf00      	nop
 81012a4:	100000f8 	.word	0x100000f8

081012a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 81012a8:	b580      	push	{r7, lr}
 81012aa:	b084      	sub	sp, #16
 81012ac:	af00      	add	r7, sp, #0
 81012ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 81012b0:	f7ff ffee 	bl	8101290 <HAL_GetTick>
 81012b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 81012b6:	687b      	ldr	r3, [r7, #4]
 81012b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81012ba:	68fb      	ldr	r3, [r7, #12]
 81012bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81012c0:	d005      	beq.n	81012ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81012c2:	4b0a      	ldr	r3, [pc, #40]	@ (81012ec <HAL_Delay+0x44>)
 81012c4:	781b      	ldrb	r3, [r3, #0]
 81012c6:	461a      	mov	r2, r3
 81012c8:	68fb      	ldr	r3, [r7, #12]
 81012ca:	4413      	add	r3, r2
 81012cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81012ce:	bf00      	nop
 81012d0:	f7ff ffde 	bl	8101290 <HAL_GetTick>
 81012d4:	4602      	mov	r2, r0
 81012d6:	68bb      	ldr	r3, [r7, #8]
 81012d8:	1ad3      	subs	r3, r2, r3
 81012da:	68fa      	ldr	r2, [r7, #12]
 81012dc:	429a      	cmp	r2, r3
 81012de:	d8f7      	bhi.n	81012d0 <HAL_Delay+0x28>
  {
  }
}
 81012e0:	bf00      	nop
 81012e2:	bf00      	nop
 81012e4:	3710      	adds	r7, #16
 81012e6:	46bd      	mov	sp, r7
 81012e8:	bd80      	pop	{r7, pc}
 81012ea:	bf00      	nop
 81012ec:	10000034 	.word	0x10000034

081012f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81012f0:	b480      	push	{r7}
 81012f2:	b085      	sub	sp, #20
 81012f4:	af00      	add	r7, sp, #0
 81012f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81012f8:	687b      	ldr	r3, [r7, #4]
 81012fa:	f003 0307 	and.w	r3, r3, #7
 81012fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101300:	4b0c      	ldr	r3, [pc, #48]	@ (8101334 <__NVIC_SetPriorityGrouping+0x44>)
 8101302:	68db      	ldr	r3, [r3, #12]
 8101304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101306:	68ba      	ldr	r2, [r7, #8]
 8101308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 810130c:	4013      	ands	r3, r2
 810130e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101310:	68fb      	ldr	r3, [r7, #12]
 8101312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101314:	68bb      	ldr	r3, [r7, #8]
 8101316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 810131c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101322:	4a04      	ldr	r2, [pc, #16]	@ (8101334 <__NVIC_SetPriorityGrouping+0x44>)
 8101324:	68bb      	ldr	r3, [r7, #8]
 8101326:	60d3      	str	r3, [r2, #12]
}
 8101328:	bf00      	nop
 810132a:	3714      	adds	r7, #20
 810132c:	46bd      	mov	sp, r7
 810132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101332:	4770      	bx	lr
 8101334:	e000ed00 	.word	0xe000ed00

08101338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101338:	b480      	push	{r7}
 810133a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 810133c:	4b04      	ldr	r3, [pc, #16]	@ (8101350 <__NVIC_GetPriorityGrouping+0x18>)
 810133e:	68db      	ldr	r3, [r3, #12]
 8101340:	0a1b      	lsrs	r3, r3, #8
 8101342:	f003 0307 	and.w	r3, r3, #7
}
 8101346:	4618      	mov	r0, r3
 8101348:	46bd      	mov	sp, r7
 810134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810134e:	4770      	bx	lr
 8101350:	e000ed00 	.word	0xe000ed00

08101354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101354:	b480      	push	{r7}
 8101356:	b083      	sub	sp, #12
 8101358:	af00      	add	r7, sp, #0
 810135a:	4603      	mov	r3, r0
 810135c:	6039      	str	r1, [r7, #0]
 810135e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101360:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101364:	2b00      	cmp	r3, #0
 8101366:	db0a      	blt.n	810137e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101368:	683b      	ldr	r3, [r7, #0]
 810136a:	b2da      	uxtb	r2, r3
 810136c:	490c      	ldr	r1, [pc, #48]	@ (81013a0 <__NVIC_SetPriority+0x4c>)
 810136e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101372:	0112      	lsls	r2, r2, #4
 8101374:	b2d2      	uxtb	r2, r2
 8101376:	440b      	add	r3, r1
 8101378:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810137c:	e00a      	b.n	8101394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810137e:	683b      	ldr	r3, [r7, #0]
 8101380:	b2da      	uxtb	r2, r3
 8101382:	4908      	ldr	r1, [pc, #32]	@ (81013a4 <__NVIC_SetPriority+0x50>)
 8101384:	88fb      	ldrh	r3, [r7, #6]
 8101386:	f003 030f 	and.w	r3, r3, #15
 810138a:	3b04      	subs	r3, #4
 810138c:	0112      	lsls	r2, r2, #4
 810138e:	b2d2      	uxtb	r2, r2
 8101390:	440b      	add	r3, r1
 8101392:	761a      	strb	r2, [r3, #24]
}
 8101394:	bf00      	nop
 8101396:	370c      	adds	r7, #12
 8101398:	46bd      	mov	sp, r7
 810139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810139e:	4770      	bx	lr
 81013a0:	e000e100 	.word	0xe000e100
 81013a4:	e000ed00 	.word	0xe000ed00

081013a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81013a8:	b480      	push	{r7}
 81013aa:	b089      	sub	sp, #36	@ 0x24
 81013ac:	af00      	add	r7, sp, #0
 81013ae:	60f8      	str	r0, [r7, #12]
 81013b0:	60b9      	str	r1, [r7, #8]
 81013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81013b4:	68fb      	ldr	r3, [r7, #12]
 81013b6:	f003 0307 	and.w	r3, r3, #7
 81013ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81013bc:	69fb      	ldr	r3, [r7, #28]
 81013be:	f1c3 0307 	rsb	r3, r3, #7
 81013c2:	2b04      	cmp	r3, #4
 81013c4:	bf28      	it	cs
 81013c6:	2304      	movcs	r3, #4
 81013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81013ca:	69fb      	ldr	r3, [r7, #28]
 81013cc:	3304      	adds	r3, #4
 81013ce:	2b06      	cmp	r3, #6
 81013d0:	d902      	bls.n	81013d8 <NVIC_EncodePriority+0x30>
 81013d2:	69fb      	ldr	r3, [r7, #28]
 81013d4:	3b03      	subs	r3, #3
 81013d6:	e000      	b.n	81013da <NVIC_EncodePriority+0x32>
 81013d8:	2300      	movs	r3, #0
 81013da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81013dc:	f04f 32ff 	mov.w	r2, #4294967295
 81013e0:	69bb      	ldr	r3, [r7, #24]
 81013e2:	fa02 f303 	lsl.w	r3, r2, r3
 81013e6:	43da      	mvns	r2, r3
 81013e8:	68bb      	ldr	r3, [r7, #8]
 81013ea:	401a      	ands	r2, r3
 81013ec:	697b      	ldr	r3, [r7, #20]
 81013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81013f0:	f04f 31ff 	mov.w	r1, #4294967295
 81013f4:	697b      	ldr	r3, [r7, #20]
 81013f6:	fa01 f303 	lsl.w	r3, r1, r3
 81013fa:	43d9      	mvns	r1, r3
 81013fc:	687b      	ldr	r3, [r7, #4]
 81013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101400:	4313      	orrs	r3, r2
         );
}
 8101402:	4618      	mov	r0, r3
 8101404:	3724      	adds	r7, #36	@ 0x24
 8101406:	46bd      	mov	sp, r7
 8101408:	f85d 7b04 	ldr.w	r7, [sp], #4
 810140c:	4770      	bx	lr
	...

08101410 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101410:	b580      	push	{r7, lr}
 8101412:	b082      	sub	sp, #8
 8101414:	af00      	add	r7, sp, #0
 8101416:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101418:	687b      	ldr	r3, [r7, #4]
 810141a:	3b01      	subs	r3, #1
 810141c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8101420:	d301      	bcc.n	8101426 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101422:	2301      	movs	r3, #1
 8101424:	e00f      	b.n	8101446 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101426:	4a0a      	ldr	r2, [pc, #40]	@ (8101450 <SysTick_Config+0x40>)
 8101428:	687b      	ldr	r3, [r7, #4]
 810142a:	3b01      	subs	r3, #1
 810142c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810142e:	210f      	movs	r1, #15
 8101430:	f04f 30ff 	mov.w	r0, #4294967295
 8101434:	f7ff ff8e 	bl	8101354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101438:	4b05      	ldr	r3, [pc, #20]	@ (8101450 <SysTick_Config+0x40>)
 810143a:	2200      	movs	r2, #0
 810143c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810143e:	4b04      	ldr	r3, [pc, #16]	@ (8101450 <SysTick_Config+0x40>)
 8101440:	2207      	movs	r2, #7
 8101442:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101444:	2300      	movs	r3, #0
}
 8101446:	4618      	mov	r0, r3
 8101448:	3708      	adds	r7, #8
 810144a:	46bd      	mov	sp, r7
 810144c:	bd80      	pop	{r7, pc}
 810144e:	bf00      	nop
 8101450:	e000e010 	.word	0xe000e010

08101454 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101454:	b580      	push	{r7, lr}
 8101456:	b082      	sub	sp, #8
 8101458:	af00      	add	r7, sp, #0
 810145a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 810145c:	6878      	ldr	r0, [r7, #4]
 810145e:	f7ff ff47 	bl	81012f0 <__NVIC_SetPriorityGrouping>
}
 8101462:	bf00      	nop
 8101464:	3708      	adds	r7, #8
 8101466:	46bd      	mov	sp, r7
 8101468:	bd80      	pop	{r7, pc}

0810146a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810146a:	b580      	push	{r7, lr}
 810146c:	b086      	sub	sp, #24
 810146e:	af00      	add	r7, sp, #0
 8101470:	4603      	mov	r3, r0
 8101472:	60b9      	str	r1, [r7, #8]
 8101474:	607a      	str	r2, [r7, #4]
 8101476:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101478:	f7ff ff5e 	bl	8101338 <__NVIC_GetPriorityGrouping>
 810147c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810147e:	687a      	ldr	r2, [r7, #4]
 8101480:	68b9      	ldr	r1, [r7, #8]
 8101482:	6978      	ldr	r0, [r7, #20]
 8101484:	f7ff ff90 	bl	81013a8 <NVIC_EncodePriority>
 8101488:	4602      	mov	r2, r0
 810148a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810148e:	4611      	mov	r1, r2
 8101490:	4618      	mov	r0, r3
 8101492:	f7ff ff5f 	bl	8101354 <__NVIC_SetPriority>
}
 8101496:	bf00      	nop
 8101498:	3718      	adds	r7, #24
 810149a:	46bd      	mov	sp, r7
 810149c:	bd80      	pop	{r7, pc}

0810149e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810149e:	b580      	push	{r7, lr}
 81014a0:	b082      	sub	sp, #8
 81014a2:	af00      	add	r7, sp, #0
 81014a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81014a6:	6878      	ldr	r0, [r7, #4]
 81014a8:	f7ff ffb2 	bl	8101410 <SysTick_Config>
 81014ac:	4603      	mov	r3, r0
}
 81014ae:	4618      	mov	r0, r3
 81014b0:	3708      	adds	r7, #8
 81014b2:	46bd      	mov	sp, r7
 81014b4:	bd80      	pop	{r7, pc}
	...

081014b8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81014b8:	b480      	push	{r7}
 81014ba:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81014bc:	4b07      	ldr	r3, [pc, #28]	@ (81014dc <HAL_GetCurrentCPUID+0x24>)
 81014be:	681b      	ldr	r3, [r3, #0]
 81014c0:	091b      	lsrs	r3, r3, #4
 81014c2:	f003 030f 	and.w	r3, r3, #15
 81014c6:	2b07      	cmp	r3, #7
 81014c8:	d101      	bne.n	81014ce <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81014ca:	2303      	movs	r3, #3
 81014cc:	e000      	b.n	81014d0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81014ce:	2301      	movs	r3, #1
  }
}
 81014d0:	4618      	mov	r0, r3
 81014d2:	46bd      	mov	sp, r7
 81014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014d8:	4770      	bx	lr
 81014da:	bf00      	nop
 81014dc:	e000ed00 	.word	0xe000ed00

081014e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81014e0:	b480      	push	{r7}
 81014e2:	b089      	sub	sp, #36	@ 0x24
 81014e4:	af00      	add	r7, sp, #0
 81014e6:	6078      	str	r0, [r7, #4]
 81014e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81014ea:	2300      	movs	r3, #0
 81014ec:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81014ee:	4b89      	ldr	r3, [pc, #548]	@ (8101714 <HAL_GPIO_Init+0x234>)
 81014f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81014f2:	e194      	b.n	810181e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81014f4:	683b      	ldr	r3, [r7, #0]
 81014f6:	681a      	ldr	r2, [r3, #0]
 81014f8:	2101      	movs	r1, #1
 81014fa:	69fb      	ldr	r3, [r7, #28]
 81014fc:	fa01 f303 	lsl.w	r3, r1, r3
 8101500:	4013      	ands	r3, r2
 8101502:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101504:	693b      	ldr	r3, [r7, #16]
 8101506:	2b00      	cmp	r3, #0
 8101508:	f000 8186 	beq.w	8101818 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 810150c:	683b      	ldr	r3, [r7, #0]
 810150e:	685b      	ldr	r3, [r3, #4]
 8101510:	f003 0303 	and.w	r3, r3, #3
 8101514:	2b01      	cmp	r3, #1
 8101516:	d005      	beq.n	8101524 <HAL_GPIO_Init+0x44>
 8101518:	683b      	ldr	r3, [r7, #0]
 810151a:	685b      	ldr	r3, [r3, #4]
 810151c:	f003 0303 	and.w	r3, r3, #3
 8101520:	2b02      	cmp	r3, #2
 8101522:	d130      	bne.n	8101586 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101524:	687b      	ldr	r3, [r7, #4]
 8101526:	689b      	ldr	r3, [r3, #8]
 8101528:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810152a:	69fb      	ldr	r3, [r7, #28]
 810152c:	005b      	lsls	r3, r3, #1
 810152e:	2203      	movs	r2, #3
 8101530:	fa02 f303 	lsl.w	r3, r2, r3
 8101534:	43db      	mvns	r3, r3
 8101536:	69ba      	ldr	r2, [r7, #24]
 8101538:	4013      	ands	r3, r2
 810153a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810153c:	683b      	ldr	r3, [r7, #0]
 810153e:	68da      	ldr	r2, [r3, #12]
 8101540:	69fb      	ldr	r3, [r7, #28]
 8101542:	005b      	lsls	r3, r3, #1
 8101544:	fa02 f303 	lsl.w	r3, r2, r3
 8101548:	69ba      	ldr	r2, [r7, #24]
 810154a:	4313      	orrs	r3, r2
 810154c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810154e:	687b      	ldr	r3, [r7, #4]
 8101550:	69ba      	ldr	r2, [r7, #24]
 8101552:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101554:	687b      	ldr	r3, [r7, #4]
 8101556:	685b      	ldr	r3, [r3, #4]
 8101558:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810155a:	2201      	movs	r2, #1
 810155c:	69fb      	ldr	r3, [r7, #28]
 810155e:	fa02 f303 	lsl.w	r3, r2, r3
 8101562:	43db      	mvns	r3, r3
 8101564:	69ba      	ldr	r2, [r7, #24]
 8101566:	4013      	ands	r3, r2
 8101568:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810156a:	683b      	ldr	r3, [r7, #0]
 810156c:	685b      	ldr	r3, [r3, #4]
 810156e:	091b      	lsrs	r3, r3, #4
 8101570:	f003 0201 	and.w	r2, r3, #1
 8101574:	69fb      	ldr	r3, [r7, #28]
 8101576:	fa02 f303 	lsl.w	r3, r2, r3
 810157a:	69ba      	ldr	r2, [r7, #24]
 810157c:	4313      	orrs	r3, r2
 810157e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101580:	687b      	ldr	r3, [r7, #4]
 8101582:	69ba      	ldr	r2, [r7, #24]
 8101584:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8101586:	683b      	ldr	r3, [r7, #0]
 8101588:	685b      	ldr	r3, [r3, #4]
 810158a:	f003 0303 	and.w	r3, r3, #3
 810158e:	2b03      	cmp	r3, #3
 8101590:	d017      	beq.n	81015c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101592:	687b      	ldr	r3, [r7, #4]
 8101594:	68db      	ldr	r3, [r3, #12]
 8101596:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101598:	69fb      	ldr	r3, [r7, #28]
 810159a:	005b      	lsls	r3, r3, #1
 810159c:	2203      	movs	r2, #3
 810159e:	fa02 f303 	lsl.w	r3, r2, r3
 81015a2:	43db      	mvns	r3, r3
 81015a4:	69ba      	ldr	r2, [r7, #24]
 81015a6:	4013      	ands	r3, r2
 81015a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81015aa:	683b      	ldr	r3, [r7, #0]
 81015ac:	689a      	ldr	r2, [r3, #8]
 81015ae:	69fb      	ldr	r3, [r7, #28]
 81015b0:	005b      	lsls	r3, r3, #1
 81015b2:	fa02 f303 	lsl.w	r3, r2, r3
 81015b6:	69ba      	ldr	r2, [r7, #24]
 81015b8:	4313      	orrs	r3, r2
 81015ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81015bc:	687b      	ldr	r3, [r7, #4]
 81015be:	69ba      	ldr	r2, [r7, #24]
 81015c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81015c2:	683b      	ldr	r3, [r7, #0]
 81015c4:	685b      	ldr	r3, [r3, #4]
 81015c6:	f003 0303 	and.w	r3, r3, #3
 81015ca:	2b02      	cmp	r3, #2
 81015cc:	d123      	bne.n	8101616 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81015ce:	69fb      	ldr	r3, [r7, #28]
 81015d0:	08da      	lsrs	r2, r3, #3
 81015d2:	687b      	ldr	r3, [r7, #4]
 81015d4:	3208      	adds	r2, #8
 81015d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81015da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81015dc:	69fb      	ldr	r3, [r7, #28]
 81015de:	f003 0307 	and.w	r3, r3, #7
 81015e2:	009b      	lsls	r3, r3, #2
 81015e4:	220f      	movs	r2, #15
 81015e6:	fa02 f303 	lsl.w	r3, r2, r3
 81015ea:	43db      	mvns	r3, r3
 81015ec:	69ba      	ldr	r2, [r7, #24]
 81015ee:	4013      	ands	r3, r2
 81015f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81015f2:	683b      	ldr	r3, [r7, #0]
 81015f4:	691a      	ldr	r2, [r3, #16]
 81015f6:	69fb      	ldr	r3, [r7, #28]
 81015f8:	f003 0307 	and.w	r3, r3, #7
 81015fc:	009b      	lsls	r3, r3, #2
 81015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8101602:	69ba      	ldr	r2, [r7, #24]
 8101604:	4313      	orrs	r3, r2
 8101606:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101608:	69fb      	ldr	r3, [r7, #28]
 810160a:	08da      	lsrs	r2, r3, #3
 810160c:	687b      	ldr	r3, [r7, #4]
 810160e:	3208      	adds	r2, #8
 8101610:	69b9      	ldr	r1, [r7, #24]
 8101612:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8101616:	687b      	ldr	r3, [r7, #4]
 8101618:	681b      	ldr	r3, [r3, #0]
 810161a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 810161c:	69fb      	ldr	r3, [r7, #28]
 810161e:	005b      	lsls	r3, r3, #1
 8101620:	2203      	movs	r2, #3
 8101622:	fa02 f303 	lsl.w	r3, r2, r3
 8101626:	43db      	mvns	r3, r3
 8101628:	69ba      	ldr	r2, [r7, #24]
 810162a:	4013      	ands	r3, r2
 810162c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810162e:	683b      	ldr	r3, [r7, #0]
 8101630:	685b      	ldr	r3, [r3, #4]
 8101632:	f003 0203 	and.w	r2, r3, #3
 8101636:	69fb      	ldr	r3, [r7, #28]
 8101638:	005b      	lsls	r3, r3, #1
 810163a:	fa02 f303 	lsl.w	r3, r2, r3
 810163e:	69ba      	ldr	r2, [r7, #24]
 8101640:	4313      	orrs	r3, r2
 8101642:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101644:	687b      	ldr	r3, [r7, #4]
 8101646:	69ba      	ldr	r2, [r7, #24]
 8101648:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810164a:	683b      	ldr	r3, [r7, #0]
 810164c:	685b      	ldr	r3, [r3, #4]
 810164e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8101652:	2b00      	cmp	r3, #0
 8101654:	f000 80e0 	beq.w	8101818 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101658:	4b2f      	ldr	r3, [pc, #188]	@ (8101718 <HAL_GPIO_Init+0x238>)
 810165a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810165e:	4a2e      	ldr	r2, [pc, #184]	@ (8101718 <HAL_GPIO_Init+0x238>)
 8101660:	f043 0302 	orr.w	r3, r3, #2
 8101664:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101668:	4b2b      	ldr	r3, [pc, #172]	@ (8101718 <HAL_GPIO_Init+0x238>)
 810166a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 810166e:	f003 0302 	and.w	r3, r3, #2
 8101672:	60fb      	str	r3, [r7, #12]
 8101674:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101676:	4a29      	ldr	r2, [pc, #164]	@ (810171c <HAL_GPIO_Init+0x23c>)
 8101678:	69fb      	ldr	r3, [r7, #28]
 810167a:	089b      	lsrs	r3, r3, #2
 810167c:	3302      	adds	r3, #2
 810167e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101682:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101684:	69fb      	ldr	r3, [r7, #28]
 8101686:	f003 0303 	and.w	r3, r3, #3
 810168a:	009b      	lsls	r3, r3, #2
 810168c:	220f      	movs	r2, #15
 810168e:	fa02 f303 	lsl.w	r3, r2, r3
 8101692:	43db      	mvns	r3, r3
 8101694:	69ba      	ldr	r2, [r7, #24]
 8101696:	4013      	ands	r3, r2
 8101698:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810169a:	687b      	ldr	r3, [r7, #4]
 810169c:	4a20      	ldr	r2, [pc, #128]	@ (8101720 <HAL_GPIO_Init+0x240>)
 810169e:	4293      	cmp	r3, r2
 81016a0:	d052      	beq.n	8101748 <HAL_GPIO_Init+0x268>
 81016a2:	687b      	ldr	r3, [r7, #4]
 81016a4:	4a1f      	ldr	r2, [pc, #124]	@ (8101724 <HAL_GPIO_Init+0x244>)
 81016a6:	4293      	cmp	r3, r2
 81016a8:	d031      	beq.n	810170e <HAL_GPIO_Init+0x22e>
 81016aa:	687b      	ldr	r3, [r7, #4]
 81016ac:	4a1e      	ldr	r2, [pc, #120]	@ (8101728 <HAL_GPIO_Init+0x248>)
 81016ae:	4293      	cmp	r3, r2
 81016b0:	d02b      	beq.n	810170a <HAL_GPIO_Init+0x22a>
 81016b2:	687b      	ldr	r3, [r7, #4]
 81016b4:	4a1d      	ldr	r2, [pc, #116]	@ (810172c <HAL_GPIO_Init+0x24c>)
 81016b6:	4293      	cmp	r3, r2
 81016b8:	d025      	beq.n	8101706 <HAL_GPIO_Init+0x226>
 81016ba:	687b      	ldr	r3, [r7, #4]
 81016bc:	4a1c      	ldr	r2, [pc, #112]	@ (8101730 <HAL_GPIO_Init+0x250>)
 81016be:	4293      	cmp	r3, r2
 81016c0:	d01f      	beq.n	8101702 <HAL_GPIO_Init+0x222>
 81016c2:	687b      	ldr	r3, [r7, #4]
 81016c4:	4a1b      	ldr	r2, [pc, #108]	@ (8101734 <HAL_GPIO_Init+0x254>)
 81016c6:	4293      	cmp	r3, r2
 81016c8:	d019      	beq.n	81016fe <HAL_GPIO_Init+0x21e>
 81016ca:	687b      	ldr	r3, [r7, #4]
 81016cc:	4a1a      	ldr	r2, [pc, #104]	@ (8101738 <HAL_GPIO_Init+0x258>)
 81016ce:	4293      	cmp	r3, r2
 81016d0:	d013      	beq.n	81016fa <HAL_GPIO_Init+0x21a>
 81016d2:	687b      	ldr	r3, [r7, #4]
 81016d4:	4a19      	ldr	r2, [pc, #100]	@ (810173c <HAL_GPIO_Init+0x25c>)
 81016d6:	4293      	cmp	r3, r2
 81016d8:	d00d      	beq.n	81016f6 <HAL_GPIO_Init+0x216>
 81016da:	687b      	ldr	r3, [r7, #4]
 81016dc:	4a18      	ldr	r2, [pc, #96]	@ (8101740 <HAL_GPIO_Init+0x260>)
 81016de:	4293      	cmp	r3, r2
 81016e0:	d007      	beq.n	81016f2 <HAL_GPIO_Init+0x212>
 81016e2:	687b      	ldr	r3, [r7, #4]
 81016e4:	4a17      	ldr	r2, [pc, #92]	@ (8101744 <HAL_GPIO_Init+0x264>)
 81016e6:	4293      	cmp	r3, r2
 81016e8:	d101      	bne.n	81016ee <HAL_GPIO_Init+0x20e>
 81016ea:	2309      	movs	r3, #9
 81016ec:	e02d      	b.n	810174a <HAL_GPIO_Init+0x26a>
 81016ee:	230a      	movs	r3, #10
 81016f0:	e02b      	b.n	810174a <HAL_GPIO_Init+0x26a>
 81016f2:	2308      	movs	r3, #8
 81016f4:	e029      	b.n	810174a <HAL_GPIO_Init+0x26a>
 81016f6:	2307      	movs	r3, #7
 81016f8:	e027      	b.n	810174a <HAL_GPIO_Init+0x26a>
 81016fa:	2306      	movs	r3, #6
 81016fc:	e025      	b.n	810174a <HAL_GPIO_Init+0x26a>
 81016fe:	2305      	movs	r3, #5
 8101700:	e023      	b.n	810174a <HAL_GPIO_Init+0x26a>
 8101702:	2304      	movs	r3, #4
 8101704:	e021      	b.n	810174a <HAL_GPIO_Init+0x26a>
 8101706:	2303      	movs	r3, #3
 8101708:	e01f      	b.n	810174a <HAL_GPIO_Init+0x26a>
 810170a:	2302      	movs	r3, #2
 810170c:	e01d      	b.n	810174a <HAL_GPIO_Init+0x26a>
 810170e:	2301      	movs	r3, #1
 8101710:	e01b      	b.n	810174a <HAL_GPIO_Init+0x26a>
 8101712:	bf00      	nop
 8101714:	580000c0 	.word	0x580000c0
 8101718:	58024400 	.word	0x58024400
 810171c:	58000400 	.word	0x58000400
 8101720:	58020000 	.word	0x58020000
 8101724:	58020400 	.word	0x58020400
 8101728:	58020800 	.word	0x58020800
 810172c:	58020c00 	.word	0x58020c00
 8101730:	58021000 	.word	0x58021000
 8101734:	58021400 	.word	0x58021400
 8101738:	58021800 	.word	0x58021800
 810173c:	58021c00 	.word	0x58021c00
 8101740:	58022000 	.word	0x58022000
 8101744:	58022400 	.word	0x58022400
 8101748:	2300      	movs	r3, #0
 810174a:	69fa      	ldr	r2, [r7, #28]
 810174c:	f002 0203 	and.w	r2, r2, #3
 8101750:	0092      	lsls	r2, r2, #2
 8101752:	4093      	lsls	r3, r2
 8101754:	69ba      	ldr	r2, [r7, #24]
 8101756:	4313      	orrs	r3, r2
 8101758:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810175a:	4938      	ldr	r1, [pc, #224]	@ (810183c <HAL_GPIO_Init+0x35c>)
 810175c:	69fb      	ldr	r3, [r7, #28]
 810175e:	089b      	lsrs	r3, r3, #2
 8101760:	3302      	adds	r3, #2
 8101762:	69ba      	ldr	r2, [r7, #24]
 8101764:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810176c:	681b      	ldr	r3, [r3, #0]
 810176e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101770:	693b      	ldr	r3, [r7, #16]
 8101772:	43db      	mvns	r3, r3
 8101774:	69ba      	ldr	r2, [r7, #24]
 8101776:	4013      	ands	r3, r2
 8101778:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810177a:	683b      	ldr	r3, [r7, #0]
 810177c:	685b      	ldr	r3, [r3, #4]
 810177e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8101782:	2b00      	cmp	r3, #0
 8101784:	d003      	beq.n	810178e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101786:	69ba      	ldr	r2, [r7, #24]
 8101788:	693b      	ldr	r3, [r7, #16]
 810178a:	4313      	orrs	r3, r2
 810178c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810178e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101792:	69bb      	ldr	r3, [r7, #24]
 8101794:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101796:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810179a:	685b      	ldr	r3, [r3, #4]
 810179c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810179e:	693b      	ldr	r3, [r7, #16]
 81017a0:	43db      	mvns	r3, r3
 81017a2:	69ba      	ldr	r2, [r7, #24]
 81017a4:	4013      	ands	r3, r2
 81017a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81017a8:	683b      	ldr	r3, [r7, #0]
 81017aa:	685b      	ldr	r3, [r3, #4]
 81017ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81017b0:	2b00      	cmp	r3, #0
 81017b2:	d003      	beq.n	81017bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81017b4:	69ba      	ldr	r2, [r7, #24]
 81017b6:	693b      	ldr	r3, [r7, #16]
 81017b8:	4313      	orrs	r3, r2
 81017ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81017bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 81017c0:	69bb      	ldr	r3, [r7, #24]
 81017c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81017c4:	697b      	ldr	r3, [r7, #20]
 81017c6:	685b      	ldr	r3, [r3, #4]
 81017c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81017ca:	693b      	ldr	r3, [r7, #16]
 81017cc:	43db      	mvns	r3, r3
 81017ce:	69ba      	ldr	r2, [r7, #24]
 81017d0:	4013      	ands	r3, r2
 81017d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81017d4:	683b      	ldr	r3, [r7, #0]
 81017d6:	685b      	ldr	r3, [r3, #4]
 81017d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81017dc:	2b00      	cmp	r3, #0
 81017de:	d003      	beq.n	81017e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81017e0:	69ba      	ldr	r2, [r7, #24]
 81017e2:	693b      	ldr	r3, [r7, #16]
 81017e4:	4313      	orrs	r3, r2
 81017e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81017e8:	697b      	ldr	r3, [r7, #20]
 81017ea:	69ba      	ldr	r2, [r7, #24]
 81017ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81017ee:	697b      	ldr	r3, [r7, #20]
 81017f0:	681b      	ldr	r3, [r3, #0]
 81017f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81017f4:	693b      	ldr	r3, [r7, #16]
 81017f6:	43db      	mvns	r3, r3
 81017f8:	69ba      	ldr	r2, [r7, #24]
 81017fa:	4013      	ands	r3, r2
 81017fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81017fe:	683b      	ldr	r3, [r7, #0]
 8101800:	685b      	ldr	r3, [r3, #4]
 8101802:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8101806:	2b00      	cmp	r3, #0
 8101808:	d003      	beq.n	8101812 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810180a:	69ba      	ldr	r2, [r7, #24]
 810180c:	693b      	ldr	r3, [r7, #16]
 810180e:	4313      	orrs	r3, r2
 8101810:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101812:	697b      	ldr	r3, [r7, #20]
 8101814:	69ba      	ldr	r2, [r7, #24]
 8101816:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8101818:	69fb      	ldr	r3, [r7, #28]
 810181a:	3301      	adds	r3, #1
 810181c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810181e:	683b      	ldr	r3, [r7, #0]
 8101820:	681a      	ldr	r2, [r3, #0]
 8101822:	69fb      	ldr	r3, [r7, #28]
 8101824:	fa22 f303 	lsr.w	r3, r2, r3
 8101828:	2b00      	cmp	r3, #0
 810182a:	f47f ae63 	bne.w	81014f4 <HAL_GPIO_Init+0x14>
  }
}
 810182e:	bf00      	nop
 8101830:	bf00      	nop
 8101832:	3724      	adds	r7, #36	@ 0x24
 8101834:	46bd      	mov	sp, r7
 8101836:	f85d 7b04 	ldr.w	r7, [sp], #4
 810183a:	4770      	bx	lr
 810183c:	58000400 	.word	0x58000400

08101840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8101840:	b480      	push	{r7}
 8101842:	b083      	sub	sp, #12
 8101844:	af00      	add	r7, sp, #0
 8101846:	6078      	str	r0, [r7, #4]
 8101848:	460b      	mov	r3, r1
 810184a:	807b      	strh	r3, [r7, #2]
 810184c:	4613      	mov	r3, r2
 810184e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8101850:	787b      	ldrb	r3, [r7, #1]
 8101852:	2b00      	cmp	r3, #0
 8101854:	d003      	beq.n	810185e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8101856:	887a      	ldrh	r2, [r7, #2]
 8101858:	687b      	ldr	r3, [r7, #4]
 810185a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 810185c:	e003      	b.n	8101866 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810185e:	887b      	ldrh	r3, [r7, #2]
 8101860:	041a      	lsls	r2, r3, #16
 8101862:	687b      	ldr	r3, [r7, #4]
 8101864:	619a      	str	r2, [r3, #24]
}
 8101866:	bf00      	nop
 8101868:	370c      	adds	r7, #12
 810186a:	46bd      	mov	sp, r7
 810186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101870:	4770      	bx	lr

08101872 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8101872:	b480      	push	{r7}
 8101874:	b085      	sub	sp, #20
 8101876:	af00      	add	r7, sp, #0
 8101878:	6078      	str	r0, [r7, #4]
 810187a:	460b      	mov	r3, r1
 810187c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 810187e:	687b      	ldr	r3, [r7, #4]
 8101880:	695b      	ldr	r3, [r3, #20]
 8101882:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8101884:	887a      	ldrh	r2, [r7, #2]
 8101886:	68fb      	ldr	r3, [r7, #12]
 8101888:	4013      	ands	r3, r2
 810188a:	041a      	lsls	r2, r3, #16
 810188c:	68fb      	ldr	r3, [r7, #12]
 810188e:	43d9      	mvns	r1, r3
 8101890:	887b      	ldrh	r3, [r7, #2]
 8101892:	400b      	ands	r3, r1
 8101894:	431a      	orrs	r2, r3
 8101896:	687b      	ldr	r3, [r7, #4]
 8101898:	619a      	str	r2, [r3, #24]
}
 810189a:	bf00      	nop
 810189c:	3714      	adds	r7, #20
 810189e:	46bd      	mov	sp, r7
 81018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018a4:	4770      	bx	lr
	...

081018a8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81018a8:	b480      	push	{r7}
 81018aa:	b083      	sub	sp, #12
 81018ac:	af00      	add	r7, sp, #0
 81018ae:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81018b0:	4b05      	ldr	r3, [pc, #20]	@ (81018c8 <HAL_HSEM_ActivateNotification+0x20>)
 81018b2:	681a      	ldr	r2, [r3, #0]
 81018b4:	4904      	ldr	r1, [pc, #16]	@ (81018c8 <HAL_HSEM_ActivateNotification+0x20>)
 81018b6:	687b      	ldr	r3, [r7, #4]
 81018b8:	4313      	orrs	r3, r2
 81018ba:	600b      	str	r3, [r1, #0]
#endif
}
 81018bc:	bf00      	nop
 81018be:	370c      	adds	r7, #12
 81018c0:	46bd      	mov	sp, r7
 81018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018c6:	4770      	bx	lr
 81018c8:	58026510 	.word	0x58026510

081018cc <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81018cc:	b580      	push	{r7, lr}
 81018ce:	b084      	sub	sp, #16
 81018d0:	af00      	add	r7, sp, #0
 81018d2:	60f8      	str	r0, [r7, #12]
 81018d4:	460b      	mov	r3, r1
 81018d6:	607a      	str	r2, [r7, #4]
 81018d8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81018da:	4b37      	ldr	r3, [pc, #220]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81018dc:	681b      	ldr	r3, [r3, #0]
 81018de:	f023 0201 	bic.w	r2, r3, #1
 81018e2:	4935      	ldr	r1, [pc, #212]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81018e4:	68fb      	ldr	r3, [r7, #12]
 81018e6:	4313      	orrs	r3, r2
 81018e8:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81018ea:	687b      	ldr	r3, [r7, #4]
 81018ec:	2b00      	cmp	r3, #0
 81018ee:	d123      	bne.n	8101938 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81018f0:	f7ff fde2 	bl	81014b8 <HAL_GetCurrentCPUID>
 81018f4:	4603      	mov	r3, r0
 81018f6:	2b03      	cmp	r3, #3
 81018f8:	d158      	bne.n	81019ac <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81018fa:	4b2f      	ldr	r3, [pc, #188]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81018fc:	691b      	ldr	r3, [r3, #16]
 81018fe:	4a2e      	ldr	r2, [pc, #184]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101900:	f023 0301 	bic.w	r3, r3, #1
 8101904:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101906:	4b2d      	ldr	r3, [pc, #180]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101908:	691b      	ldr	r3, [r3, #16]
 810190a:	4a2c      	ldr	r2, [pc, #176]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810190c:	f043 0304 	orr.w	r3, r3, #4
 8101910:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101912:	f3bf 8f4f 	dsb	sy
}
 8101916:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101918:	f3bf 8f6f 	isb	sy
}
 810191c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810191e:	7afb      	ldrb	r3, [r7, #11]
 8101920:	2b01      	cmp	r3, #1
 8101922:	d101      	bne.n	8101928 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101924:	bf30      	wfi
 8101926:	e000      	b.n	810192a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101928:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810192a:	4b24      	ldr	r3, [pc, #144]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810192c:	691b      	ldr	r3, [r3, #16]
 810192e:	4a23      	ldr	r2, [pc, #140]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101930:	f023 0304 	bic.w	r3, r3, #4
 8101934:	6113      	str	r3, [r2, #16]
 8101936:	e03c      	b.n	81019b2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101938:	687b      	ldr	r3, [r7, #4]
 810193a:	2b01      	cmp	r3, #1
 810193c:	d123      	bne.n	8101986 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810193e:	f7ff fdbb 	bl	81014b8 <HAL_GetCurrentCPUID>
 8101942:	4603      	mov	r3, r0
 8101944:	2b01      	cmp	r3, #1
 8101946:	d133      	bne.n	81019b0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101948:	4b1b      	ldr	r3, [pc, #108]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810194a:	695b      	ldr	r3, [r3, #20]
 810194c:	4a1a      	ldr	r2, [pc, #104]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810194e:	f023 0302 	bic.w	r3, r3, #2
 8101952:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101954:	4b19      	ldr	r3, [pc, #100]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101956:	691b      	ldr	r3, [r3, #16]
 8101958:	4a18      	ldr	r2, [pc, #96]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810195a:	f043 0304 	orr.w	r3, r3, #4
 810195e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101960:	f3bf 8f4f 	dsb	sy
}
 8101964:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101966:	f3bf 8f6f 	isb	sy
}
 810196a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810196c:	7afb      	ldrb	r3, [r7, #11]
 810196e:	2b01      	cmp	r3, #1
 8101970:	d101      	bne.n	8101976 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101972:	bf30      	wfi
 8101974:	e000      	b.n	8101978 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101976:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101978:	4b10      	ldr	r3, [pc, #64]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810197a:	691b      	ldr	r3, [r3, #16]
 810197c:	4a0f      	ldr	r2, [pc, #60]	@ (81019bc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810197e:	f023 0304 	bic.w	r3, r3, #4
 8101982:	6113      	str	r3, [r2, #16]
 8101984:	e015      	b.n	81019b2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101986:	f7ff fd97 	bl	81014b8 <HAL_GetCurrentCPUID>
 810198a:	4603      	mov	r3, r0
 810198c:	2b03      	cmp	r3, #3
 810198e:	d106      	bne.n	810199e <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101990:	4b09      	ldr	r3, [pc, #36]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101992:	691b      	ldr	r3, [r3, #16]
 8101994:	4a08      	ldr	r2, [pc, #32]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101996:	f023 0304 	bic.w	r3, r3, #4
 810199a:	6113      	str	r3, [r2, #16]
 810199c:	e009      	b.n	81019b2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 810199e:	4b06      	ldr	r3, [pc, #24]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019a0:	695b      	ldr	r3, [r3, #20]
 81019a2:	4a05      	ldr	r2, [pc, #20]	@ (81019b8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81019a4:	f023 0304 	bic.w	r3, r3, #4
 81019a8:	6153      	str	r3, [r2, #20]
 81019aa:	e002      	b.n	81019b2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81019ac:	bf00      	nop
 81019ae:	e000      	b.n	81019b2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81019b0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81019b2:	3710      	adds	r7, #16
 81019b4:	46bd      	mov	sp, r7
 81019b6:	bd80      	pop	{r7, pc}
 81019b8:	58024800 	.word	0x58024800
 81019bc:	e000ed00 	.word	0xe000ed00

081019c0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81019c0:	b580      	push	{r7, lr}
 81019c2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81019c4:	f7ff fd78 	bl	81014b8 <HAL_GetCurrentCPUID>
 81019c8:	4603      	mov	r3, r0
 81019ca:	2b03      	cmp	r3, #3
 81019cc:	d101      	bne.n	81019d2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81019ce:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81019d0:	e001      	b.n	81019d6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81019d2:	bf40      	sev
    __WFE ();
 81019d4:	bf20      	wfe
}
 81019d6:	bf00      	nop
 81019d8:	bd80      	pop	{r7, pc}
	...

081019dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81019dc:	b480      	push	{r7}
 81019de:	b089      	sub	sp, #36	@ 0x24
 81019e0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81019e2:	4bb3      	ldr	r3, [pc, #716]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81019e4:	691b      	ldr	r3, [r3, #16]
 81019e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81019ea:	2b18      	cmp	r3, #24
 81019ec:	f200 8155 	bhi.w	8101c9a <HAL_RCC_GetSysClockFreq+0x2be>
 81019f0:	a201      	add	r2, pc, #4	@ (adr r2, 81019f8 <HAL_RCC_GetSysClockFreq+0x1c>)
 81019f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81019f6:	bf00      	nop
 81019f8:	08101a5d 	.word	0x08101a5d
 81019fc:	08101c9b 	.word	0x08101c9b
 8101a00:	08101c9b 	.word	0x08101c9b
 8101a04:	08101c9b 	.word	0x08101c9b
 8101a08:	08101c9b 	.word	0x08101c9b
 8101a0c:	08101c9b 	.word	0x08101c9b
 8101a10:	08101c9b 	.word	0x08101c9b
 8101a14:	08101c9b 	.word	0x08101c9b
 8101a18:	08101a83 	.word	0x08101a83
 8101a1c:	08101c9b 	.word	0x08101c9b
 8101a20:	08101c9b 	.word	0x08101c9b
 8101a24:	08101c9b 	.word	0x08101c9b
 8101a28:	08101c9b 	.word	0x08101c9b
 8101a2c:	08101c9b 	.word	0x08101c9b
 8101a30:	08101c9b 	.word	0x08101c9b
 8101a34:	08101c9b 	.word	0x08101c9b
 8101a38:	08101a89 	.word	0x08101a89
 8101a3c:	08101c9b 	.word	0x08101c9b
 8101a40:	08101c9b 	.word	0x08101c9b
 8101a44:	08101c9b 	.word	0x08101c9b
 8101a48:	08101c9b 	.word	0x08101c9b
 8101a4c:	08101c9b 	.word	0x08101c9b
 8101a50:	08101c9b 	.word	0x08101c9b
 8101a54:	08101c9b 	.word	0x08101c9b
 8101a58:	08101a8f 	.word	0x08101a8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101a5c:	4b94      	ldr	r3, [pc, #592]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a5e:	681b      	ldr	r3, [r3, #0]
 8101a60:	f003 0320 	and.w	r3, r3, #32
 8101a64:	2b00      	cmp	r3, #0
 8101a66:	d009      	beq.n	8101a7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101a68:	4b91      	ldr	r3, [pc, #580]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a6a:	681b      	ldr	r3, [r3, #0]
 8101a6c:	08db      	lsrs	r3, r3, #3
 8101a6e:	f003 0303 	and.w	r3, r3, #3
 8101a72:	4a90      	ldr	r2, [pc, #576]	@ (8101cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101a74:	fa22 f303 	lsr.w	r3, r2, r3
 8101a78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8101a7a:	e111      	b.n	8101ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101a7c:	4b8d      	ldr	r3, [pc, #564]	@ (8101cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101a7e:	61bb      	str	r3, [r7, #24]
      break;
 8101a80:	e10e      	b.n	8101ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8101a82:	4b8d      	ldr	r3, [pc, #564]	@ (8101cb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101a84:	61bb      	str	r3, [r7, #24]
      break;
 8101a86:	e10b      	b.n	8101ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8101a88:	4b8c      	ldr	r3, [pc, #560]	@ (8101cbc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101a8a:	61bb      	str	r3, [r7, #24]
      break;
 8101a8c:	e108      	b.n	8101ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101a8e:	4b88      	ldr	r3, [pc, #544]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101a92:	f003 0303 	and.w	r3, r3, #3
 8101a96:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8101a98:	4b85      	ldr	r3, [pc, #532]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101a9c:	091b      	lsrs	r3, r3, #4
 8101a9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8101aa2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8101aa4:	4b82      	ldr	r3, [pc, #520]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101aa8:	f003 0301 	and.w	r3, r3, #1
 8101aac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8101aae:	4b80      	ldr	r3, [pc, #512]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8101ab2:	08db      	lsrs	r3, r3, #3
 8101ab4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8101ab8:	68fa      	ldr	r2, [r7, #12]
 8101aba:	fb02 f303 	mul.w	r3, r2, r3
 8101abe:	ee07 3a90 	vmov	s15, r3
 8101ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101ac6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8101aca:	693b      	ldr	r3, [r7, #16]
 8101acc:	2b00      	cmp	r3, #0
 8101ace:	f000 80e1 	beq.w	8101c94 <HAL_RCC_GetSysClockFreq+0x2b8>
 8101ad2:	697b      	ldr	r3, [r7, #20]
 8101ad4:	2b02      	cmp	r3, #2
 8101ad6:	f000 8083 	beq.w	8101be0 <HAL_RCC_GetSysClockFreq+0x204>
 8101ada:	697b      	ldr	r3, [r7, #20]
 8101adc:	2b02      	cmp	r3, #2
 8101ade:	f200 80a1 	bhi.w	8101c24 <HAL_RCC_GetSysClockFreq+0x248>
 8101ae2:	697b      	ldr	r3, [r7, #20]
 8101ae4:	2b00      	cmp	r3, #0
 8101ae6:	d003      	beq.n	8101af0 <HAL_RCC_GetSysClockFreq+0x114>
 8101ae8:	697b      	ldr	r3, [r7, #20]
 8101aea:	2b01      	cmp	r3, #1
 8101aec:	d056      	beq.n	8101b9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8101aee:	e099      	b.n	8101c24 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101af0:	4b6f      	ldr	r3, [pc, #444]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101af2:	681b      	ldr	r3, [r3, #0]
 8101af4:	f003 0320 	and.w	r3, r3, #32
 8101af8:	2b00      	cmp	r3, #0
 8101afa:	d02d      	beq.n	8101b58 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101afc:	4b6c      	ldr	r3, [pc, #432]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101afe:	681b      	ldr	r3, [r3, #0]
 8101b00:	08db      	lsrs	r3, r3, #3
 8101b02:	f003 0303 	and.w	r3, r3, #3
 8101b06:	4a6b      	ldr	r2, [pc, #428]	@ (8101cb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101b08:	fa22 f303 	lsr.w	r3, r2, r3
 8101b0c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101b0e:	687b      	ldr	r3, [r7, #4]
 8101b10:	ee07 3a90 	vmov	s15, r3
 8101b14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101b18:	693b      	ldr	r3, [r7, #16]
 8101b1a:	ee07 3a90 	vmov	s15, r3
 8101b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101b26:	4b62      	ldr	r3, [pc, #392]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101b2e:	ee07 3a90 	vmov	s15, r3
 8101b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101b36:	ed97 6a02 	vldr	s12, [r7, #8]
 8101b3a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8101cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101b46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101b52:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8101b56:	e087      	b.n	8101c68 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101b58:	693b      	ldr	r3, [r7, #16]
 8101b5a:	ee07 3a90 	vmov	s15, r3
 8101b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101b62:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8101cc4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101b6a:	4b51      	ldr	r3, [pc, #324]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101b72:	ee07 3a90 	vmov	s15, r3
 8101b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101b7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8101b7e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8101cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101b96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101b9a:	e065      	b.n	8101c68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101b9c:	693b      	ldr	r3, [r7, #16]
 8101b9e:	ee07 3a90 	vmov	s15, r3
 8101ba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101ba6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8101cc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101bae:	4b40      	ldr	r3, [pc, #256]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101bb6:	ee07 3a90 	vmov	s15, r3
 8101bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101bbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8101bc2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8101cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101bce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101bda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101bde:	e043      	b.n	8101c68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101be0:	693b      	ldr	r3, [r7, #16]
 8101be2:	ee07 3a90 	vmov	s15, r3
 8101be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101bea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8101ccc <HAL_RCC_GetSysClockFreq+0x2f0>
 8101bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101bf2:	4b2f      	ldr	r3, [pc, #188]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101bfa:	ee07 3a90 	vmov	s15, r3
 8101bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c02:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c06:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8101cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101c1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101c22:	e021      	b.n	8101c68 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101c24:	693b      	ldr	r3, [r7, #16]
 8101c26:	ee07 3a90 	vmov	s15, r3
 8101c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101c2e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8101cc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101c36:	4b1e      	ldr	r3, [pc, #120]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101c3e:	ee07 3a90 	vmov	s15, r3
 8101c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101c46:	ed97 6a02 	vldr	s12, [r7, #8]
 8101c4a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8101cc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101c56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101c62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101c66:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8101c68:	4b11      	ldr	r3, [pc, #68]	@ (8101cb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101c6c:	0a5b      	lsrs	r3, r3, #9
 8101c6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8101c72:	3301      	adds	r3, #1
 8101c74:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8101c76:	683b      	ldr	r3, [r7, #0]
 8101c78:	ee07 3a90 	vmov	s15, r3
 8101c7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101c80:	edd7 6a07 	vldr	s13, [r7, #28]
 8101c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101c8c:	ee17 3a90 	vmov	r3, s15
 8101c90:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8101c92:	e005      	b.n	8101ca0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8101c94:	2300      	movs	r3, #0
 8101c96:	61bb      	str	r3, [r7, #24]
      break;
 8101c98:	e002      	b.n	8101ca0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8101c9a:	4b07      	ldr	r3, [pc, #28]	@ (8101cb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101c9c:	61bb      	str	r3, [r7, #24]
      break;
 8101c9e:	bf00      	nop
  }

  return sysclockfreq;
 8101ca0:	69bb      	ldr	r3, [r7, #24]
}
 8101ca2:	4618      	mov	r0, r3
 8101ca4:	3724      	adds	r7, #36	@ 0x24
 8101ca6:	46bd      	mov	sp, r7
 8101ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101cac:	4770      	bx	lr
 8101cae:	bf00      	nop
 8101cb0:	58024400 	.word	0x58024400
 8101cb4:	03d09000 	.word	0x03d09000
 8101cb8:	003d0900 	.word	0x003d0900
 8101cbc:	017d7840 	.word	0x017d7840
 8101cc0:	46000000 	.word	0x46000000
 8101cc4:	4c742400 	.word	0x4c742400
 8101cc8:	4a742400 	.word	0x4a742400
 8101ccc:	4bbebc20 	.word	0x4bbebc20

08101cd0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8101cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8101cd4:	b0ca      	sub	sp, #296	@ 0x128
 8101cd6:	af00      	add	r7, sp, #0
 8101cd8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101cdc:	2300      	movs	r3, #0
 8101cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8101ce2:	2300      	movs	r3, #0
 8101ce4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101cf0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8101cf4:	2500      	movs	r5, #0
 8101cf6:	ea54 0305 	orrs.w	r3, r4, r5
 8101cfa:	d049      	beq.n	8101d90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8101cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101d02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101d06:	d02f      	beq.n	8101d68 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8101d08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101d0c:	d828      	bhi.n	8101d60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8101d0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101d12:	d01a      	beq.n	8101d4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8101d14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101d18:	d822      	bhi.n	8101d60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8101d1a:	2b00      	cmp	r3, #0
 8101d1c:	d003      	beq.n	8101d26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8101d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8101d22:	d007      	beq.n	8101d34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101d24:	e01c      	b.n	8101d60 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101d26:	4bb8      	ldr	r3, [pc, #736]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101d2a:	4ab7      	ldr	r2, [pc, #732]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101d30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101d32:	e01a      	b.n	8101d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d38:	3308      	adds	r3, #8
 8101d3a:	2102      	movs	r1, #2
 8101d3c:	4618      	mov	r0, r3
 8101d3e:	f001 f9d1 	bl	81030e4 <RCCEx_PLL2_Config>
 8101d42:	4603      	mov	r3, r0
 8101d44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101d48:	e00f      	b.n	8101d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8101d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d4e:	3328      	adds	r3, #40	@ 0x28
 8101d50:	2102      	movs	r1, #2
 8101d52:	4618      	mov	r0, r3
 8101d54:	f001 fa78 	bl	8103248 <RCCEx_PLL3_Config>
 8101d58:	4603      	mov	r3, r0
 8101d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8101d5e:	e004      	b.n	8101d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101d60:	2301      	movs	r3, #1
 8101d62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101d66:	e000      	b.n	8101d6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8101d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d6e:	2b00      	cmp	r3, #0
 8101d70:	d10a      	bne.n	8101d88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8101d72:	4ba5      	ldr	r3, [pc, #660]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101d76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8101d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101d80:	4aa1      	ldr	r2, [pc, #644]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101d82:	430b      	orrs	r3, r1
 8101d84:	6513      	str	r3, [r2, #80]	@ 0x50
 8101d86:	e003      	b.n	8101d90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101d88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8101d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101d98:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8101d9c:	f04f 0900 	mov.w	r9, #0
 8101da0:	ea58 0309 	orrs.w	r3, r8, r9
 8101da4:	d047      	beq.n	8101e36 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8101da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101dac:	2b04      	cmp	r3, #4
 8101dae:	d82a      	bhi.n	8101e06 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8101db0:	a201      	add	r2, pc, #4	@ (adr r2, 8101db8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8101db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101db6:	bf00      	nop
 8101db8:	08101dcd 	.word	0x08101dcd
 8101dbc:	08101ddb 	.word	0x08101ddb
 8101dc0:	08101df1 	.word	0x08101df1
 8101dc4:	08101e0f 	.word	0x08101e0f
 8101dc8:	08101e0f 	.word	0x08101e0f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101dcc:	4b8e      	ldr	r3, [pc, #568]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101dd0:	4a8d      	ldr	r2, [pc, #564]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101dd8:	e01a      	b.n	8101e10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101dde:	3308      	adds	r3, #8
 8101de0:	2100      	movs	r1, #0
 8101de2:	4618      	mov	r0, r3
 8101de4:	f001 f97e 	bl	81030e4 <RCCEx_PLL2_Config>
 8101de8:	4603      	mov	r3, r0
 8101dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101dee:	e00f      	b.n	8101e10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101df4:	3328      	adds	r3, #40	@ 0x28
 8101df6:	2100      	movs	r1, #0
 8101df8:	4618      	mov	r0, r3
 8101dfa:	f001 fa25 	bl	8103248 <RCCEx_PLL3_Config>
 8101dfe:	4603      	mov	r3, r0
 8101e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101e04:	e004      	b.n	8101e10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101e06:	2301      	movs	r3, #1
 8101e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101e0c:	e000      	b.n	8101e10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8101e0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101e10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e14:	2b00      	cmp	r3, #0
 8101e16:	d10a      	bne.n	8101e2e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101e18:	4b7b      	ldr	r3, [pc, #492]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101e1c:	f023 0107 	bic.w	r1, r3, #7
 8101e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101e26:	4a78      	ldr	r2, [pc, #480]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e28:	430b      	orrs	r3, r1
 8101e2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8101e2c:	e003      	b.n	8101e36 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101e3e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8101e42:	f04f 0b00 	mov.w	fp, #0
 8101e46:	ea5a 030b 	orrs.w	r3, sl, fp
 8101e4a:	d04c      	beq.n	8101ee6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8101e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101e52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101e56:	d030      	beq.n	8101eba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8101e58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101e5c:	d829      	bhi.n	8101eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101e5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8101e60:	d02d      	beq.n	8101ebe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8101e62:	2bc0      	cmp	r3, #192	@ 0xc0
 8101e64:	d825      	bhi.n	8101eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101e66:	2b80      	cmp	r3, #128	@ 0x80
 8101e68:	d018      	beq.n	8101e9c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8101e6a:	2b80      	cmp	r3, #128	@ 0x80
 8101e6c:	d821      	bhi.n	8101eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101e6e:	2b00      	cmp	r3, #0
 8101e70:	d002      	beq.n	8101e78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8101e72:	2b40      	cmp	r3, #64	@ 0x40
 8101e74:	d007      	beq.n	8101e86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8101e76:	e01c      	b.n	8101eb2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101e78:	4b63      	ldr	r3, [pc, #396]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101e7c:	4a62      	ldr	r2, [pc, #392]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101e7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101e82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101e84:	e01c      	b.n	8101ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e8a:	3308      	adds	r3, #8
 8101e8c:	2100      	movs	r1, #0
 8101e8e:	4618      	mov	r0, r3
 8101e90:	f001 f928 	bl	81030e4 <RCCEx_PLL2_Config>
 8101e94:	4603      	mov	r3, r0
 8101e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101e9a:	e011      	b.n	8101ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ea0:	3328      	adds	r3, #40	@ 0x28
 8101ea2:	2100      	movs	r1, #0
 8101ea4:	4618      	mov	r0, r3
 8101ea6:	f001 f9cf 	bl	8103248 <RCCEx_PLL3_Config>
 8101eaa:	4603      	mov	r3, r0
 8101eac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101eb0:	e006      	b.n	8101ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101eb2:	2301      	movs	r3, #1
 8101eb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101eb8:	e002      	b.n	8101ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101eba:	bf00      	nop
 8101ebc:	e000      	b.n	8101ec0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101ebe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101ec4:	2b00      	cmp	r3, #0
 8101ec6:	d10a      	bne.n	8101ede <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101ec8:	4b4f      	ldr	r3, [pc, #316]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101ecc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8101ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101ed6:	4a4c      	ldr	r2, [pc, #304]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101ed8:	430b      	orrs	r3, r1
 8101eda:	6513      	str	r3, [r2, #80]	@ 0x50
 8101edc:	e003      	b.n	8101ee6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101ee2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8101ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101eee:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8101ef2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8101ef6:	2300      	movs	r3, #0
 8101ef8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8101efc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8101f00:	460b      	mov	r3, r1
 8101f02:	4313      	orrs	r3, r2
 8101f04:	d053      	beq.n	8101fae <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8101f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101f0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101f12:	d035      	beq.n	8101f80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8101f14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101f18:	d82e      	bhi.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101f1a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101f1e:	d031      	beq.n	8101f84 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8101f20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101f24:	d828      	bhi.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101f26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101f2a:	d01a      	beq.n	8101f62 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8101f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101f30:	d822      	bhi.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101f32:	2b00      	cmp	r3, #0
 8101f34:	d003      	beq.n	8101f3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8101f36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101f3a:	d007      	beq.n	8101f4c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8101f3c:	e01c      	b.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101f3e:	4b32      	ldr	r3, [pc, #200]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101f42:	4a31      	ldr	r2, [pc, #196]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101f48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101f4a:	e01c      	b.n	8101f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f50:	3308      	adds	r3, #8
 8101f52:	2100      	movs	r1, #0
 8101f54:	4618      	mov	r0, r3
 8101f56:	f001 f8c5 	bl	81030e4 <RCCEx_PLL2_Config>
 8101f5a:	4603      	mov	r3, r0
 8101f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101f60:	e011      	b.n	8101f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f66:	3328      	adds	r3, #40	@ 0x28
 8101f68:	2100      	movs	r1, #0
 8101f6a:	4618      	mov	r0, r3
 8101f6c:	f001 f96c 	bl	8103248 <RCCEx_PLL3_Config>
 8101f70:	4603      	mov	r3, r0
 8101f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101f76:	e006      	b.n	8101f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101f78:	2301      	movs	r3, #1
 8101f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101f7e:	e002      	b.n	8101f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101f80:	bf00      	nop
 8101f82:	e000      	b.n	8101f86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101f84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101f8a:	2b00      	cmp	r3, #0
 8101f8c:	d10b      	bne.n	8101fa6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8101f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101f92:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8101f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101f9e:	4a1a      	ldr	r2, [pc, #104]	@ (8102008 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101fa0:	430b      	orrs	r3, r1
 8101fa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8101fa4:	e003      	b.n	8101fae <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101fa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101faa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8101fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101fb6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8101fba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8101fbe:	2300      	movs	r3, #0
 8101fc0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8101fc4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8101fc8:	460b      	mov	r3, r1
 8101fca:	4313      	orrs	r3, r2
 8101fcc:	d056      	beq.n	810207c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8101fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fd2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101fd6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101fda:	d038      	beq.n	810204e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8101fdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101fe0:	d831      	bhi.n	8102046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101fe2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101fe6:	d034      	beq.n	8102052 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8101fe8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101fec:	d82b      	bhi.n	8102046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101fee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101ff2:	d01d      	beq.n	8102030 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8101ff4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101ff8:	d825      	bhi.n	8102046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101ffa:	2b00      	cmp	r3, #0
 8101ffc:	d006      	beq.n	810200c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8101ffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8102002:	d00a      	beq.n	810201a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8102004:	e01f      	b.n	8102046 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8102006:	bf00      	nop
 8102008:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810200c:	4ba2      	ldr	r3, [pc, #648]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810200e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102010:	4aa1      	ldr	r2, [pc, #644]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102018:	e01c      	b.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810201a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810201e:	3308      	adds	r3, #8
 8102020:	2100      	movs	r1, #0
 8102022:	4618      	mov	r0, r3
 8102024:	f001 f85e 	bl	81030e4 <RCCEx_PLL2_Config>
 8102028:	4603      	mov	r3, r0
 810202a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 810202e:	e011      	b.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102034:	3328      	adds	r3, #40	@ 0x28
 8102036:	2100      	movs	r1, #0
 8102038:	4618      	mov	r0, r3
 810203a:	f001 f905 	bl	8103248 <RCCEx_PLL3_Config>
 810203e:	4603      	mov	r3, r0
 8102040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8102044:	e006      	b.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8102046:	2301      	movs	r3, #1
 8102048:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810204c:	e002      	b.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 810204e:	bf00      	nop
 8102050:	e000      	b.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8102052:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102058:	2b00      	cmp	r3, #0
 810205a:	d10b      	bne.n	8102074 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 810205c:	4b8e      	ldr	r3, [pc, #568]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810205e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102060:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8102064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102068:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 810206c:	4a8a      	ldr	r2, [pc, #552]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810206e:	430b      	orrs	r3, r1
 8102070:	6593      	str	r3, [r2, #88]	@ 0x58
 8102072:	e003      	b.n	810207c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 810207c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102084:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8102088:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 810208c:	2300      	movs	r3, #0
 810208e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8102092:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8102096:	460b      	mov	r3, r1
 8102098:	4313      	orrs	r3, r2
 810209a:	d03a      	beq.n	8102112 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 810209c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81020a2:	2b30      	cmp	r3, #48	@ 0x30
 81020a4:	d01f      	beq.n	81020e6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 81020a6:	2b30      	cmp	r3, #48	@ 0x30
 81020a8:	d819      	bhi.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81020aa:	2b20      	cmp	r3, #32
 81020ac:	d00c      	beq.n	81020c8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 81020ae:	2b20      	cmp	r3, #32
 81020b0:	d815      	bhi.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x40e>
 81020b2:	2b00      	cmp	r3, #0
 81020b4:	d019      	beq.n	81020ea <HAL_RCCEx_PeriphCLKConfig+0x41a>
 81020b6:	2b10      	cmp	r3, #16
 81020b8:	d111      	bne.n	81020de <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81020ba:	4b77      	ldr	r3, [pc, #476]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81020bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81020be:	4a76      	ldr	r2, [pc, #472]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81020c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81020c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81020c6:	e011      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81020c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020cc:	3308      	adds	r3, #8
 81020ce:	2102      	movs	r1, #2
 81020d0:	4618      	mov	r0, r3
 81020d2:	f001 f807 	bl	81030e4 <RCCEx_PLL2_Config>
 81020d6:	4603      	mov	r3, r0
 81020d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 81020dc:	e006      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81020de:	2301      	movs	r3, #1
 81020e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81020e4:	e002      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81020e6:	bf00      	nop
 81020e8:	e000      	b.n	81020ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 81020ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 81020ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81020f0:	2b00      	cmp	r3, #0
 81020f2:	d10a      	bne.n	810210a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 81020f4:	4b68      	ldr	r3, [pc, #416]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81020f8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 81020fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102102:	4a65      	ldr	r2, [pc, #404]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102104:	430b      	orrs	r3, r1
 8102106:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102108:	e003      	b.n	8102112 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810210a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810210e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8102112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102116:	e9d3 2300 	ldrd	r2, r3, [r3]
 810211a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 810211e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8102122:	2300      	movs	r3, #0
 8102124:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8102128:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 810212c:	460b      	mov	r3, r1
 810212e:	4313      	orrs	r3, r2
 8102130:	d051      	beq.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8102132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102136:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102138:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810213c:	d035      	beq.n	81021aa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 810213e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102142:	d82e      	bhi.n	81021a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8102144:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8102148:	d031      	beq.n	81021ae <HAL_RCCEx_PeriphCLKConfig+0x4de>
 810214a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810214e:	d828      	bhi.n	81021a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8102150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8102154:	d01a      	beq.n	810218c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8102156:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810215a:	d822      	bhi.n	81021a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 810215c:	2b00      	cmp	r3, #0
 810215e:	d003      	beq.n	8102168 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8102160:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102164:	d007      	beq.n	8102176 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8102166:	e01c      	b.n	81021a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102168:	4b4b      	ldr	r3, [pc, #300]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810216a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810216c:	4a4a      	ldr	r2, [pc, #296]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810216e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102172:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8102174:	e01c      	b.n	81021b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810217a:	3308      	adds	r3, #8
 810217c:	2100      	movs	r1, #0
 810217e:	4618      	mov	r0, r3
 8102180:	f000 ffb0 	bl	81030e4 <RCCEx_PLL2_Config>
 8102184:	4603      	mov	r3, r0
 8102186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 810218a:	e011      	b.n	81021b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810218c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102190:	3328      	adds	r3, #40	@ 0x28
 8102192:	2100      	movs	r1, #0
 8102194:	4618      	mov	r0, r3
 8102196:	f001 f857 	bl	8103248 <RCCEx_PLL3_Config>
 810219a:	4603      	mov	r3, r0
 810219c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81021a0:	e006      	b.n	81021b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81021a2:	2301      	movs	r3, #1
 81021a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81021a8:	e002      	b.n	81021b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81021aa:	bf00      	nop
 81021ac:	e000      	b.n	81021b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 81021ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 81021b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81021b4:	2b00      	cmp	r3, #0
 81021b6:	d10a      	bne.n	81021ce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81021b8:	4b37      	ldr	r3, [pc, #220]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81021ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81021bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 81021c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81021c6:	4a34      	ldr	r2, [pc, #208]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81021c8:	430b      	orrs	r3, r1
 81021ca:	6513      	str	r3, [r2, #80]	@ 0x50
 81021cc:	e003      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81021ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81021d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81021d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021da:	e9d3 2300 	ldrd	r2, r3, [r3]
 81021de:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 81021e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 81021e6:	2300      	movs	r3, #0
 81021e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 81021ec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 81021f0:	460b      	mov	r3, r1
 81021f2:	4313      	orrs	r3, r2
 81021f4:	d056      	beq.n	81022a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 81021f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81021fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8102200:	d033      	beq.n	810226a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8102202:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8102206:	d82c      	bhi.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102208:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810220c:	d02f      	beq.n	810226e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 810220e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8102212:	d826      	bhi.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102214:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102218:	d02b      	beq.n	8102272 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 810221a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810221e:	d820      	bhi.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8102220:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102224:	d012      	beq.n	810224c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8102226:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810222a:	d81a      	bhi.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x592>
 810222c:	2b00      	cmp	r3, #0
 810222e:	d022      	beq.n	8102276 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8102230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102234:	d115      	bne.n	8102262 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810223a:	3308      	adds	r3, #8
 810223c:	2101      	movs	r1, #1
 810223e:	4618      	mov	r0, r3
 8102240:	f000 ff50 	bl	81030e4 <RCCEx_PLL2_Config>
 8102244:	4603      	mov	r3, r0
 8102246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 810224a:	e015      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810224c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102250:	3328      	adds	r3, #40	@ 0x28
 8102252:	2101      	movs	r1, #1
 8102254:	4618      	mov	r0, r3
 8102256:	f000 fff7 	bl	8103248 <RCCEx_PLL3_Config>
 810225a:	4603      	mov	r3, r0
 810225c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8102260:	e00a      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102262:	2301      	movs	r3, #1
 8102264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102268:	e006      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810226a:	bf00      	nop
 810226c:	e004      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 810226e:	bf00      	nop
 8102270:	e002      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102272:	bf00      	nop
 8102274:	e000      	b.n	8102278 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8102276:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102278:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810227c:	2b00      	cmp	r3, #0
 810227e:	d10d      	bne.n	810229c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8102280:	4b05      	ldr	r3, [pc, #20]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102282:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102284:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8102288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810228c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810228e:	4a02      	ldr	r2, [pc, #8]	@ (8102298 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8102290:	430b      	orrs	r3, r1
 8102292:	6513      	str	r3, [r2, #80]	@ 0x50
 8102294:	e006      	b.n	81022a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8102296:	bf00      	nop
 8102298:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810229c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81022a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81022a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81022ac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 81022b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 81022b4:	2300      	movs	r3, #0
 81022b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 81022ba:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 81022be:	460b      	mov	r3, r1
 81022c0:	4313      	orrs	r3, r2
 81022c2:	d055      	beq.n	8102370 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 81022c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81022c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81022cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81022d0:	d033      	beq.n	810233a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 81022d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81022d6:	d82c      	bhi.n	8102332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81022d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81022dc:	d02f      	beq.n	810233e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 81022de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81022e2:	d826      	bhi.n	8102332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81022e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81022e8:	d02b      	beq.n	8102342 <HAL_RCCEx_PeriphCLKConfig+0x672>
 81022ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81022ee:	d820      	bhi.n	8102332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81022f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81022f4:	d012      	beq.n	810231c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 81022f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81022fa:	d81a      	bhi.n	8102332 <HAL_RCCEx_PeriphCLKConfig+0x662>
 81022fc:	2b00      	cmp	r3, #0
 81022fe:	d022      	beq.n	8102346 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8102300:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102304:	d115      	bne.n	8102332 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810230a:	3308      	adds	r3, #8
 810230c:	2101      	movs	r1, #1
 810230e:	4618      	mov	r0, r3
 8102310:	f000 fee8 	bl	81030e4 <RCCEx_PLL2_Config>
 8102314:	4603      	mov	r3, r0
 8102316:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810231a:	e015      	b.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810231c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102320:	3328      	adds	r3, #40	@ 0x28
 8102322:	2101      	movs	r1, #1
 8102324:	4618      	mov	r0, r3
 8102326:	f000 ff8f 	bl	8103248 <RCCEx_PLL3_Config>
 810232a:	4603      	mov	r3, r0
 810232c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8102330:	e00a      	b.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8102332:	2301      	movs	r3, #1
 8102334:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102338:	e006      	b.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810233a:	bf00      	nop
 810233c:	e004      	b.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810233e:	bf00      	nop
 8102340:	e002      	b.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102342:	bf00      	nop
 8102344:	e000      	b.n	8102348 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8102346:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102348:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810234c:	2b00      	cmp	r3, #0
 810234e:	d10b      	bne.n	8102368 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8102350:	4ba4      	ldr	r3, [pc, #656]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102354:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810235c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8102360:	4aa0      	ldr	r2, [pc, #640]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102362:	430b      	orrs	r3, r1
 8102364:	6593      	str	r3, [r2, #88]	@ 0x58
 8102366:	e003      	b.n	8102370 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810236c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102378:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 810237c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8102380:	2300      	movs	r3, #0
 8102382:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8102386:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 810238a:	460b      	mov	r3, r1
 810238c:	4313      	orrs	r3, r2
 810238e:	d037      	beq.n	8102400 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8102390:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102396:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810239a:	d00e      	beq.n	81023ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 810239c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81023a0:	d816      	bhi.n	81023d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 81023a2:	2b00      	cmp	r3, #0
 81023a4:	d018      	beq.n	81023d8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 81023a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81023aa:	d111      	bne.n	81023d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81023ac:	4b8d      	ldr	r3, [pc, #564]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81023ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81023b0:	4a8c      	ldr	r2, [pc, #560]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81023b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81023b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81023b8:	e00f      	b.n	81023da <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81023ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023be:	3308      	adds	r3, #8
 81023c0:	2101      	movs	r1, #1
 81023c2:	4618      	mov	r0, r3
 81023c4:	f000 fe8e 	bl	81030e4 <RCCEx_PLL2_Config>
 81023c8:	4603      	mov	r3, r0
 81023ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81023ce:	e004      	b.n	81023da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81023d0:	2301      	movs	r3, #1
 81023d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81023d6:	e000      	b.n	81023da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 81023d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81023da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023de:	2b00      	cmp	r3, #0
 81023e0:	d10a      	bne.n	81023f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81023e2:	4b80      	ldr	r3, [pc, #512]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81023e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81023e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81023ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81023f0:	4a7c      	ldr	r2, [pc, #496]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81023f2:	430b      	orrs	r3, r1
 81023f4:	6513      	str	r3, [r2, #80]	@ 0x50
 81023f6:	e003      	b.n	8102400 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81023fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8102400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102408:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 810240c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8102410:	2300      	movs	r3, #0
 8102412:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8102416:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 810241a:	460b      	mov	r3, r1
 810241c:	4313      	orrs	r3, r2
 810241e:	d039      	beq.n	8102494 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8102420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102426:	2b03      	cmp	r3, #3
 8102428:	d81c      	bhi.n	8102464 <HAL_RCCEx_PeriphCLKConfig+0x794>
 810242a:	a201      	add	r2, pc, #4	@ (adr r2, 8102430 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 810242c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102430:	0810246d 	.word	0x0810246d
 8102434:	08102441 	.word	0x08102441
 8102438:	0810244f 	.word	0x0810244f
 810243c:	0810246d 	.word	0x0810246d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102440:	4b68      	ldr	r3, [pc, #416]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102444:	4a67      	ldr	r2, [pc, #412]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810244a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 810244c:	e00f      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810244e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102452:	3308      	adds	r3, #8
 8102454:	2102      	movs	r1, #2
 8102456:	4618      	mov	r0, r3
 8102458:	f000 fe44 	bl	81030e4 <RCCEx_PLL2_Config>
 810245c:	4603      	mov	r3, r0
 810245e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8102462:	e004      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8102464:	2301      	movs	r3, #1
 8102466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810246a:	e000      	b.n	810246e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 810246c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810246e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102472:	2b00      	cmp	r3, #0
 8102474:	d10a      	bne.n	810248c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8102476:	4b5b      	ldr	r3, [pc, #364]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810247a:	f023 0103 	bic.w	r1, r3, #3
 810247e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102484:	4a57      	ldr	r2, [pc, #348]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102486:	430b      	orrs	r3, r1
 8102488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810248a:	e003      	b.n	8102494 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810248c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8102494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102498:	e9d3 2300 	ldrd	r2, r3, [r3]
 810249c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81024a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 81024a4:	2300      	movs	r3, #0
 81024a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 81024aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 81024ae:	460b      	mov	r3, r1
 81024b0:	4313      	orrs	r3, r2
 81024b2:	f000 809f 	beq.w	81025f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81024b6:	4b4c      	ldr	r3, [pc, #304]	@ (81025e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81024b8:	681b      	ldr	r3, [r3, #0]
 81024ba:	4a4b      	ldr	r2, [pc, #300]	@ (81025e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81024bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81024c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81024c2:	f7fe fee5 	bl	8101290 <HAL_GetTick>
 81024c6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81024ca:	e00b      	b.n	81024e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81024cc:	f7fe fee0 	bl	8101290 <HAL_GetTick>
 81024d0:	4602      	mov	r2, r0
 81024d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81024d6:	1ad3      	subs	r3, r2, r3
 81024d8:	2b64      	cmp	r3, #100	@ 0x64
 81024da:	d903      	bls.n	81024e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81024dc:	2303      	movs	r3, #3
 81024de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81024e2:	e005      	b.n	81024f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81024e4:	4b40      	ldr	r3, [pc, #256]	@ (81025e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81024e6:	681b      	ldr	r3, [r3, #0]
 81024e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81024ec:	2b00      	cmp	r3, #0
 81024ee:	d0ed      	beq.n	81024cc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81024f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81024f4:	2b00      	cmp	r3, #0
 81024f6:	d179      	bne.n	81025ec <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81024f8:	4b3a      	ldr	r3, [pc, #232]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81024fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81024fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102500:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102504:	4053      	eors	r3, r2
 8102506:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810250a:	2b00      	cmp	r3, #0
 810250c:	d015      	beq.n	810253a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810250e:	4b35      	ldr	r3, [pc, #212]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8102516:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 810251a:	4b32      	ldr	r3, [pc, #200]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810251c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810251e:	4a31      	ldr	r2, [pc, #196]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8102524:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102526:	4b2f      	ldr	r3, [pc, #188]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810252a:	4a2e      	ldr	r2, [pc, #184]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810252c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8102530:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8102532:	4a2c      	ldr	r2, [pc, #176]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102534:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102538:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810253a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810253e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102542:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102546:	d118      	bne.n	810257a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8102548:	f7fe fea2 	bl	8101290 <HAL_GetTick>
 810254c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8102550:	e00d      	b.n	810256e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8102552:	f7fe fe9d 	bl	8101290 <HAL_GetTick>
 8102556:	4602      	mov	r2, r0
 8102558:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 810255c:	1ad2      	subs	r2, r2, r3
 810255e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8102562:	429a      	cmp	r2, r3
 8102564:	d903      	bls.n	810256e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8102566:	2303      	movs	r3, #3
 8102568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 810256c:	e005      	b.n	810257a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810256e:	4b1d      	ldr	r3, [pc, #116]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102572:	f003 0302 	and.w	r3, r3, #2
 8102576:	2b00      	cmp	r3, #0
 8102578:	d0eb      	beq.n	8102552 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 810257a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810257e:	2b00      	cmp	r3, #0
 8102580:	d12b      	bne.n	81025da <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8102582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102586:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810258a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 810258e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102592:	d110      	bne.n	81025b6 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 8102594:	4b13      	ldr	r3, [pc, #76]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102596:	691b      	ldr	r3, [r3, #16]
 8102598:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 810259c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81025a4:	091b      	lsrs	r3, r3, #4
 81025a6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 81025aa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 81025ae:	4a0d      	ldr	r2, [pc, #52]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025b0:	430b      	orrs	r3, r1
 81025b2:	6113      	str	r3, [r2, #16]
 81025b4:	e005      	b.n	81025c2 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81025b6:	4b0b      	ldr	r3, [pc, #44]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025b8:	691b      	ldr	r3, [r3, #16]
 81025ba:	4a0a      	ldr	r2, [pc, #40]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 81025c0:	6113      	str	r3, [r2, #16]
 81025c2:	4b08      	ldr	r3, [pc, #32]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025c4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81025c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81025ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81025d2:	4a04      	ldr	r2, [pc, #16]	@ (81025e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81025d4:	430b      	orrs	r3, r1
 81025d6:	6713      	str	r3, [r2, #112]	@ 0x70
 81025d8:	e00c      	b.n	81025f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81025da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81025de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 81025e2:	e007      	b.n	81025f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 81025e4:	58024400 	.word	0x58024400
 81025e8:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81025ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81025f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81025f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81025fc:	f002 0301 	and.w	r3, r2, #1
 8102600:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8102604:	2300      	movs	r3, #0
 8102606:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 810260a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 810260e:	460b      	mov	r3, r1
 8102610:	4313      	orrs	r3, r2
 8102612:	f000 8089 	beq.w	8102728 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8102616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810261a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 810261c:	2b28      	cmp	r3, #40	@ 0x28
 810261e:	d86b      	bhi.n	81026f8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8102620:	a201      	add	r2, pc, #4	@ (adr r2, 8102628 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8102622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102626:	bf00      	nop
 8102628:	08102701 	.word	0x08102701
 810262c:	081026f9 	.word	0x081026f9
 8102630:	081026f9 	.word	0x081026f9
 8102634:	081026f9 	.word	0x081026f9
 8102638:	081026f9 	.word	0x081026f9
 810263c:	081026f9 	.word	0x081026f9
 8102640:	081026f9 	.word	0x081026f9
 8102644:	081026f9 	.word	0x081026f9
 8102648:	081026cd 	.word	0x081026cd
 810264c:	081026f9 	.word	0x081026f9
 8102650:	081026f9 	.word	0x081026f9
 8102654:	081026f9 	.word	0x081026f9
 8102658:	081026f9 	.word	0x081026f9
 810265c:	081026f9 	.word	0x081026f9
 8102660:	081026f9 	.word	0x081026f9
 8102664:	081026f9 	.word	0x081026f9
 8102668:	081026e3 	.word	0x081026e3
 810266c:	081026f9 	.word	0x081026f9
 8102670:	081026f9 	.word	0x081026f9
 8102674:	081026f9 	.word	0x081026f9
 8102678:	081026f9 	.word	0x081026f9
 810267c:	081026f9 	.word	0x081026f9
 8102680:	081026f9 	.word	0x081026f9
 8102684:	081026f9 	.word	0x081026f9
 8102688:	08102701 	.word	0x08102701
 810268c:	081026f9 	.word	0x081026f9
 8102690:	081026f9 	.word	0x081026f9
 8102694:	081026f9 	.word	0x081026f9
 8102698:	081026f9 	.word	0x081026f9
 810269c:	081026f9 	.word	0x081026f9
 81026a0:	081026f9 	.word	0x081026f9
 81026a4:	081026f9 	.word	0x081026f9
 81026a8:	08102701 	.word	0x08102701
 81026ac:	081026f9 	.word	0x081026f9
 81026b0:	081026f9 	.word	0x081026f9
 81026b4:	081026f9 	.word	0x081026f9
 81026b8:	081026f9 	.word	0x081026f9
 81026bc:	081026f9 	.word	0x081026f9
 81026c0:	081026f9 	.word	0x081026f9
 81026c4:	081026f9 	.word	0x081026f9
 81026c8:	08102701 	.word	0x08102701
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81026cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026d0:	3308      	adds	r3, #8
 81026d2:	2101      	movs	r1, #1
 81026d4:	4618      	mov	r0, r3
 81026d6:	f000 fd05 	bl	81030e4 <RCCEx_PLL2_Config>
 81026da:	4603      	mov	r3, r0
 81026dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81026e0:	e00f      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81026e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026e6:	3328      	adds	r3, #40	@ 0x28
 81026e8:	2101      	movs	r1, #1
 81026ea:	4618      	mov	r0, r3
 81026ec:	f000 fdac 	bl	8103248 <RCCEx_PLL3_Config>
 81026f0:	4603      	mov	r3, r0
 81026f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81026f6:	e004      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81026f8:	2301      	movs	r3, #1
 81026fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81026fe:	e000      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8102700:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102706:	2b00      	cmp	r3, #0
 8102708:	d10a      	bne.n	8102720 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 810270a:	4bbf      	ldr	r3, [pc, #764]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810270c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810270e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8102712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102716:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102718:	4abb      	ldr	r2, [pc, #748]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810271a:	430b      	orrs	r3, r1
 810271c:	6553      	str	r3, [r2, #84]	@ 0x54
 810271e:	e003      	b.n	8102728 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102720:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102724:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810272c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102730:	f002 0302 	and.w	r3, r2, #2
 8102734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8102738:	2300      	movs	r3, #0
 810273a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 810273e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8102742:	460b      	mov	r3, r1
 8102744:	4313      	orrs	r3, r2
 8102746:	d041      	beq.n	81027cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8102748:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810274c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 810274e:	2b05      	cmp	r3, #5
 8102750:	d824      	bhi.n	810279c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8102752:	a201      	add	r2, pc, #4	@ (adr r2, 8102758 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8102754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102758:	081027a5 	.word	0x081027a5
 810275c:	08102771 	.word	0x08102771
 8102760:	08102787 	.word	0x08102787
 8102764:	081027a5 	.word	0x081027a5
 8102768:	081027a5 	.word	0x081027a5
 810276c:	081027a5 	.word	0x081027a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102774:	3308      	adds	r3, #8
 8102776:	2101      	movs	r1, #1
 8102778:	4618      	mov	r0, r3
 810277a:	f000 fcb3 	bl	81030e4 <RCCEx_PLL2_Config>
 810277e:	4603      	mov	r3, r0
 8102780:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8102784:	e00f      	b.n	81027a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810278a:	3328      	adds	r3, #40	@ 0x28
 810278c:	2101      	movs	r1, #1
 810278e:	4618      	mov	r0, r3
 8102790:	f000 fd5a 	bl	8103248 <RCCEx_PLL3_Config>
 8102794:	4603      	mov	r3, r0
 8102796:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810279a:	e004      	b.n	81027a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810279c:	2301      	movs	r3, #1
 810279e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81027a2:	e000      	b.n	81027a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81027a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81027a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027aa:	2b00      	cmp	r3, #0
 81027ac:	d10a      	bne.n	81027c4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81027ae:	4b96      	ldr	r3, [pc, #600]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81027b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81027b2:	f023 0107 	bic.w	r1, r3, #7
 81027b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81027bc:	4a92      	ldr	r2, [pc, #584]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81027be:	430b      	orrs	r3, r1
 81027c0:	6553      	str	r3, [r2, #84]	@ 0x54
 81027c2:	e003      	b.n	81027cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81027c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81027cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81027d4:	f002 0304 	and.w	r3, r2, #4
 81027d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81027dc:	2300      	movs	r3, #0
 81027de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81027e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 81027e6:	460b      	mov	r3, r1
 81027e8:	4313      	orrs	r3, r2
 81027ea:	d044      	beq.n	8102876 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81027ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81027f4:	2b05      	cmp	r3, #5
 81027f6:	d825      	bhi.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 81027f8:	a201      	add	r2, pc, #4	@ (adr r2, 8102800 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 81027fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81027fe:	bf00      	nop
 8102800:	0810284d 	.word	0x0810284d
 8102804:	08102819 	.word	0x08102819
 8102808:	0810282f 	.word	0x0810282f
 810280c:	0810284d 	.word	0x0810284d
 8102810:	0810284d 	.word	0x0810284d
 8102814:	0810284d 	.word	0x0810284d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810281c:	3308      	adds	r3, #8
 810281e:	2101      	movs	r1, #1
 8102820:	4618      	mov	r0, r3
 8102822:	f000 fc5f 	bl	81030e4 <RCCEx_PLL2_Config>
 8102826:	4603      	mov	r3, r0
 8102828:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810282c:	e00f      	b.n	810284e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810282e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102832:	3328      	adds	r3, #40	@ 0x28
 8102834:	2101      	movs	r1, #1
 8102836:	4618      	mov	r0, r3
 8102838:	f000 fd06 	bl	8103248 <RCCEx_PLL3_Config>
 810283c:	4603      	mov	r3, r0
 810283e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8102842:	e004      	b.n	810284e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102844:	2301      	movs	r3, #1
 8102846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810284a:	e000      	b.n	810284e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 810284c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810284e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102852:	2b00      	cmp	r3, #0
 8102854:	d10b      	bne.n	810286e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8102856:	4b6c      	ldr	r3, [pc, #432]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810285a:	f023 0107 	bic.w	r1, r3, #7
 810285e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102862:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8102866:	4a68      	ldr	r2, [pc, #416]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102868:	430b      	orrs	r3, r1
 810286a:	6593      	str	r3, [r2, #88]	@ 0x58
 810286c:	e003      	b.n	8102876 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810286e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810287e:	f002 0320 	and.w	r3, r2, #32
 8102882:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8102886:	2300      	movs	r3, #0
 8102888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 810288c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8102890:	460b      	mov	r3, r1
 8102892:	4313      	orrs	r3, r2
 8102894:	d055      	beq.n	8102942 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8102896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810289a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810289e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81028a2:	d033      	beq.n	810290c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81028a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81028a8:	d82c      	bhi.n	8102904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81028aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81028ae:	d02f      	beq.n	8102910 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81028b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81028b4:	d826      	bhi.n	8102904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81028b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81028ba:	d02b      	beq.n	8102914 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81028bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81028c0:	d820      	bhi.n	8102904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81028c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81028c6:	d012      	beq.n	81028ee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81028c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81028cc:	d81a      	bhi.n	8102904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81028ce:	2b00      	cmp	r3, #0
 81028d0:	d022      	beq.n	8102918 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81028d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81028d6:	d115      	bne.n	8102904 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81028d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028dc:	3308      	adds	r3, #8
 81028de:	2100      	movs	r1, #0
 81028e0:	4618      	mov	r0, r3
 81028e2:	f000 fbff 	bl	81030e4 <RCCEx_PLL2_Config>
 81028e6:	4603      	mov	r3, r0
 81028e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81028ec:	e015      	b.n	810291a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81028ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028f2:	3328      	adds	r3, #40	@ 0x28
 81028f4:	2102      	movs	r1, #2
 81028f6:	4618      	mov	r0, r3
 81028f8:	f000 fca6 	bl	8103248 <RCCEx_PLL3_Config>
 81028fc:	4603      	mov	r3, r0
 81028fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8102902:	e00a      	b.n	810291a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102904:	2301      	movs	r3, #1
 8102906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810290a:	e006      	b.n	810291a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810290c:	bf00      	nop
 810290e:	e004      	b.n	810291a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102910:	bf00      	nop
 8102912:	e002      	b.n	810291a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102914:	bf00      	nop
 8102916:	e000      	b.n	810291a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102918:	bf00      	nop
    }

    if (ret == HAL_OK)
 810291a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810291e:	2b00      	cmp	r3, #0
 8102920:	d10b      	bne.n	810293a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8102922:	4b39      	ldr	r3, [pc, #228]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102924:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102926:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 810292a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810292e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8102932:	4a35      	ldr	r2, [pc, #212]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102934:	430b      	orrs	r3, r1
 8102936:	6553      	str	r3, [r2, #84]	@ 0x54
 8102938:	e003      	b.n	8102942 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810293a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810293e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8102942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102946:	e9d3 2300 	ldrd	r2, r3, [r3]
 810294a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 810294e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8102952:	2300      	movs	r3, #0
 8102954:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8102958:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 810295c:	460b      	mov	r3, r1
 810295e:	4313      	orrs	r3, r2
 8102960:	d058      	beq.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8102962:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102966:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810296a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 810296e:	d033      	beq.n	81029d8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8102970:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8102974:	d82c      	bhi.n	81029d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 810297a:	d02f      	beq.n	81029dc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 810297c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102980:	d826      	bhi.n	81029d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8102982:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8102986:	d02b      	beq.n	81029e0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8102988:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 810298c:	d820      	bhi.n	81029d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810298e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102992:	d012      	beq.n	81029ba <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8102994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8102998:	d81a      	bhi.n	81029d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810299a:	2b00      	cmp	r3, #0
 810299c:	d022      	beq.n	81029e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 810299e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81029a2:	d115      	bne.n	81029d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81029a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029a8:	3308      	adds	r3, #8
 81029aa:	2100      	movs	r1, #0
 81029ac:	4618      	mov	r0, r3
 81029ae:	f000 fb99 	bl	81030e4 <RCCEx_PLL2_Config>
 81029b2:	4603      	mov	r3, r0
 81029b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81029b8:	e015      	b.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81029ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029be:	3328      	adds	r3, #40	@ 0x28
 81029c0:	2102      	movs	r1, #2
 81029c2:	4618      	mov	r0, r3
 81029c4:	f000 fc40 	bl	8103248 <RCCEx_PLL3_Config>
 81029c8:	4603      	mov	r3, r0
 81029ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81029ce:	e00a      	b.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81029d0:	2301      	movs	r3, #1
 81029d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81029d6:	e006      	b.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81029d8:	bf00      	nop
 81029da:	e004      	b.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81029dc:	bf00      	nop
 81029de:	e002      	b.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81029e0:	bf00      	nop
 81029e2:	e000      	b.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81029e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81029e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029ea:	2b00      	cmp	r3, #0
 81029ec:	d10e      	bne.n	8102a0c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81029ee:	4b06      	ldr	r3, [pc, #24]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81029f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81029f2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 81029f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81029fe:	4a02      	ldr	r2, [pc, #8]	@ (8102a08 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102a00:	430b      	orrs	r3, r1
 8102a02:	6593      	str	r3, [r2, #88]	@ 0x58
 8102a04:	e006      	b.n	8102a14 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8102a06:	bf00      	nop
 8102a08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a1c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8102a20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8102a24:	2300      	movs	r3, #0
 8102a26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8102a2a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8102a2e:	460b      	mov	r3, r1
 8102a30:	4313      	orrs	r3, r2
 8102a32:	d055      	beq.n	8102ae0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8102a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a38:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102a3c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102a40:	d033      	beq.n	8102aaa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8102a42:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8102a46:	d82c      	bhi.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102a48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102a4c:	d02f      	beq.n	8102aae <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8102a4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8102a52:	d826      	bhi.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102a54:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102a58:	d02b      	beq.n	8102ab2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8102a5a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8102a5e:	d820      	bhi.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102a60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102a64:	d012      	beq.n	8102a8c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8102a66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8102a6a:	d81a      	bhi.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8102a6c:	2b00      	cmp	r3, #0
 8102a6e:	d022      	beq.n	8102ab6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8102a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8102a74:	d115      	bne.n	8102aa2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a7a:	3308      	adds	r3, #8
 8102a7c:	2100      	movs	r1, #0
 8102a7e:	4618      	mov	r0, r3
 8102a80:	f000 fb30 	bl	81030e4 <RCCEx_PLL2_Config>
 8102a84:	4603      	mov	r3, r0
 8102a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102a8a:	e015      	b.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a90:	3328      	adds	r3, #40	@ 0x28
 8102a92:	2102      	movs	r1, #2
 8102a94:	4618      	mov	r0, r3
 8102a96:	f000 fbd7 	bl	8103248 <RCCEx_PLL3_Config>
 8102a9a:	4603      	mov	r3, r0
 8102a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8102aa0:	e00a      	b.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102aa2:	2301      	movs	r3, #1
 8102aa4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102aa8:	e006      	b.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102aaa:	bf00      	nop
 8102aac:	e004      	b.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102aae:	bf00      	nop
 8102ab0:	e002      	b.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102ab2:	bf00      	nop
 8102ab4:	e000      	b.n	8102ab8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102ab8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102abc:	2b00      	cmp	r3, #0
 8102abe:	d10b      	bne.n	8102ad8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102ac0:	4ba1      	ldr	r3, [pc, #644]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102ac4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8102ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102acc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102ad0:	4a9d      	ldr	r2, [pc, #628]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102ad2:	430b      	orrs	r3, r1
 8102ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8102ad6:	e003      	b.n	8102ae0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ad8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102adc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ae8:	f002 0308 	and.w	r3, r2, #8
 8102aec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8102af0:	2300      	movs	r3, #0
 8102af2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8102af6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8102afa:	460b      	mov	r3, r1
 8102afc:	4313      	orrs	r3, r2
 8102afe:	d01e      	beq.n	8102b3e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8102b00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102b08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102b0c:	d10c      	bne.n	8102b28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b12:	3328      	adds	r3, #40	@ 0x28
 8102b14:	2102      	movs	r1, #2
 8102b16:	4618      	mov	r0, r3
 8102b18:	f000 fb96 	bl	8103248 <RCCEx_PLL3_Config>
 8102b1c:	4603      	mov	r3, r0
 8102b1e:	2b00      	cmp	r3, #0
 8102b20:	d002      	beq.n	8102b28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8102b22:	2301      	movs	r3, #1
 8102b24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102b28:	4b87      	ldr	r3, [pc, #540]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102b2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8102b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102b38:	4a83      	ldr	r2, [pc, #524]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102b3a:	430b      	orrs	r3, r1
 8102b3c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8102b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b46:	f002 0310 	and.w	r3, r2, #16
 8102b4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8102b4e:	2300      	movs	r3, #0
 8102b50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8102b54:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8102b58:	460b      	mov	r3, r1
 8102b5a:	4313      	orrs	r3, r2
 8102b5c:	d01e      	beq.n	8102b9c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8102b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8102b66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102b6a:	d10c      	bne.n	8102b86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b70:	3328      	adds	r3, #40	@ 0x28
 8102b72:	2102      	movs	r1, #2
 8102b74:	4618      	mov	r0, r3
 8102b76:	f000 fb67 	bl	8103248 <RCCEx_PLL3_Config>
 8102b7a:	4603      	mov	r3, r0
 8102b7c:	2b00      	cmp	r3, #0
 8102b7e:	d002      	beq.n	8102b86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8102b80:	2301      	movs	r3, #1
 8102b82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102b86:	4b70      	ldr	r3, [pc, #448]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102b8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8102b96:	4a6c      	ldr	r2, [pc, #432]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102b98:	430b      	orrs	r3, r1
 8102b9a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ba4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8102ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8102bac:	2300      	movs	r3, #0
 8102bae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8102bb2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8102bb6:	460b      	mov	r3, r1
 8102bb8:	4313      	orrs	r3, r2
 8102bba:	d03e      	beq.n	8102c3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8102bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bc0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102bc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102bc8:	d022      	beq.n	8102c10 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8102bca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102bce:	d81b      	bhi.n	8102c08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8102bd0:	2b00      	cmp	r3, #0
 8102bd2:	d003      	beq.n	8102bdc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8102bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102bd8:	d00b      	beq.n	8102bf2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8102bda:	e015      	b.n	8102c08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102be0:	3308      	adds	r3, #8
 8102be2:	2100      	movs	r1, #0
 8102be4:	4618      	mov	r0, r3
 8102be6:	f000 fa7d 	bl	81030e4 <RCCEx_PLL2_Config>
 8102bea:	4603      	mov	r3, r0
 8102bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8102bf0:	e00f      	b.n	8102c12 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bf6:	3328      	adds	r3, #40	@ 0x28
 8102bf8:	2102      	movs	r1, #2
 8102bfa:	4618      	mov	r0, r3
 8102bfc:	f000 fb24 	bl	8103248 <RCCEx_PLL3_Config>
 8102c00:	4603      	mov	r3, r0
 8102c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8102c06:	e004      	b.n	8102c12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102c08:	2301      	movs	r3, #1
 8102c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102c0e:	e000      	b.n	8102c12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8102c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c16:	2b00      	cmp	r3, #0
 8102c18:	d10b      	bne.n	8102c32 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102c1a:	4b4b      	ldr	r3, [pc, #300]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102c1e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8102c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102c2a:	4a47      	ldr	r2, [pc, #284]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102c2c:	430b      	orrs	r3, r1
 8102c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8102c30:	e003      	b.n	8102c3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c42:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8102c46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8102c48:	2300      	movs	r3, #0
 8102c4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8102c4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8102c50:	460b      	mov	r3, r1
 8102c52:	4313      	orrs	r3, r2
 8102c54:	d03b      	beq.n	8102cce <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8102c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102c5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102c62:	d01f      	beq.n	8102ca4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8102c64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8102c68:	d818      	bhi.n	8102c9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8102c6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8102c6e:	d003      	beq.n	8102c78 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8102c70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8102c74:	d007      	beq.n	8102c86 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8102c76:	e011      	b.n	8102c9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102c78:	4b33      	ldr	r3, [pc, #204]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102c7c:	4a32      	ldr	r2, [pc, #200]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102c7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102c82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8102c84:	e00f      	b.n	8102ca6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c8a:	3328      	adds	r3, #40	@ 0x28
 8102c8c:	2101      	movs	r1, #1
 8102c8e:	4618      	mov	r0, r3
 8102c90:	f000 fada 	bl	8103248 <RCCEx_PLL3_Config>
 8102c94:	4603      	mov	r3, r0
 8102c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8102c9a:	e004      	b.n	8102ca6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102c9c:	2301      	movs	r3, #1
 8102c9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102ca2:	e000      	b.n	8102ca6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8102ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102caa:	2b00      	cmp	r3, #0
 8102cac:	d10b      	bne.n	8102cc6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102cae:	4b26      	ldr	r3, [pc, #152]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102cb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8102cbe:	4a22      	ldr	r2, [pc, #136]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102cc0:	430b      	orrs	r3, r1
 8102cc2:	6553      	str	r3, [r2, #84]	@ 0x54
 8102cc4:	e003      	b.n	8102cce <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102cd6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8102cda:	673b      	str	r3, [r7, #112]	@ 0x70
 8102cdc:	2300      	movs	r3, #0
 8102cde:	677b      	str	r3, [r7, #116]	@ 0x74
 8102ce0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8102ce4:	460b      	mov	r3, r1
 8102ce6:	4313      	orrs	r3, r2
 8102ce8:	d034      	beq.n	8102d54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8102cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102cf0:	2b00      	cmp	r3, #0
 8102cf2:	d003      	beq.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8102cf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102cf8:	d007      	beq.n	8102d0a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8102cfa:	e011      	b.n	8102d20 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102cfc:	4b12      	ldr	r3, [pc, #72]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102d00:	4a11      	ldr	r2, [pc, #68]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8102d08:	e00e      	b.n	8102d28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d0e:	3308      	adds	r3, #8
 8102d10:	2102      	movs	r1, #2
 8102d12:	4618      	mov	r0, r3
 8102d14:	f000 f9e6 	bl	81030e4 <RCCEx_PLL2_Config>
 8102d18:	4603      	mov	r3, r0
 8102d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8102d1e:	e003      	b.n	8102d28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8102d20:	2301      	movs	r3, #1
 8102d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102d26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d2c:	2b00      	cmp	r3, #0
 8102d2e:	d10d      	bne.n	8102d4c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8102d30:	4b05      	ldr	r3, [pc, #20]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102d34:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8102d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102d3e:	4a02      	ldr	r2, [pc, #8]	@ (8102d48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102d40:	430b      	orrs	r3, r1
 8102d42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8102d44:	e006      	b.n	8102d54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8102d46:	bf00      	nop
 8102d48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8102d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d5c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8102d60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8102d62:	2300      	movs	r3, #0
 8102d64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8102d66:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8102d6a:	460b      	mov	r3, r1
 8102d6c:	4313      	orrs	r3, r2
 8102d6e:	d00c      	beq.n	8102d8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8102d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d74:	3328      	adds	r3, #40	@ 0x28
 8102d76:	2102      	movs	r1, #2
 8102d78:	4618      	mov	r0, r3
 8102d7a:	f000 fa65 	bl	8103248 <RCCEx_PLL3_Config>
 8102d7e:	4603      	mov	r3, r0
 8102d80:	2b00      	cmp	r3, #0
 8102d82:	d002      	beq.n	8102d8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8102d84:	2301      	movs	r3, #1
 8102d86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8102d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102d92:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8102d96:	663b      	str	r3, [r7, #96]	@ 0x60
 8102d98:	2300      	movs	r3, #0
 8102d9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8102d9c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8102da0:	460b      	mov	r3, r1
 8102da2:	4313      	orrs	r3, r2
 8102da4:	d038      	beq.n	8102e18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8102da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102dae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102db2:	d018      	beq.n	8102de6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8102db4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102db8:	d811      	bhi.n	8102dde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102dba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102dbe:	d014      	beq.n	8102dea <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8102dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102dc4:	d80b      	bhi.n	8102dde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102dc6:	2b00      	cmp	r3, #0
 8102dc8:	d011      	beq.n	8102dee <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8102dca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102dce:	d106      	bne.n	8102dde <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102dd0:	4bc3      	ldr	r3, [pc, #780]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102dd4:	4ac2      	ldr	r2, [pc, #776]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102dd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102dda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8102ddc:	e008      	b.n	8102df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102dde:	2301      	movs	r3, #1
 8102de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102de4:	e004      	b.n	8102df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102de6:	bf00      	nop
 8102de8:	e002      	b.n	8102df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102dea:	bf00      	nop
 8102dec:	e000      	b.n	8102df0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102dee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102df4:	2b00      	cmp	r3, #0
 8102df6:	d10b      	bne.n	8102e10 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102df8:	4bb9      	ldr	r3, [pc, #740]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102dfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102dfc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102e00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102e08:	4ab5      	ldr	r2, [pc, #724]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e0a:	430b      	orrs	r3, r1
 8102e0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8102e0e:	e003      	b.n	8102e18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102e10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102e14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8102e24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8102e26:	2300      	movs	r3, #0
 8102e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8102e2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8102e2e:	460b      	mov	r3, r1
 8102e30:	4313      	orrs	r3, r2
 8102e32:	d009      	beq.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102e34:	4baa      	ldr	r3, [pc, #680]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102e38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8102e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8102e42:	4aa7      	ldr	r2, [pc, #668]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e44:	430b      	orrs	r3, r1
 8102e46:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e50:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8102e54:	653b      	str	r3, [r7, #80]	@ 0x50
 8102e56:	2300      	movs	r3, #0
 8102e58:	657b      	str	r3, [r7, #84]	@ 0x54
 8102e5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8102e5e:	460b      	mov	r3, r1
 8102e60:	4313      	orrs	r3, r2
 8102e62:	d00a      	beq.n	8102e7a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102e64:	4b9e      	ldr	r3, [pc, #632]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e66:	691b      	ldr	r3, [r3, #16]
 8102e68:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8102e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8102e74:	4a9a      	ldr	r2, [pc, #616]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e76:	430b      	orrs	r3, r1
 8102e78:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102e82:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8102e86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8102e88:	2300      	movs	r3, #0
 8102e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8102e8c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8102e90:	460b      	mov	r3, r1
 8102e92:	4313      	orrs	r3, r2
 8102e94:	d009      	beq.n	8102eaa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102e96:	4b92      	ldr	r3, [pc, #584]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102e9a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8102e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ea2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102ea4:	4a8e      	ldr	r2, [pc, #568]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ea6:	430b      	orrs	r3, r1
 8102ea8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102eb2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8102eb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8102eb8:	2300      	movs	r3, #0
 8102eba:	647b      	str	r3, [r7, #68]	@ 0x44
 8102ebc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8102ec0:	460b      	mov	r3, r1
 8102ec2:	4313      	orrs	r3, r2
 8102ec4:	d00e      	beq.n	8102ee4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102ec6:	4b86      	ldr	r3, [pc, #536]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ec8:	691b      	ldr	r3, [r3, #16]
 8102eca:	4a85      	ldr	r2, [pc, #532]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ecc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8102ed0:	6113      	str	r3, [r2, #16]
 8102ed2:	4b83      	ldr	r3, [pc, #524]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ed4:	6919      	ldr	r1, [r3, #16]
 8102ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102eda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8102ede:	4a80      	ldr	r2, [pc, #512]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ee0:	430b      	orrs	r3, r1
 8102ee2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102eec:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8102ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8102ef2:	2300      	movs	r3, #0
 8102ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8102ef6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8102efa:	460b      	mov	r3, r1
 8102efc:	4313      	orrs	r3, r2
 8102efe:	d009      	beq.n	8102f14 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102f00:	4b77      	ldr	r3, [pc, #476]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102f04:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102f0e:	4a74      	ldr	r2, [pc, #464]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f10:	430b      	orrs	r3, r1
 8102f12:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f1c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8102f20:	633b      	str	r3, [r7, #48]	@ 0x30
 8102f22:	2300      	movs	r3, #0
 8102f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8102f26:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8102f2a:	460b      	mov	r3, r1
 8102f2c:	4313      	orrs	r3, r2
 8102f2e:	d00a      	beq.n	8102f46 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102f30:	4b6b      	ldr	r3, [pc, #428]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102f34:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8102f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8102f40:	4a67      	ldr	r2, [pc, #412]	@ (81030e0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102f42:	430b      	orrs	r3, r1
 8102f44:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8102f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f4e:	2100      	movs	r1, #0
 8102f50:	62b9      	str	r1, [r7, #40]	@ 0x28
 8102f52:	f003 0301 	and.w	r3, r3, #1
 8102f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8102f58:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8102f5c:	460b      	mov	r3, r1
 8102f5e:	4313      	orrs	r3, r2
 8102f60:	d011      	beq.n	8102f86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f66:	3308      	adds	r3, #8
 8102f68:	2100      	movs	r1, #0
 8102f6a:	4618      	mov	r0, r3
 8102f6c:	f000 f8ba 	bl	81030e4 <RCCEx_PLL2_Config>
 8102f70:	4603      	mov	r3, r0
 8102f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102f7a:	2b00      	cmp	r3, #0
 8102f7c:	d003      	beq.n	8102f86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102f82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8102f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102f8e:	2100      	movs	r1, #0
 8102f90:	6239      	str	r1, [r7, #32]
 8102f92:	f003 0302 	and.w	r3, r3, #2
 8102f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8102f98:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8102f9c:	460b      	mov	r3, r1
 8102f9e:	4313      	orrs	r3, r2
 8102fa0:	d011      	beq.n	8102fc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fa6:	3308      	adds	r3, #8
 8102fa8:	2101      	movs	r1, #1
 8102faa:	4618      	mov	r0, r3
 8102fac:	f000 f89a 	bl	81030e4 <RCCEx_PLL2_Config>
 8102fb0:	4603      	mov	r3, r0
 8102fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102fba:	2b00      	cmp	r3, #0
 8102fbc:	d003      	beq.n	8102fc6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8102fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102fce:	2100      	movs	r1, #0
 8102fd0:	61b9      	str	r1, [r7, #24]
 8102fd2:	f003 0304 	and.w	r3, r3, #4
 8102fd6:	61fb      	str	r3, [r7, #28]
 8102fd8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8102fdc:	460b      	mov	r3, r1
 8102fde:	4313      	orrs	r3, r2
 8102fe0:	d011      	beq.n	8103006 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102fe6:	3308      	adds	r3, #8
 8102fe8:	2102      	movs	r1, #2
 8102fea:	4618      	mov	r0, r3
 8102fec:	f000 f87a 	bl	81030e4 <RCCEx_PLL2_Config>
 8102ff0:	4603      	mov	r3, r0
 8102ff2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102ffa:	2b00      	cmp	r3, #0
 8102ffc:	d003      	beq.n	8103006 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102ffe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103002:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8103006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810300a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810300e:	2100      	movs	r1, #0
 8103010:	6139      	str	r1, [r7, #16]
 8103012:	f003 0308 	and.w	r3, r3, #8
 8103016:	617b      	str	r3, [r7, #20]
 8103018:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 810301c:	460b      	mov	r3, r1
 810301e:	4313      	orrs	r3, r2
 8103020:	d011      	beq.n	8103046 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8103022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103026:	3328      	adds	r3, #40	@ 0x28
 8103028:	2100      	movs	r1, #0
 810302a:	4618      	mov	r0, r3
 810302c:	f000 f90c 	bl	8103248 <RCCEx_PLL3_Config>
 8103030:	4603      	mov	r3, r0
 8103032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8103036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810303a:	2b00      	cmp	r3, #0
 810303c:	d003      	beq.n	8103046 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810303e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103042:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8103046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810304a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810304e:	2100      	movs	r1, #0
 8103050:	60b9      	str	r1, [r7, #8]
 8103052:	f003 0310 	and.w	r3, r3, #16
 8103056:	60fb      	str	r3, [r7, #12]
 8103058:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 810305c:	460b      	mov	r3, r1
 810305e:	4313      	orrs	r3, r2
 8103060:	d011      	beq.n	8103086 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8103062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8103066:	3328      	adds	r3, #40	@ 0x28
 8103068:	2101      	movs	r1, #1
 810306a:	4618      	mov	r0, r3
 810306c:	f000 f8ec 	bl	8103248 <RCCEx_PLL3_Config>
 8103070:	4603      	mov	r3, r0
 8103072:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8103076:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810307a:	2b00      	cmp	r3, #0
 810307c:	d003      	beq.n	8103086 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810307e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8103082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8103086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810308a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810308e:	2100      	movs	r1, #0
 8103090:	6039      	str	r1, [r7, #0]
 8103092:	f003 0320 	and.w	r3, r3, #32
 8103096:	607b      	str	r3, [r7, #4]
 8103098:	e9d7 1200 	ldrd	r1, r2, [r7]
 810309c:	460b      	mov	r3, r1
 810309e:	4313      	orrs	r3, r2
 81030a0:	d011      	beq.n	81030c6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81030a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81030a6:	3328      	adds	r3, #40	@ 0x28
 81030a8:	2102      	movs	r1, #2
 81030aa:	4618      	mov	r0, r3
 81030ac:	f000 f8cc 	bl	8103248 <RCCEx_PLL3_Config>
 81030b0:	4603      	mov	r3, r0
 81030b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 81030b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030ba:	2b00      	cmp	r3, #0
 81030bc:	d003      	beq.n	81030c6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81030c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 81030c6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 81030ca:	2b00      	cmp	r3, #0
 81030cc:	d101      	bne.n	81030d2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 81030ce:	2300      	movs	r3, #0
 81030d0:	e000      	b.n	81030d4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 81030d2:	2301      	movs	r3, #1
}
 81030d4:	4618      	mov	r0, r3
 81030d6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 81030da:	46bd      	mov	sp, r7
 81030dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81030e0:	58024400 	.word	0x58024400

081030e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81030e4:	b580      	push	{r7, lr}
 81030e6:	b084      	sub	sp, #16
 81030e8:	af00      	add	r7, sp, #0
 81030ea:	6078      	str	r0, [r7, #4]
 81030ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81030ee:	2300      	movs	r3, #0
 81030f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81030f2:	4b54      	ldr	r3, [pc, #336]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81030f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81030f6:	f003 0303 	and.w	r3, r3, #3
 81030fa:	2b03      	cmp	r3, #3
 81030fc:	d101      	bne.n	8103102 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81030fe:	2301      	movs	r3, #1
 8103100:	e09b      	b.n	810323a <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8103102:	4b50      	ldr	r3, [pc, #320]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103104:	681b      	ldr	r3, [r3, #0]
 8103106:	4a4f      	ldr	r2, [pc, #316]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103108:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 810310c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810310e:	f7fe f8bf 	bl	8101290 <HAL_GetTick>
 8103112:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103114:	e008      	b.n	8103128 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8103116:	f7fe f8bb 	bl	8101290 <HAL_GetTick>
 810311a:	4602      	mov	r2, r0
 810311c:	68bb      	ldr	r3, [r7, #8]
 810311e:	1ad3      	subs	r3, r2, r3
 8103120:	2b02      	cmp	r3, #2
 8103122:	d901      	bls.n	8103128 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103124:	2303      	movs	r3, #3
 8103126:	e088      	b.n	810323a <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103128:	4b46      	ldr	r3, [pc, #280]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 810312a:	681b      	ldr	r3, [r3, #0]
 810312c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103130:	2b00      	cmp	r3, #0
 8103132:	d1f0      	bne.n	8103116 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8103134:	4b43      	ldr	r3, [pc, #268]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103138:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 810313c:	687b      	ldr	r3, [r7, #4]
 810313e:	681b      	ldr	r3, [r3, #0]
 8103140:	031b      	lsls	r3, r3, #12
 8103142:	4940      	ldr	r1, [pc, #256]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103144:	4313      	orrs	r3, r2
 8103146:	628b      	str	r3, [r1, #40]	@ 0x28
 8103148:	687b      	ldr	r3, [r7, #4]
 810314a:	685b      	ldr	r3, [r3, #4]
 810314c:	3b01      	subs	r3, #1
 810314e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8103152:	687b      	ldr	r3, [r7, #4]
 8103154:	689b      	ldr	r3, [r3, #8]
 8103156:	3b01      	subs	r3, #1
 8103158:	025b      	lsls	r3, r3, #9
 810315a:	b29b      	uxth	r3, r3
 810315c:	431a      	orrs	r2, r3
 810315e:	687b      	ldr	r3, [r7, #4]
 8103160:	68db      	ldr	r3, [r3, #12]
 8103162:	3b01      	subs	r3, #1
 8103164:	041b      	lsls	r3, r3, #16
 8103166:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 810316a:	431a      	orrs	r2, r3
 810316c:	687b      	ldr	r3, [r7, #4]
 810316e:	691b      	ldr	r3, [r3, #16]
 8103170:	3b01      	subs	r3, #1
 8103172:	061b      	lsls	r3, r3, #24
 8103174:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8103178:	4932      	ldr	r1, [pc, #200]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 810317a:	4313      	orrs	r3, r2
 810317c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810317e:	4b31      	ldr	r3, [pc, #196]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103182:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8103186:	687b      	ldr	r3, [r7, #4]
 8103188:	695b      	ldr	r3, [r3, #20]
 810318a:	492e      	ldr	r1, [pc, #184]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 810318c:	4313      	orrs	r3, r2
 810318e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8103190:	4b2c      	ldr	r3, [pc, #176]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103194:	f023 0220 	bic.w	r2, r3, #32
 8103198:	687b      	ldr	r3, [r7, #4]
 810319a:	699b      	ldr	r3, [r3, #24]
 810319c:	4929      	ldr	r1, [pc, #164]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 810319e:	4313      	orrs	r3, r2
 81031a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81031a2:	4b28      	ldr	r3, [pc, #160]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031a6:	4a27      	ldr	r2, [pc, #156]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031a8:	f023 0310 	bic.w	r3, r3, #16
 81031ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81031ae:	4b25      	ldr	r3, [pc, #148]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81031b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81031b6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81031ba:	687a      	ldr	r2, [r7, #4]
 81031bc:	69d2      	ldr	r2, [r2, #28]
 81031be:	00d2      	lsls	r2, r2, #3
 81031c0:	4920      	ldr	r1, [pc, #128]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031c2:	4313      	orrs	r3, r2
 81031c4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81031c6:	4b1f      	ldr	r3, [pc, #124]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031ca:	4a1e      	ldr	r2, [pc, #120]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031cc:	f043 0310 	orr.w	r3, r3, #16
 81031d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81031d2:	683b      	ldr	r3, [r7, #0]
 81031d4:	2b00      	cmp	r3, #0
 81031d6:	d106      	bne.n	81031e6 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81031d8:	4b1a      	ldr	r3, [pc, #104]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031dc:	4a19      	ldr	r2, [pc, #100]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031de:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 81031e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81031e4:	e00f      	b.n	8103206 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81031e6:	683b      	ldr	r3, [r7, #0]
 81031e8:	2b01      	cmp	r3, #1
 81031ea:	d106      	bne.n	81031fa <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81031ec:	4b15      	ldr	r3, [pc, #84]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031f0:	4a14      	ldr	r2, [pc, #80]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81031f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81031f8:	e005      	b.n	8103206 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81031fa:	4b12      	ldr	r3, [pc, #72]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 81031fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81031fe:	4a11      	ldr	r2, [pc, #68]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103200:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8103204:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8103206:	4b0f      	ldr	r3, [pc, #60]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 8103208:	681b      	ldr	r3, [r3, #0]
 810320a:	4a0e      	ldr	r2, [pc, #56]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 810320c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8103210:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103212:	f7fe f83d 	bl	8101290 <HAL_GetTick>
 8103216:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103218:	e008      	b.n	810322c <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810321a:	f7fe f839 	bl	8101290 <HAL_GetTick>
 810321e:	4602      	mov	r2, r0
 8103220:	68bb      	ldr	r3, [r7, #8]
 8103222:	1ad3      	subs	r3, r2, r3
 8103224:	2b02      	cmp	r3, #2
 8103226:	d901      	bls.n	810322c <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103228:	2303      	movs	r3, #3
 810322a:	e006      	b.n	810323a <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 810322c:	4b05      	ldr	r3, [pc, #20]	@ (8103244 <RCCEx_PLL2_Config+0x160>)
 810322e:	681b      	ldr	r3, [r3, #0]
 8103230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8103234:	2b00      	cmp	r3, #0
 8103236:	d0f0      	beq.n	810321a <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103238:	7bfb      	ldrb	r3, [r7, #15]
}
 810323a:	4618      	mov	r0, r3
 810323c:	3710      	adds	r7, #16
 810323e:	46bd      	mov	sp, r7
 8103240:	bd80      	pop	{r7, pc}
 8103242:	bf00      	nop
 8103244:	58024400 	.word	0x58024400

08103248 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8103248:	b580      	push	{r7, lr}
 810324a:	b084      	sub	sp, #16
 810324c:	af00      	add	r7, sp, #0
 810324e:	6078      	str	r0, [r7, #4]
 8103250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8103252:	2300      	movs	r3, #0
 8103254:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8103256:	4b54      	ldr	r3, [pc, #336]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810325a:	f003 0303 	and.w	r3, r3, #3
 810325e:	2b03      	cmp	r3, #3
 8103260:	d101      	bne.n	8103266 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8103262:	2301      	movs	r3, #1
 8103264:	e09b      	b.n	810339e <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8103266:	4b50      	ldr	r3, [pc, #320]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103268:	681b      	ldr	r3, [r3, #0]
 810326a:	4a4f      	ldr	r2, [pc, #316]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810326c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8103270:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103272:	f7fe f80d 	bl	8101290 <HAL_GetTick>
 8103276:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8103278:	e008      	b.n	810328c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810327a:	f7fe f809 	bl	8101290 <HAL_GetTick>
 810327e:	4602      	mov	r2, r0
 8103280:	68bb      	ldr	r3, [r7, #8]
 8103282:	1ad3      	subs	r3, r2, r3
 8103284:	2b02      	cmp	r3, #2
 8103286:	d901      	bls.n	810328c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103288:	2303      	movs	r3, #3
 810328a:	e088      	b.n	810339e <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 810328c:	4b46      	ldr	r3, [pc, #280]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810328e:	681b      	ldr	r3, [r3, #0]
 8103290:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103294:	2b00      	cmp	r3, #0
 8103296:	d1f0      	bne.n	810327a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8103298:	4b43      	ldr	r3, [pc, #268]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810329a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810329c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 81032a0:	687b      	ldr	r3, [r7, #4]
 81032a2:	681b      	ldr	r3, [r3, #0]
 81032a4:	051b      	lsls	r3, r3, #20
 81032a6:	4940      	ldr	r1, [pc, #256]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 81032a8:	4313      	orrs	r3, r2
 81032aa:	628b      	str	r3, [r1, #40]	@ 0x28
 81032ac:	687b      	ldr	r3, [r7, #4]
 81032ae:	685b      	ldr	r3, [r3, #4]
 81032b0:	3b01      	subs	r3, #1
 81032b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81032b6:	687b      	ldr	r3, [r7, #4]
 81032b8:	689b      	ldr	r3, [r3, #8]
 81032ba:	3b01      	subs	r3, #1
 81032bc:	025b      	lsls	r3, r3, #9
 81032be:	b29b      	uxth	r3, r3
 81032c0:	431a      	orrs	r2, r3
 81032c2:	687b      	ldr	r3, [r7, #4]
 81032c4:	68db      	ldr	r3, [r3, #12]
 81032c6:	3b01      	subs	r3, #1
 81032c8:	041b      	lsls	r3, r3, #16
 81032ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81032ce:	431a      	orrs	r2, r3
 81032d0:	687b      	ldr	r3, [r7, #4]
 81032d2:	691b      	ldr	r3, [r3, #16]
 81032d4:	3b01      	subs	r3, #1
 81032d6:	061b      	lsls	r3, r3, #24
 81032d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81032dc:	4932      	ldr	r1, [pc, #200]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 81032de:	4313      	orrs	r3, r2
 81032e0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81032e2:	4b31      	ldr	r3, [pc, #196]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 81032e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81032e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 81032ea:	687b      	ldr	r3, [r7, #4]
 81032ec:	695b      	ldr	r3, [r3, #20]
 81032ee:	492e      	ldr	r1, [pc, #184]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 81032f0:	4313      	orrs	r3, r2
 81032f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81032f4:	4b2c      	ldr	r3, [pc, #176]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 81032f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81032f8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 81032fc:	687b      	ldr	r3, [r7, #4]
 81032fe:	699b      	ldr	r3, [r3, #24]
 8103300:	4929      	ldr	r1, [pc, #164]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103302:	4313      	orrs	r3, r2
 8103304:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8103306:	4b28      	ldr	r3, [pc, #160]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810330a:	4a27      	ldr	r2, [pc, #156]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810330c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8103310:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8103312:	4b25      	ldr	r3, [pc, #148]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103316:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810331a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810331e:	687a      	ldr	r2, [r7, #4]
 8103320:	69d2      	ldr	r2, [r2, #28]
 8103322:	00d2      	lsls	r2, r2, #3
 8103324:	4920      	ldr	r1, [pc, #128]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103326:	4313      	orrs	r3, r2
 8103328:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 810332a:	4b1f      	ldr	r3, [pc, #124]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810332c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810332e:	4a1e      	ldr	r2, [pc, #120]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8103334:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8103336:	683b      	ldr	r3, [r7, #0]
 8103338:	2b00      	cmp	r3, #0
 810333a:	d106      	bne.n	810334a <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 810333c:	4b1a      	ldr	r3, [pc, #104]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810333e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103340:	4a19      	ldr	r2, [pc, #100]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103342:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8103346:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8103348:	e00f      	b.n	810336a <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810334a:	683b      	ldr	r3, [r7, #0]
 810334c:	2b01      	cmp	r3, #1
 810334e:	d106      	bne.n	810335e <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8103350:	4b15      	ldr	r3, [pc, #84]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103354:	4a14      	ldr	r2, [pc, #80]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103356:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 810335a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810335c:	e005      	b.n	810336a <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810335e:	4b12      	ldr	r3, [pc, #72]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8103362:	4a11      	ldr	r2, [pc, #68]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103364:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8103368:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 810336a:	4b0f      	ldr	r3, [pc, #60]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 810336c:	681b      	ldr	r3, [r3, #0]
 810336e:	4a0e      	ldr	r2, [pc, #56]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8103374:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8103376:	f7fd ff8b 	bl	8101290 <HAL_GetTick>
 810337a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810337c:	e008      	b.n	8103390 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810337e:	f7fd ff87 	bl	8101290 <HAL_GetTick>
 8103382:	4602      	mov	r2, r0
 8103384:	68bb      	ldr	r3, [r7, #8]
 8103386:	1ad3      	subs	r3, r2, r3
 8103388:	2b02      	cmp	r3, #2
 810338a:	d901      	bls.n	8103390 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 810338c:	2303      	movs	r3, #3
 810338e:	e006      	b.n	810339e <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8103390:	4b05      	ldr	r3, [pc, #20]	@ (81033a8 <RCCEx_PLL3_Config+0x160>)
 8103392:	681b      	ldr	r3, [r3, #0]
 8103394:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8103398:	2b00      	cmp	r3, #0
 810339a:	d0f0      	beq.n	810337e <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 810339c:	7bfb      	ldrb	r3, [r7, #15]
}
 810339e:	4618      	mov	r0, r3
 81033a0:	3710      	adds	r7, #16
 81033a2:	46bd      	mov	sp, r7
 81033a4:	bd80      	pop	{r7, pc}
 81033a6:	bf00      	nop
 81033a8:	58024400 	.word	0x58024400

081033ac <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81033ac:	b580      	push	{r7, lr}
 81033ae:	b084      	sub	sp, #16
 81033b0:	af00      	add	r7, sp, #0
 81033b2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81033b4:	687b      	ldr	r3, [r7, #4]
 81033b6:	2b00      	cmp	r3, #0
 81033b8:	d101      	bne.n	81033be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81033ba:	2301      	movs	r3, #1
 81033bc:	e10f      	b.n	81035de <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81033be:	687b      	ldr	r3, [r7, #4]
 81033c0:	2200      	movs	r2, #0
 81033c2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 81033c4:	687b      	ldr	r3, [r7, #4]
 81033c6:	681b      	ldr	r3, [r3, #0]
 81033c8:	4a87      	ldr	r2, [pc, #540]	@ (81035e8 <HAL_SPI_Init+0x23c>)
 81033ca:	4293      	cmp	r3, r2
 81033cc:	d00f      	beq.n	81033ee <HAL_SPI_Init+0x42>
 81033ce:	687b      	ldr	r3, [r7, #4]
 81033d0:	681b      	ldr	r3, [r3, #0]
 81033d2:	4a86      	ldr	r2, [pc, #536]	@ (81035ec <HAL_SPI_Init+0x240>)
 81033d4:	4293      	cmp	r3, r2
 81033d6:	d00a      	beq.n	81033ee <HAL_SPI_Init+0x42>
 81033d8:	687b      	ldr	r3, [r7, #4]
 81033da:	681b      	ldr	r3, [r3, #0]
 81033dc:	4a84      	ldr	r2, [pc, #528]	@ (81035f0 <HAL_SPI_Init+0x244>)
 81033de:	4293      	cmp	r3, r2
 81033e0:	d005      	beq.n	81033ee <HAL_SPI_Init+0x42>
 81033e2:	687b      	ldr	r3, [r7, #4]
 81033e4:	68db      	ldr	r3, [r3, #12]
 81033e6:	2b0f      	cmp	r3, #15
 81033e8:	d901      	bls.n	81033ee <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 81033ea:	2301      	movs	r3, #1
 81033ec:	e0f7      	b.n	81035de <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81033ee:	6878      	ldr	r0, [r7, #4]
 81033f0:	f001 f962 	bl	81046b8 <SPI_GetPacketSize>
 81033f4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81033f6:	687b      	ldr	r3, [r7, #4]
 81033f8:	681b      	ldr	r3, [r3, #0]
 81033fa:	4a7b      	ldr	r2, [pc, #492]	@ (81035e8 <HAL_SPI_Init+0x23c>)
 81033fc:	4293      	cmp	r3, r2
 81033fe:	d00c      	beq.n	810341a <HAL_SPI_Init+0x6e>
 8103400:	687b      	ldr	r3, [r7, #4]
 8103402:	681b      	ldr	r3, [r3, #0]
 8103404:	4a79      	ldr	r2, [pc, #484]	@ (81035ec <HAL_SPI_Init+0x240>)
 8103406:	4293      	cmp	r3, r2
 8103408:	d007      	beq.n	810341a <HAL_SPI_Init+0x6e>
 810340a:	687b      	ldr	r3, [r7, #4]
 810340c:	681b      	ldr	r3, [r3, #0]
 810340e:	4a78      	ldr	r2, [pc, #480]	@ (81035f0 <HAL_SPI_Init+0x244>)
 8103410:	4293      	cmp	r3, r2
 8103412:	d002      	beq.n	810341a <HAL_SPI_Init+0x6e>
 8103414:	68fb      	ldr	r3, [r7, #12]
 8103416:	2b08      	cmp	r3, #8
 8103418:	d811      	bhi.n	810343e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 810341a:	687b      	ldr	r3, [r7, #4]
 810341c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 810341e:	4a72      	ldr	r2, [pc, #456]	@ (81035e8 <HAL_SPI_Init+0x23c>)
 8103420:	4293      	cmp	r3, r2
 8103422:	d009      	beq.n	8103438 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103424:	687b      	ldr	r3, [r7, #4]
 8103426:	681b      	ldr	r3, [r3, #0]
 8103428:	4a70      	ldr	r2, [pc, #448]	@ (81035ec <HAL_SPI_Init+0x240>)
 810342a:	4293      	cmp	r3, r2
 810342c:	d004      	beq.n	8103438 <HAL_SPI_Init+0x8c>
 810342e:	687b      	ldr	r3, [r7, #4]
 8103430:	681b      	ldr	r3, [r3, #0]
 8103432:	4a6f      	ldr	r2, [pc, #444]	@ (81035f0 <HAL_SPI_Init+0x244>)
 8103434:	4293      	cmp	r3, r2
 8103436:	d104      	bne.n	8103442 <HAL_SPI_Init+0x96>
 8103438:	68fb      	ldr	r3, [r7, #12]
 810343a:	2b10      	cmp	r3, #16
 810343c:	d901      	bls.n	8103442 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 810343e:	2301      	movs	r3, #1
 8103440:	e0cd      	b.n	81035de <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8103442:	687b      	ldr	r3, [r7, #4]
 8103444:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8103448:	b2db      	uxtb	r3, r3
 810344a:	2b00      	cmp	r3, #0
 810344c:	d106      	bne.n	810345c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 810344e:	687b      	ldr	r3, [r7, #4]
 8103450:	2200      	movs	r2, #0
 8103452:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8103456:	6878      	ldr	r0, [r7, #4]
 8103458:	f7fd fd78 	bl	8100f4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 810345c:	687b      	ldr	r3, [r7, #4]
 810345e:	2202      	movs	r2, #2
 8103460:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8103464:	687b      	ldr	r3, [r7, #4]
 8103466:	681b      	ldr	r3, [r3, #0]
 8103468:	681a      	ldr	r2, [r3, #0]
 810346a:	687b      	ldr	r3, [r7, #4]
 810346c:	681b      	ldr	r3, [r3, #0]
 810346e:	f022 0201 	bic.w	r2, r2, #1
 8103472:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8103474:	687b      	ldr	r3, [r7, #4]
 8103476:	681b      	ldr	r3, [r3, #0]
 8103478:	689b      	ldr	r3, [r3, #8]
 810347a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 810347e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103480:	687b      	ldr	r3, [r7, #4]
 8103482:	699b      	ldr	r3, [r3, #24]
 8103484:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8103488:	d119      	bne.n	81034be <HAL_SPI_Init+0x112>
 810348a:	687b      	ldr	r3, [r7, #4]
 810348c:	685b      	ldr	r3, [r3, #4]
 810348e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103492:	d103      	bne.n	810349c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103494:	687b      	ldr	r3, [r7, #4]
 8103496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103498:	2b00      	cmp	r3, #0
 810349a:	d008      	beq.n	81034ae <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810349c:	687b      	ldr	r3, [r7, #4]
 810349e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 81034a0:	2b00      	cmp	r3, #0
 81034a2:	d10c      	bne.n	81034be <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 81034a4:	687b      	ldr	r3, [r7, #4]
 81034a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 81034a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81034ac:	d107      	bne.n	81034be <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 81034ae:	687b      	ldr	r3, [r7, #4]
 81034b0:	681b      	ldr	r3, [r3, #0]
 81034b2:	681a      	ldr	r2, [r3, #0]
 81034b4:	687b      	ldr	r3, [r7, #4]
 81034b6:	681b      	ldr	r3, [r3, #0]
 81034b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 81034bc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 81034be:	687b      	ldr	r3, [r7, #4]
 81034c0:	685b      	ldr	r3, [r3, #4]
 81034c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 81034c6:	2b00      	cmp	r3, #0
 81034c8:	d00f      	beq.n	81034ea <HAL_SPI_Init+0x13e>
 81034ca:	687b      	ldr	r3, [r7, #4]
 81034cc:	68db      	ldr	r3, [r3, #12]
 81034ce:	2b06      	cmp	r3, #6
 81034d0:	d90b      	bls.n	81034ea <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 81034d2:	687b      	ldr	r3, [r7, #4]
 81034d4:	681b      	ldr	r3, [r3, #0]
 81034d6:	681b      	ldr	r3, [r3, #0]
 81034d8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 81034dc:	687b      	ldr	r3, [r7, #4]
 81034de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81034e0:	687b      	ldr	r3, [r7, #4]
 81034e2:	681b      	ldr	r3, [r3, #0]
 81034e4:	430a      	orrs	r2, r1
 81034e6:	601a      	str	r2, [r3, #0]
 81034e8:	e007      	b.n	81034fa <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 81034ea:	687b      	ldr	r3, [r7, #4]
 81034ec:	681b      	ldr	r3, [r3, #0]
 81034ee:	681a      	ldr	r2, [r3, #0]
 81034f0:	687b      	ldr	r3, [r7, #4]
 81034f2:	681b      	ldr	r3, [r3, #0]
 81034f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81034f8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81034fa:	687b      	ldr	r3, [r7, #4]
 81034fc:	69da      	ldr	r2, [r3, #28]
 81034fe:	687b      	ldr	r3, [r7, #4]
 8103500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103502:	431a      	orrs	r2, r3
 8103504:	68bb      	ldr	r3, [r7, #8]
 8103506:	431a      	orrs	r2, r3
 8103508:	687b      	ldr	r3, [r7, #4]
 810350a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810350c:	ea42 0103 	orr.w	r1, r2, r3
 8103510:	687b      	ldr	r3, [r7, #4]
 8103512:	68da      	ldr	r2, [r3, #12]
 8103514:	687b      	ldr	r3, [r7, #4]
 8103516:	681b      	ldr	r3, [r3, #0]
 8103518:	430a      	orrs	r2, r1
 810351a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 810351c:	687b      	ldr	r3, [r7, #4]
 810351e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8103520:	687b      	ldr	r3, [r7, #4]
 8103522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8103524:	431a      	orrs	r2, r3
 8103526:	687b      	ldr	r3, [r7, #4]
 8103528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810352a:	431a      	orrs	r2, r3
 810352c:	687b      	ldr	r3, [r7, #4]
 810352e:	699b      	ldr	r3, [r3, #24]
 8103530:	431a      	orrs	r2, r3
 8103532:	687b      	ldr	r3, [r7, #4]
 8103534:	691b      	ldr	r3, [r3, #16]
 8103536:	431a      	orrs	r2, r3
 8103538:	687b      	ldr	r3, [r7, #4]
 810353a:	695b      	ldr	r3, [r3, #20]
 810353c:	431a      	orrs	r2, r3
 810353e:	687b      	ldr	r3, [r7, #4]
 8103540:	6a1b      	ldr	r3, [r3, #32]
 8103542:	431a      	orrs	r2, r3
 8103544:	687b      	ldr	r3, [r7, #4]
 8103546:	685b      	ldr	r3, [r3, #4]
 8103548:	431a      	orrs	r2, r3
 810354a:	687b      	ldr	r3, [r7, #4]
 810354c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810354e:	431a      	orrs	r2, r3
 8103550:	687b      	ldr	r3, [r7, #4]
 8103552:	689b      	ldr	r3, [r3, #8]
 8103554:	431a      	orrs	r2, r3
 8103556:	687b      	ldr	r3, [r7, #4]
 8103558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810355a:	ea42 0103 	orr.w	r1, r2, r3
 810355e:	687b      	ldr	r3, [r7, #4]
 8103560:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8103562:	687b      	ldr	r3, [r7, #4]
 8103564:	681b      	ldr	r3, [r3, #0]
 8103566:	430a      	orrs	r2, r1
 8103568:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 810356a:	687b      	ldr	r3, [r7, #4]
 810356c:	685b      	ldr	r3, [r3, #4]
 810356e:	2b00      	cmp	r3, #0
 8103570:	d113      	bne.n	810359a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8103572:	687b      	ldr	r3, [r7, #4]
 8103574:	681b      	ldr	r3, [r3, #0]
 8103576:	689b      	ldr	r3, [r3, #8]
 8103578:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 810357c:	687b      	ldr	r3, [r7, #4]
 810357e:	681b      	ldr	r3, [r3, #0]
 8103580:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8103584:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8103586:	687b      	ldr	r3, [r7, #4]
 8103588:	681b      	ldr	r3, [r3, #0]
 810358a:	689b      	ldr	r3, [r3, #8]
 810358c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8103590:	687b      	ldr	r3, [r7, #4]
 8103592:	681b      	ldr	r3, [r3, #0]
 8103594:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8103598:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810359a:	687b      	ldr	r3, [r7, #4]
 810359c:	681b      	ldr	r3, [r3, #0]
 810359e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	681b      	ldr	r3, [r3, #0]
 81035a4:	f022 0201 	bic.w	r2, r2, #1
 81035a8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 81035aa:	687b      	ldr	r3, [r7, #4]
 81035ac:	685b      	ldr	r3, [r3, #4]
 81035ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 81035b2:	2b00      	cmp	r3, #0
 81035b4:	d00a      	beq.n	81035cc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 81035b6:	687b      	ldr	r3, [r7, #4]
 81035b8:	681b      	ldr	r3, [r3, #0]
 81035ba:	68db      	ldr	r3, [r3, #12]
 81035bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 81035c0:	687b      	ldr	r3, [r7, #4]
 81035c2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 81035c4:	687b      	ldr	r3, [r7, #4]
 81035c6:	681b      	ldr	r3, [r3, #0]
 81035c8:	430a      	orrs	r2, r1
 81035ca:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81035cc:	687b      	ldr	r3, [r7, #4]
 81035ce:	2200      	movs	r2, #0
 81035d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81035d4:	687b      	ldr	r3, [r7, #4]
 81035d6:	2201      	movs	r2, #1
 81035d8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 81035dc:	2300      	movs	r3, #0
}
 81035de:	4618      	mov	r0, r3
 81035e0:	3710      	adds	r7, #16
 81035e2:	46bd      	mov	sp, r7
 81035e4:	bd80      	pop	{r7, pc}
 81035e6:	bf00      	nop
 81035e8:	40013000 	.word	0x40013000
 81035ec:	40003800 	.word	0x40003800
 81035f0:	40003c00 	.word	0x40003c00

081035f4 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81035f4:	b580      	push	{r7, lr}
 81035f6:	b088      	sub	sp, #32
 81035f8:	af02      	add	r7, sp, #8
 81035fa:	60f8      	str	r0, [r7, #12]
 81035fc:	60b9      	str	r1, [r7, #8]
 81035fe:	603b      	str	r3, [r7, #0]
 8103600:	4613      	mov	r3, r2
 8103602:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103604:	68fb      	ldr	r3, [r7, #12]
 8103606:	681b      	ldr	r3, [r3, #0]
 8103608:	3320      	adds	r3, #32
 810360a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 810360c:	f7fd fe40 	bl	8101290 <HAL_GetTick>
 8103610:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103612:	68fb      	ldr	r3, [r7, #12]
 8103614:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8103618:	b2db      	uxtb	r3, r3
 810361a:	2b01      	cmp	r3, #1
 810361c:	d001      	beq.n	8103622 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 810361e:	2302      	movs	r3, #2
 8103620:	e1cf      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103622:	68bb      	ldr	r3, [r7, #8]
 8103624:	2b00      	cmp	r3, #0
 8103626:	d002      	beq.n	810362e <HAL_SPI_Transmit+0x3a>
 8103628:	88fb      	ldrh	r3, [r7, #6]
 810362a:	2b00      	cmp	r3, #0
 810362c:	d101      	bne.n	8103632 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 810362e:	2301      	movs	r3, #1
 8103630:	e1c7      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103632:	68fb      	ldr	r3, [r7, #12]
 8103634:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8103638:	2b01      	cmp	r3, #1
 810363a:	d101      	bne.n	8103640 <HAL_SPI_Transmit+0x4c>
 810363c:	2302      	movs	r3, #2
 810363e:	e1c0      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
 8103640:	68fb      	ldr	r3, [r7, #12]
 8103642:	2201      	movs	r2, #1
 8103644:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8103648:	68fb      	ldr	r3, [r7, #12]
 810364a:	2203      	movs	r2, #3
 810364c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103650:	68fb      	ldr	r3, [r7, #12]
 8103652:	2200      	movs	r2, #0
 8103654:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8103658:	68fb      	ldr	r3, [r7, #12]
 810365a:	68ba      	ldr	r2, [r7, #8]
 810365c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 810365e:	68fb      	ldr	r3, [r7, #12]
 8103660:	88fa      	ldrh	r2, [r7, #6]
 8103662:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8103666:	68fb      	ldr	r3, [r7, #12]
 8103668:	88fa      	ldrh	r2, [r7, #6]
 810366a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 810366e:	68fb      	ldr	r3, [r7, #12]
 8103670:	2200      	movs	r2, #0
 8103672:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8103674:	68fb      	ldr	r3, [r7, #12]
 8103676:	2200      	movs	r2, #0
 8103678:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 810367c:	68fb      	ldr	r3, [r7, #12]
 810367e:	2200      	movs	r2, #0
 8103680:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8103684:	68fb      	ldr	r3, [r7, #12]
 8103686:	2200      	movs	r2, #0
 8103688:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 810368a:	68fb      	ldr	r3, [r7, #12]
 810368c:	2200      	movs	r2, #0
 810368e:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103690:	68fb      	ldr	r3, [r7, #12]
 8103692:	689b      	ldr	r3, [r3, #8]
 8103694:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8103698:	d108      	bne.n	81036ac <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 810369a:	68fb      	ldr	r3, [r7, #12]
 810369c:	681b      	ldr	r3, [r3, #0]
 810369e:	681a      	ldr	r2, [r3, #0]
 81036a0:	68fb      	ldr	r3, [r7, #12]
 81036a2:	681b      	ldr	r3, [r3, #0]
 81036a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 81036a8:	601a      	str	r2, [r3, #0]
 81036aa:	e009      	b.n	81036c0 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 81036ac:	68fb      	ldr	r3, [r7, #12]
 81036ae:	681b      	ldr	r3, [r3, #0]
 81036b0:	68db      	ldr	r3, [r3, #12]
 81036b2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 81036b6:	68fb      	ldr	r3, [r7, #12]
 81036b8:	681b      	ldr	r3, [r3, #0]
 81036ba:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 81036be:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81036c0:	68fb      	ldr	r3, [r7, #12]
 81036c2:	681b      	ldr	r3, [r3, #0]
 81036c4:	685b      	ldr	r3, [r3, #4]
 81036c6:	0c1b      	lsrs	r3, r3, #16
 81036c8:	041b      	lsls	r3, r3, #16
 81036ca:	88f9      	ldrh	r1, [r7, #6]
 81036cc:	68fa      	ldr	r2, [r7, #12]
 81036ce:	6812      	ldr	r2, [r2, #0]
 81036d0:	430b      	orrs	r3, r1
 81036d2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 81036d4:	68fb      	ldr	r3, [r7, #12]
 81036d6:	681b      	ldr	r3, [r3, #0]
 81036d8:	681a      	ldr	r2, [r3, #0]
 81036da:	68fb      	ldr	r3, [r7, #12]
 81036dc:	681b      	ldr	r3, [r3, #0]
 81036de:	f042 0201 	orr.w	r2, r2, #1
 81036e2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 81036e4:	68fb      	ldr	r3, [r7, #12]
 81036e6:	685b      	ldr	r3, [r3, #4]
 81036e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81036ec:	d107      	bne.n	81036fe <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 81036ee:	68fb      	ldr	r3, [r7, #12]
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	681a      	ldr	r2, [r3, #0]
 81036f4:	68fb      	ldr	r3, [r7, #12]
 81036f6:	681b      	ldr	r3, [r3, #0]
 81036f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 81036fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81036fe:	68fb      	ldr	r3, [r7, #12]
 8103700:	68db      	ldr	r3, [r3, #12]
 8103702:	2b0f      	cmp	r3, #15
 8103704:	d947      	bls.n	8103796 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8103706:	e03f      	b.n	8103788 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8103708:	68fb      	ldr	r3, [r7, #12]
 810370a:	681b      	ldr	r3, [r3, #0]
 810370c:	695b      	ldr	r3, [r3, #20]
 810370e:	f003 0302 	and.w	r3, r3, #2
 8103712:	2b02      	cmp	r3, #2
 8103714:	d114      	bne.n	8103740 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8103716:	68fb      	ldr	r3, [r7, #12]
 8103718:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 810371a:	68fb      	ldr	r3, [r7, #12]
 810371c:	681b      	ldr	r3, [r3, #0]
 810371e:	6812      	ldr	r2, [r2, #0]
 8103720:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8103722:	68fb      	ldr	r3, [r7, #12]
 8103724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103726:	1d1a      	adds	r2, r3, #4
 8103728:	68fb      	ldr	r3, [r7, #12]
 810372a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 810372c:	68fb      	ldr	r3, [r7, #12]
 810372e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103732:	b29b      	uxth	r3, r3
 8103734:	3b01      	subs	r3, #1
 8103736:	b29a      	uxth	r2, r3
 8103738:	68fb      	ldr	r3, [r7, #12]
 810373a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 810373e:	e023      	b.n	8103788 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103740:	f7fd fda6 	bl	8101290 <HAL_GetTick>
 8103744:	4602      	mov	r2, r0
 8103746:	693b      	ldr	r3, [r7, #16]
 8103748:	1ad3      	subs	r3, r2, r3
 810374a:	683a      	ldr	r2, [r7, #0]
 810374c:	429a      	cmp	r2, r3
 810374e:	d803      	bhi.n	8103758 <HAL_SPI_Transmit+0x164>
 8103750:	683b      	ldr	r3, [r7, #0]
 8103752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103756:	d102      	bne.n	810375e <HAL_SPI_Transmit+0x16a>
 8103758:	683b      	ldr	r3, [r7, #0]
 810375a:	2b00      	cmp	r3, #0
 810375c:	d114      	bne.n	8103788 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 810375e:	68f8      	ldr	r0, [r7, #12]
 8103760:	f000 fedc 	bl	810451c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103764:	68fb      	ldr	r3, [r7, #12]
 8103766:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810376a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810376e:	68fb      	ldr	r3, [r7, #12]
 8103770:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103774:	68fb      	ldr	r3, [r7, #12]
 8103776:	2201      	movs	r2, #1
 8103778:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 810377c:	68fb      	ldr	r3, [r7, #12]
 810377e:	2200      	movs	r2, #0
 8103780:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103784:	2303      	movs	r3, #3
 8103786:	e11c      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8103788:	68fb      	ldr	r3, [r7, #12]
 810378a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810378e:	b29b      	uxth	r3, r3
 8103790:	2b00      	cmp	r3, #0
 8103792:	d1b9      	bne.n	8103708 <HAL_SPI_Transmit+0x114>
 8103794:	e0ef      	b.n	8103976 <HAL_SPI_Transmit+0x382>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103796:	68fb      	ldr	r3, [r7, #12]
 8103798:	68db      	ldr	r3, [r3, #12]
 810379a:	2b07      	cmp	r3, #7
 810379c:	f240 80e4 	bls.w	8103968 <HAL_SPI_Transmit+0x374>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 81037a0:	e05d      	b.n	810385e <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81037a2:	68fb      	ldr	r3, [r7, #12]
 81037a4:	681b      	ldr	r3, [r3, #0]
 81037a6:	695b      	ldr	r3, [r3, #20]
 81037a8:	f003 0302 	and.w	r3, r3, #2
 81037ac:	2b02      	cmp	r3, #2
 81037ae:	d132      	bne.n	8103816 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81037b0:	68fb      	ldr	r3, [r7, #12]
 81037b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81037b6:	b29b      	uxth	r3, r3
 81037b8:	2b01      	cmp	r3, #1
 81037ba:	d918      	bls.n	81037ee <HAL_SPI_Transmit+0x1fa>
 81037bc:	68fb      	ldr	r3, [r7, #12]
 81037be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81037c0:	2b00      	cmp	r3, #0
 81037c2:	d014      	beq.n	81037ee <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 81037c4:	68fb      	ldr	r3, [r7, #12]
 81037c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 81037c8:	68fb      	ldr	r3, [r7, #12]
 81037ca:	681b      	ldr	r3, [r3, #0]
 81037cc:	6812      	ldr	r2, [r2, #0]
 81037ce:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 81037d0:	68fb      	ldr	r3, [r7, #12]
 81037d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81037d4:	1d1a      	adds	r2, r3, #4
 81037d6:	68fb      	ldr	r3, [r7, #12]
 81037d8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 81037da:	68fb      	ldr	r3, [r7, #12]
 81037dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81037e0:	b29b      	uxth	r3, r3
 81037e2:	3b02      	subs	r3, #2
 81037e4:	b29a      	uxth	r2, r3
 81037e6:	68fb      	ldr	r3, [r7, #12]
 81037e8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 81037ec:	e037      	b.n	810385e <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 81037ee:	68fb      	ldr	r3, [r7, #12]
 81037f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81037f2:	881a      	ldrh	r2, [r3, #0]
 81037f4:	697b      	ldr	r3, [r7, #20]
 81037f6:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 81037f8:	68fb      	ldr	r3, [r7, #12]
 81037fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81037fc:	1c9a      	adds	r2, r3, #2
 81037fe:	68fb      	ldr	r3, [r7, #12]
 8103800:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8103802:	68fb      	ldr	r3, [r7, #12]
 8103804:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103808:	b29b      	uxth	r3, r3
 810380a:	3b01      	subs	r3, #1
 810380c:	b29a      	uxth	r2, r3
 810380e:	68fb      	ldr	r3, [r7, #12]
 8103810:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8103814:	e023      	b.n	810385e <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103816:	f7fd fd3b 	bl	8101290 <HAL_GetTick>
 810381a:	4602      	mov	r2, r0
 810381c:	693b      	ldr	r3, [r7, #16]
 810381e:	1ad3      	subs	r3, r2, r3
 8103820:	683a      	ldr	r2, [r7, #0]
 8103822:	429a      	cmp	r2, r3
 8103824:	d803      	bhi.n	810382e <HAL_SPI_Transmit+0x23a>
 8103826:	683b      	ldr	r3, [r7, #0]
 8103828:	f1b3 3fff 	cmp.w	r3, #4294967295
 810382c:	d102      	bne.n	8103834 <HAL_SPI_Transmit+0x240>
 810382e:	683b      	ldr	r3, [r7, #0]
 8103830:	2b00      	cmp	r3, #0
 8103832:	d114      	bne.n	810385e <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103834:	68f8      	ldr	r0, [r7, #12]
 8103836:	f000 fe71 	bl	810451c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810383a:	68fb      	ldr	r3, [r7, #12]
 810383c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103840:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103844:	68fb      	ldr	r3, [r7, #12]
 8103846:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810384a:	68fb      	ldr	r3, [r7, #12]
 810384c:	2201      	movs	r2, #1
 810384e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103852:	68fb      	ldr	r3, [r7, #12]
 8103854:	2200      	movs	r2, #0
 8103856:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 810385a:	2303      	movs	r3, #3
 810385c:	e0b1      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 810385e:	68fb      	ldr	r3, [r7, #12]
 8103860:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103864:	b29b      	uxth	r3, r3
 8103866:	2b00      	cmp	r3, #0
 8103868:	d19b      	bne.n	81037a2 <HAL_SPI_Transmit+0x1ae>
 810386a:	e084      	b.n	8103976 <HAL_SPI_Transmit+0x382>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 810386c:	68fb      	ldr	r3, [r7, #12]
 810386e:	681b      	ldr	r3, [r3, #0]
 8103870:	695b      	ldr	r3, [r3, #20]
 8103872:	f003 0302 	and.w	r3, r3, #2
 8103876:	2b02      	cmp	r3, #2
 8103878:	d152      	bne.n	8103920 <HAL_SPI_Transmit+0x32c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 810387a:	68fb      	ldr	r3, [r7, #12]
 810387c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103880:	b29b      	uxth	r3, r3
 8103882:	2b03      	cmp	r3, #3
 8103884:	d918      	bls.n	81038b8 <HAL_SPI_Transmit+0x2c4>
 8103886:	68fb      	ldr	r3, [r7, #12]
 8103888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810388a:	2b40      	cmp	r3, #64	@ 0x40
 810388c:	d914      	bls.n	81038b8 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 810388e:	68fb      	ldr	r3, [r7, #12]
 8103890:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8103892:	68fb      	ldr	r3, [r7, #12]
 8103894:	681b      	ldr	r3, [r3, #0]
 8103896:	6812      	ldr	r2, [r2, #0]
 8103898:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810389a:	68fb      	ldr	r3, [r7, #12]
 810389c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810389e:	1d1a      	adds	r2, r3, #4
 81038a0:	68fb      	ldr	r3, [r7, #12]
 81038a2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 81038a4:	68fb      	ldr	r3, [r7, #12]
 81038a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81038aa:	b29b      	uxth	r3, r3
 81038ac:	3b04      	subs	r3, #4
 81038ae:	b29a      	uxth	r2, r3
 81038b0:	68fb      	ldr	r3, [r7, #12]
 81038b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 81038b6:	e057      	b.n	8103968 <HAL_SPI_Transmit+0x374>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81038b8:	68fb      	ldr	r3, [r7, #12]
 81038ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81038be:	b29b      	uxth	r3, r3
 81038c0:	2b01      	cmp	r3, #1
 81038c2:	d917      	bls.n	81038f4 <HAL_SPI_Transmit+0x300>
 81038c4:	68fb      	ldr	r3, [r7, #12]
 81038c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81038c8:	2b00      	cmp	r3, #0
 81038ca:	d013      	beq.n	81038f4 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 81038cc:	68fb      	ldr	r3, [r7, #12]
 81038ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81038d0:	881a      	ldrh	r2, [r3, #0]
 81038d2:	697b      	ldr	r3, [r7, #20]
 81038d4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 81038d6:	68fb      	ldr	r3, [r7, #12]
 81038d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81038da:	1c9a      	adds	r2, r3, #2
 81038dc:	68fb      	ldr	r3, [r7, #12]
 81038de:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 81038e0:	68fb      	ldr	r3, [r7, #12]
 81038e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 81038e6:	b29b      	uxth	r3, r3
 81038e8:	3b02      	subs	r3, #2
 81038ea:	b29a      	uxth	r2, r3
 81038ec:	68fb      	ldr	r3, [r7, #12]
 81038ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 81038f2:	e039      	b.n	8103968 <HAL_SPI_Transmit+0x374>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 81038f4:	68fb      	ldr	r3, [r7, #12]
 81038f6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 81038f8:	68fb      	ldr	r3, [r7, #12]
 81038fa:	681b      	ldr	r3, [r3, #0]
 81038fc:	3320      	adds	r3, #32
 81038fe:	7812      	ldrb	r2, [r2, #0]
 8103900:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8103902:	68fb      	ldr	r3, [r7, #12]
 8103904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103906:	1c5a      	adds	r2, r3, #1
 8103908:	68fb      	ldr	r3, [r7, #12]
 810390a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 810390c:	68fb      	ldr	r3, [r7, #12]
 810390e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8103912:	b29b      	uxth	r3, r3
 8103914:	3b01      	subs	r3, #1
 8103916:	b29a      	uxth	r2, r3
 8103918:	68fb      	ldr	r3, [r7, #12]
 810391a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 810391e:	e023      	b.n	8103968 <HAL_SPI_Transmit+0x374>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103920:	f7fd fcb6 	bl	8101290 <HAL_GetTick>
 8103924:	4602      	mov	r2, r0
 8103926:	693b      	ldr	r3, [r7, #16]
 8103928:	1ad3      	subs	r3, r2, r3
 810392a:	683a      	ldr	r2, [r7, #0]
 810392c:	429a      	cmp	r2, r3
 810392e:	d803      	bhi.n	8103938 <HAL_SPI_Transmit+0x344>
 8103930:	683b      	ldr	r3, [r7, #0]
 8103932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103936:	d102      	bne.n	810393e <HAL_SPI_Transmit+0x34a>
 8103938:	683b      	ldr	r3, [r7, #0]
 810393a:	2b00      	cmp	r3, #0
 810393c:	d114      	bne.n	8103968 <HAL_SPI_Transmit+0x374>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 810393e:	68f8      	ldr	r0, [r7, #12]
 8103940:	f000 fdec 	bl	810451c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103944:	68fb      	ldr	r3, [r7, #12]
 8103946:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810394a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810394e:	68fb      	ldr	r3, [r7, #12]
 8103950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103954:	68fb      	ldr	r3, [r7, #12]
 8103956:	2201      	movs	r2, #1
 8103958:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 810395c:	68fb      	ldr	r3, [r7, #12]
 810395e:	2200      	movs	r2, #0
 8103960:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103964:	2303      	movs	r3, #3
 8103966:	e02c      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
    while (hspi->TxXferCount > 0UL)
 8103968:	68fb      	ldr	r3, [r7, #12]
 810396a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810396e:	b29b      	uxth	r3, r3
 8103970:	2b00      	cmp	r3, #0
 8103972:	f47f af7b 	bne.w	810386c <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8103976:	693b      	ldr	r3, [r7, #16]
 8103978:	9300      	str	r3, [sp, #0]
 810397a:	683b      	ldr	r3, [r7, #0]
 810397c:	2200      	movs	r2, #0
 810397e:	2108      	movs	r1, #8
 8103980:	68f8      	ldr	r0, [r7, #12]
 8103982:	f000 fe6b 	bl	810465c <SPI_WaitOnFlagUntilTimeout>
 8103986:	4603      	mov	r3, r0
 8103988:	2b00      	cmp	r3, #0
 810398a:	d007      	beq.n	810399c <HAL_SPI_Transmit+0x3a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810398c:	68fb      	ldr	r3, [r7, #12]
 810398e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103992:	f043 0220 	orr.w	r2, r3, #32
 8103996:	68fb      	ldr	r3, [r7, #12]
 8103998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810399c:	68f8      	ldr	r0, [r7, #12]
 810399e:	f000 fdbd 	bl	810451c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 81039a2:	68fb      	ldr	r3, [r7, #12]
 81039a4:	2201      	movs	r2, #1
 81039a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 81039aa:	68fb      	ldr	r3, [r7, #12]
 81039ac:	2200      	movs	r2, #0
 81039ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81039b2:	68fb      	ldr	r3, [r7, #12]
 81039b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81039b8:	2b00      	cmp	r3, #0
 81039ba:	d001      	beq.n	81039c0 <HAL_SPI_Transmit+0x3cc>
  {
    return HAL_ERROR;
 81039bc:	2301      	movs	r3, #1
 81039be:	e000      	b.n	81039c2 <HAL_SPI_Transmit+0x3ce>
  }
  else
  {
    return HAL_OK;
 81039c0:	2300      	movs	r3, #0
  }
}
 81039c2:	4618      	mov	r0, r3
 81039c4:	3718      	adds	r7, #24
 81039c6:	46bd      	mov	sp, r7
 81039c8:	bd80      	pop	{r7, pc}

081039ca <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81039ca:	b580      	push	{r7, lr}
 81039cc:	b088      	sub	sp, #32
 81039ce:	af00      	add	r7, sp, #0
 81039d0:	60f8      	str	r0, [r7, #12]
 81039d2:	60b9      	str	r1, [r7, #8]
 81039d4:	603b      	str	r3, [r7, #0]
 81039d6:	4613      	mov	r3, r2
 81039d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 81039da:	68fb      	ldr	r3, [r7, #12]
 81039dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81039de:	095b      	lsrs	r3, r3, #5
 81039e0:	b29b      	uxth	r3, r3
 81039e2:	3301      	adds	r3, #1
 81039e4:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 81039e6:	68fb      	ldr	r3, [r7, #12]
 81039e8:	681b      	ldr	r3, [r3, #0]
 81039ea:	3330      	adds	r3, #48	@ 0x30
 81039ec:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 81039ee:	f7fd fc4f 	bl	8101290 <HAL_GetTick>
 81039f2:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 81039f4:	68fb      	ldr	r3, [r7, #12]
 81039f6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81039fa:	b2db      	uxtb	r3, r3
 81039fc:	2b01      	cmp	r3, #1
 81039fe:	d001      	beq.n	8103a04 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8103a00:	2302      	movs	r3, #2
 8103a02:	e24e      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103a04:	68bb      	ldr	r3, [r7, #8]
 8103a06:	2b00      	cmp	r3, #0
 8103a08:	d002      	beq.n	8103a10 <HAL_SPI_Receive+0x46>
 8103a0a:	88fb      	ldrh	r3, [r7, #6]
 8103a0c:	2b00      	cmp	r3, #0
 8103a0e:	d101      	bne.n	8103a14 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8103a10:	2301      	movs	r3, #1
 8103a12:	e246      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103a14:	68fb      	ldr	r3, [r7, #12]
 8103a16:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8103a1a:	2b01      	cmp	r3, #1
 8103a1c:	d101      	bne.n	8103a22 <HAL_SPI_Receive+0x58>
 8103a1e:	2302      	movs	r3, #2
 8103a20:	e23f      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
 8103a22:	68fb      	ldr	r3, [r7, #12]
 8103a24:	2201      	movs	r2, #1
 8103a26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8103a2a:	68fb      	ldr	r3, [r7, #12]
 8103a2c:	2204      	movs	r2, #4
 8103a2e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103a32:	68fb      	ldr	r3, [r7, #12]
 8103a34:	2200      	movs	r2, #0
 8103a36:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8103a3a:	68fb      	ldr	r3, [r7, #12]
 8103a3c:	68ba      	ldr	r2, [r7, #8]
 8103a3e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8103a40:	68fb      	ldr	r3, [r7, #12]
 8103a42:	88fa      	ldrh	r2, [r7, #6]
 8103a44:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8103a48:	68fb      	ldr	r3, [r7, #12]
 8103a4a:	88fa      	ldrh	r2, [r7, #6]
 8103a4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8103a50:	68fb      	ldr	r3, [r7, #12]
 8103a52:	2200      	movs	r2, #0
 8103a54:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8103a56:	68fb      	ldr	r3, [r7, #12]
 8103a58:	2200      	movs	r2, #0
 8103a5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8103a5e:	68fb      	ldr	r3, [r7, #12]
 8103a60:	2200      	movs	r2, #0
 8103a62:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8103a66:	68fb      	ldr	r3, [r7, #12]
 8103a68:	2200      	movs	r2, #0
 8103a6a:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8103a6c:	68fb      	ldr	r3, [r7, #12]
 8103a6e:	2200      	movs	r2, #0
 8103a70:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103a72:	68fb      	ldr	r3, [r7, #12]
 8103a74:	689b      	ldr	r3, [r3, #8]
 8103a76:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8103a7a:	d108      	bne.n	8103a8e <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8103a7c:	68fb      	ldr	r3, [r7, #12]
 8103a7e:	681b      	ldr	r3, [r3, #0]
 8103a80:	681a      	ldr	r2, [r3, #0]
 8103a82:	68fb      	ldr	r3, [r7, #12]
 8103a84:	681b      	ldr	r3, [r3, #0]
 8103a86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8103a8a:	601a      	str	r2, [r3, #0]
 8103a8c:	e009      	b.n	8103aa2 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8103a8e:	68fb      	ldr	r3, [r7, #12]
 8103a90:	681b      	ldr	r3, [r3, #0]
 8103a92:	68db      	ldr	r3, [r3, #12]
 8103a94:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8103a98:	68fb      	ldr	r3, [r7, #12]
 8103a9a:	681b      	ldr	r3, [r3, #0]
 8103a9c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8103aa0:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103aa2:	68fb      	ldr	r3, [r7, #12]
 8103aa4:	681b      	ldr	r3, [r3, #0]
 8103aa6:	685b      	ldr	r3, [r3, #4]
 8103aa8:	0c1b      	lsrs	r3, r3, #16
 8103aaa:	041b      	lsls	r3, r3, #16
 8103aac:	88f9      	ldrh	r1, [r7, #6]
 8103aae:	68fa      	ldr	r2, [r7, #12]
 8103ab0:	6812      	ldr	r2, [r2, #0]
 8103ab2:	430b      	orrs	r3, r1
 8103ab4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103ab6:	68fb      	ldr	r3, [r7, #12]
 8103ab8:	681b      	ldr	r3, [r3, #0]
 8103aba:	681a      	ldr	r2, [r3, #0]
 8103abc:	68fb      	ldr	r3, [r7, #12]
 8103abe:	681b      	ldr	r3, [r3, #0]
 8103ac0:	f042 0201 	orr.w	r2, r2, #1
 8103ac4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103ac6:	68fb      	ldr	r3, [r7, #12]
 8103ac8:	685b      	ldr	r3, [r3, #4]
 8103aca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103ace:	d107      	bne.n	8103ae0 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103ad0:	68fb      	ldr	r3, [r7, #12]
 8103ad2:	681b      	ldr	r3, [r3, #0]
 8103ad4:	681a      	ldr	r2, [r3, #0]
 8103ad6:	68fb      	ldr	r3, [r7, #12]
 8103ad8:	681b      	ldr	r3, [r3, #0]
 8103ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8103ade:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103ae0:	68fb      	ldr	r3, [r7, #12]
 8103ae2:	68db      	ldr	r3, [r3, #12]
 8103ae4:	2b0f      	cmp	r3, #15
 8103ae6:	d96c      	bls.n	8103bc2 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103ae8:	e064      	b.n	8103bb4 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8103aea:	68fb      	ldr	r3, [r7, #12]
 8103aec:	681b      	ldr	r3, [r3, #0]
 8103aee:	695b      	ldr	r3, [r3, #20]
 8103af0:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8103af2:	68fb      	ldr	r3, [r7, #12]
 8103af4:	681b      	ldr	r3, [r3, #0]
 8103af6:	695b      	ldr	r3, [r3, #20]
 8103af8:	f003 0301 	and.w	r3, r3, #1
 8103afc:	2b01      	cmp	r3, #1
 8103afe:	d114      	bne.n	8103b2a <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103b00:	68fb      	ldr	r3, [r7, #12]
 8103b02:	681a      	ldr	r2, [r3, #0]
 8103b04:	68fb      	ldr	r3, [r7, #12]
 8103b06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103b08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8103b0a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8103b0c:	68fb      	ldr	r3, [r7, #12]
 8103b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103b10:	1d1a      	adds	r2, r3, #4
 8103b12:	68fb      	ldr	r3, [r7, #12]
 8103b14:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103b16:	68fb      	ldr	r3, [r7, #12]
 8103b18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103b1c:	b29b      	uxth	r3, r3
 8103b1e:	3b01      	subs	r3, #1
 8103b20:	b29a      	uxth	r2, r3
 8103b22:	68fb      	ldr	r3, [r7, #12]
 8103b24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103b28:	e044      	b.n	8103bb4 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8103b2a:	68fb      	ldr	r3, [r7, #12]
 8103b2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103b30:	b29b      	uxth	r3, r3
 8103b32:	8bfa      	ldrh	r2, [r7, #30]
 8103b34:	429a      	cmp	r2, r3
 8103b36:	d919      	bls.n	8103b6c <HAL_SPI_Receive+0x1a2>
 8103b38:	693b      	ldr	r3, [r7, #16]
 8103b3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103b3e:	2b00      	cmp	r3, #0
 8103b40:	d014      	beq.n	8103b6c <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8103b42:	68fb      	ldr	r3, [r7, #12]
 8103b44:	681a      	ldr	r2, [r3, #0]
 8103b46:	68fb      	ldr	r3, [r7, #12]
 8103b48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103b4a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8103b4c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8103b4e:	68fb      	ldr	r3, [r7, #12]
 8103b50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103b52:	1d1a      	adds	r2, r3, #4
 8103b54:	68fb      	ldr	r3, [r7, #12]
 8103b56:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103b58:	68fb      	ldr	r3, [r7, #12]
 8103b5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103b5e:	b29b      	uxth	r3, r3
 8103b60:	3b01      	subs	r3, #1
 8103b62:	b29a      	uxth	r2, r3
 8103b64:	68fb      	ldr	r3, [r7, #12]
 8103b66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103b6a:	e023      	b.n	8103bb4 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103b6c:	f7fd fb90 	bl	8101290 <HAL_GetTick>
 8103b70:	4602      	mov	r2, r0
 8103b72:	697b      	ldr	r3, [r7, #20]
 8103b74:	1ad3      	subs	r3, r2, r3
 8103b76:	683a      	ldr	r2, [r7, #0]
 8103b78:	429a      	cmp	r2, r3
 8103b7a:	d803      	bhi.n	8103b84 <HAL_SPI_Receive+0x1ba>
 8103b7c:	683b      	ldr	r3, [r7, #0]
 8103b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103b82:	d102      	bne.n	8103b8a <HAL_SPI_Receive+0x1c0>
 8103b84:	683b      	ldr	r3, [r7, #0]
 8103b86:	2b00      	cmp	r3, #0
 8103b88:	d114      	bne.n	8103bb4 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103b8a:	68f8      	ldr	r0, [r7, #12]
 8103b8c:	f000 fcc6 	bl	810451c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103b90:	68fb      	ldr	r3, [r7, #12]
 8103b92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103b96:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103b9a:	68fb      	ldr	r3, [r7, #12]
 8103b9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103ba0:	68fb      	ldr	r3, [r7, #12]
 8103ba2:	2201      	movs	r2, #1
 8103ba4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103ba8:	68fb      	ldr	r3, [r7, #12]
 8103baa:	2200      	movs	r2, #0
 8103bac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103bb0:	2303      	movs	r3, #3
 8103bb2:	e176      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
    while (hspi->RxXferCount > 0UL)
 8103bb4:	68fb      	ldr	r3, [r7, #12]
 8103bb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103bba:	b29b      	uxth	r3, r3
 8103bbc:	2b00      	cmp	r3, #0
 8103bbe:	d194      	bne.n	8103aea <HAL_SPI_Receive+0x120>
 8103bc0:	e15c      	b.n	8103e7c <HAL_SPI_Receive+0x4b2>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103bc2:	68fb      	ldr	r3, [r7, #12]
 8103bc4:	68db      	ldr	r3, [r3, #12]
 8103bc6:	2b07      	cmp	r3, #7
 8103bc8:	f240 8151 	bls.w	8103e6e <HAL_SPI_Receive+0x4a4>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8103bcc:	e08f      	b.n	8103cee <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8103bce:	68fb      	ldr	r3, [r7, #12]
 8103bd0:	681b      	ldr	r3, [r3, #0]
 8103bd2:	695b      	ldr	r3, [r3, #20]
 8103bd4:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8103bd6:	68fb      	ldr	r3, [r7, #12]
 8103bd8:	681b      	ldr	r3, [r3, #0]
 8103bda:	695b      	ldr	r3, [r3, #20]
 8103bdc:	f003 0301 	and.w	r3, r3, #1
 8103be0:	2b01      	cmp	r3, #1
 8103be2:	d114      	bne.n	8103c0e <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103be4:	68fb      	ldr	r3, [r7, #12]
 8103be6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103be8:	69ba      	ldr	r2, [r7, #24]
 8103bea:	8812      	ldrh	r2, [r2, #0]
 8103bec:	b292      	uxth	r2, r2
 8103bee:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103bf0:	68fb      	ldr	r3, [r7, #12]
 8103bf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103bf4:	1c9a      	adds	r2, r3, #2
 8103bf6:	68fb      	ldr	r3, [r7, #12]
 8103bf8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103bfa:	68fb      	ldr	r3, [r7, #12]
 8103bfc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c00:	b29b      	uxth	r3, r3
 8103c02:	3b01      	subs	r3, #1
 8103c04:	b29a      	uxth	r2, r3
 8103c06:	68fb      	ldr	r3, [r7, #12]
 8103c08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103c0c:	e06f      	b.n	8103cee <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8103c0e:	68fb      	ldr	r3, [r7, #12]
 8103c10:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c14:	b29b      	uxth	r3, r3
 8103c16:	8bfa      	ldrh	r2, [r7, #30]
 8103c18:	429a      	cmp	r2, r3
 8103c1a:	d924      	bls.n	8103c66 <HAL_SPI_Receive+0x29c>
 8103c1c:	693b      	ldr	r3, [r7, #16]
 8103c1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103c22:	2b00      	cmp	r3, #0
 8103c24:	d01f      	beq.n	8103c66 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103c26:	68fb      	ldr	r3, [r7, #12]
 8103c28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c2a:	69ba      	ldr	r2, [r7, #24]
 8103c2c:	8812      	ldrh	r2, [r2, #0]
 8103c2e:	b292      	uxth	r2, r2
 8103c30:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103c32:	68fb      	ldr	r3, [r7, #12]
 8103c34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c36:	1c9a      	adds	r2, r3, #2
 8103c38:	68fb      	ldr	r3, [r7, #12]
 8103c3a:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103c3c:	68fb      	ldr	r3, [r7, #12]
 8103c3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c40:	69ba      	ldr	r2, [r7, #24]
 8103c42:	8812      	ldrh	r2, [r2, #0]
 8103c44:	b292      	uxth	r2, r2
 8103c46:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103c48:	68fb      	ldr	r3, [r7, #12]
 8103c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c4c:	1c9a      	adds	r2, r3, #2
 8103c4e:	68fb      	ldr	r3, [r7, #12]
 8103c50:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8103c52:	68fb      	ldr	r3, [r7, #12]
 8103c54:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c58:	b29b      	uxth	r3, r3
 8103c5a:	3b02      	subs	r3, #2
 8103c5c:	b29a      	uxth	r2, r3
 8103c5e:	68fb      	ldr	r3, [r7, #12]
 8103c60:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103c64:	e043      	b.n	8103cee <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8103c66:	68fb      	ldr	r3, [r7, #12]
 8103c68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c6c:	b29b      	uxth	r3, r3
 8103c6e:	2b01      	cmp	r3, #1
 8103c70:	d119      	bne.n	8103ca6 <HAL_SPI_Receive+0x2dc>
 8103c72:	693b      	ldr	r3, [r7, #16]
 8103c74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8103c78:	2b00      	cmp	r3, #0
 8103c7a:	d014      	beq.n	8103ca6 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8103c7c:	68fb      	ldr	r3, [r7, #12]
 8103c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c80:	69ba      	ldr	r2, [r7, #24]
 8103c82:	8812      	ldrh	r2, [r2, #0]
 8103c84:	b292      	uxth	r2, r2
 8103c86:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8103c88:	68fb      	ldr	r3, [r7, #12]
 8103c8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103c8c:	1c9a      	adds	r2, r3, #2
 8103c8e:	68fb      	ldr	r3, [r7, #12]
 8103c90:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103c92:	68fb      	ldr	r3, [r7, #12]
 8103c94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103c98:	b29b      	uxth	r3, r3
 8103c9a:	3b01      	subs	r3, #1
 8103c9c:	b29a      	uxth	r2, r3
 8103c9e:	68fb      	ldr	r3, [r7, #12]
 8103ca0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103ca4:	e023      	b.n	8103cee <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103ca6:	f7fd faf3 	bl	8101290 <HAL_GetTick>
 8103caa:	4602      	mov	r2, r0
 8103cac:	697b      	ldr	r3, [r7, #20]
 8103cae:	1ad3      	subs	r3, r2, r3
 8103cb0:	683a      	ldr	r2, [r7, #0]
 8103cb2:	429a      	cmp	r2, r3
 8103cb4:	d803      	bhi.n	8103cbe <HAL_SPI_Receive+0x2f4>
 8103cb6:	683b      	ldr	r3, [r7, #0]
 8103cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103cbc:	d102      	bne.n	8103cc4 <HAL_SPI_Receive+0x2fa>
 8103cbe:	683b      	ldr	r3, [r7, #0]
 8103cc0:	2b00      	cmp	r3, #0
 8103cc2:	d114      	bne.n	8103cee <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103cc4:	68f8      	ldr	r0, [r7, #12]
 8103cc6:	f000 fc29 	bl	810451c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103cca:	68fb      	ldr	r3, [r7, #12]
 8103ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103cd0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103cd4:	68fb      	ldr	r3, [r7, #12]
 8103cd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103cda:	68fb      	ldr	r3, [r7, #12]
 8103cdc:	2201      	movs	r2, #1
 8103cde:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103ce2:	68fb      	ldr	r3, [r7, #12]
 8103ce4:	2200      	movs	r2, #0
 8103ce6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103cea:	2303      	movs	r3, #3
 8103cec:	e0d9      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
    while (hspi->RxXferCount > 0UL)
 8103cee:	68fb      	ldr	r3, [r7, #12]
 8103cf0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103cf4:	b29b      	uxth	r3, r3
 8103cf6:	2b00      	cmp	r3, #0
 8103cf8:	f47f af69 	bne.w	8103bce <HAL_SPI_Receive+0x204>
 8103cfc:	e0be      	b.n	8103e7c <HAL_SPI_Receive+0x4b2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8103cfe:	68fb      	ldr	r3, [r7, #12]
 8103d00:	681b      	ldr	r3, [r3, #0]
 8103d02:	695b      	ldr	r3, [r3, #20]
 8103d04:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8103d06:	68fb      	ldr	r3, [r7, #12]
 8103d08:	681b      	ldr	r3, [r3, #0]
 8103d0a:	695b      	ldr	r3, [r3, #20]
 8103d0c:	f003 0301 	and.w	r3, r3, #1
 8103d10:	2b01      	cmp	r3, #1
 8103d12:	d117      	bne.n	8103d44 <HAL_SPI_Receive+0x37a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103d14:	68fb      	ldr	r3, [r7, #12]
 8103d16:	681b      	ldr	r3, [r3, #0]
 8103d18:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103d1c:	68fb      	ldr	r3, [r7, #12]
 8103d1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d20:	7812      	ldrb	r2, [r2, #0]
 8103d22:	b2d2      	uxtb	r2, r2
 8103d24:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103d26:	68fb      	ldr	r3, [r7, #12]
 8103d28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d2a:	1c5a      	adds	r2, r3, #1
 8103d2c:	68fb      	ldr	r3, [r7, #12]
 8103d2e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103d30:	68fb      	ldr	r3, [r7, #12]
 8103d32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103d36:	b29b      	uxth	r3, r3
 8103d38:	3b01      	subs	r3, #1
 8103d3a:	b29a      	uxth	r2, r3
 8103d3c:	68fb      	ldr	r3, [r7, #12]
 8103d3e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103d42:	e094      	b.n	8103e6e <HAL_SPI_Receive+0x4a4>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8103d44:	68fb      	ldr	r3, [r7, #12]
 8103d46:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103d4a:	b29b      	uxth	r3, r3
 8103d4c:	8bfa      	ldrh	r2, [r7, #30]
 8103d4e:	429a      	cmp	r2, r3
 8103d50:	d946      	bls.n	8103de0 <HAL_SPI_Receive+0x416>
 8103d52:	693b      	ldr	r3, [r7, #16]
 8103d54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8103d58:	2b00      	cmp	r3, #0
 8103d5a:	d041      	beq.n	8103de0 <HAL_SPI_Receive+0x416>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103d5c:	68fb      	ldr	r3, [r7, #12]
 8103d5e:	681b      	ldr	r3, [r3, #0]
 8103d60:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103d64:	68fb      	ldr	r3, [r7, #12]
 8103d66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d68:	7812      	ldrb	r2, [r2, #0]
 8103d6a:	b2d2      	uxtb	r2, r2
 8103d6c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103d6e:	68fb      	ldr	r3, [r7, #12]
 8103d70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d72:	1c5a      	adds	r2, r3, #1
 8103d74:	68fb      	ldr	r3, [r7, #12]
 8103d76:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103d78:	68fb      	ldr	r3, [r7, #12]
 8103d7a:	681b      	ldr	r3, [r3, #0]
 8103d7c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103d80:	68fb      	ldr	r3, [r7, #12]
 8103d82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d84:	7812      	ldrb	r2, [r2, #0]
 8103d86:	b2d2      	uxtb	r2, r2
 8103d88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103d8a:	68fb      	ldr	r3, [r7, #12]
 8103d8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103d8e:	1c5a      	adds	r2, r3, #1
 8103d90:	68fb      	ldr	r3, [r7, #12]
 8103d92:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103d94:	68fb      	ldr	r3, [r7, #12]
 8103d96:	681b      	ldr	r3, [r3, #0]
 8103d98:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103d9c:	68fb      	ldr	r3, [r7, #12]
 8103d9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103da0:	7812      	ldrb	r2, [r2, #0]
 8103da2:	b2d2      	uxtb	r2, r2
 8103da4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103da6:	68fb      	ldr	r3, [r7, #12]
 8103da8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103daa:	1c5a      	adds	r2, r3, #1
 8103dac:	68fb      	ldr	r3, [r7, #12]
 8103dae:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103db0:	68fb      	ldr	r3, [r7, #12]
 8103db2:	681b      	ldr	r3, [r3, #0]
 8103db4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103db8:	68fb      	ldr	r3, [r7, #12]
 8103dba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103dbc:	7812      	ldrb	r2, [r2, #0]
 8103dbe:	b2d2      	uxtb	r2, r2
 8103dc0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103dc2:	68fb      	ldr	r3, [r7, #12]
 8103dc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103dc6:	1c5a      	adds	r2, r3, #1
 8103dc8:	68fb      	ldr	r3, [r7, #12]
 8103dca:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8103dcc:	68fb      	ldr	r3, [r7, #12]
 8103dce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103dd2:	b29b      	uxth	r3, r3
 8103dd4:	3b04      	subs	r3, #4
 8103dd6:	b29a      	uxth	r2, r3
 8103dd8:	68fb      	ldr	r3, [r7, #12]
 8103dda:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103dde:	e046      	b.n	8103e6e <HAL_SPI_Receive+0x4a4>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8103de0:	68fb      	ldr	r3, [r7, #12]
 8103de2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103de6:	b29b      	uxth	r3, r3
 8103de8:	2b03      	cmp	r3, #3
 8103dea:	d81c      	bhi.n	8103e26 <HAL_SPI_Receive+0x45c>
 8103dec:	693b      	ldr	r3, [r7, #16]
 8103dee:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8103df2:	2b00      	cmp	r3, #0
 8103df4:	d017      	beq.n	8103e26 <HAL_SPI_Receive+0x45c>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8103df6:	68fb      	ldr	r3, [r7, #12]
 8103df8:	681b      	ldr	r3, [r3, #0]
 8103dfa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8103dfe:	68fb      	ldr	r3, [r7, #12]
 8103e00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e02:	7812      	ldrb	r2, [r2, #0]
 8103e04:	b2d2      	uxtb	r2, r2
 8103e06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8103e08:	68fb      	ldr	r3, [r7, #12]
 8103e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103e0c:	1c5a      	adds	r2, r3, #1
 8103e0e:	68fb      	ldr	r3, [r7, #12]
 8103e10:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8103e12:	68fb      	ldr	r3, [r7, #12]
 8103e14:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103e18:	b29b      	uxth	r3, r3
 8103e1a:	3b01      	subs	r3, #1
 8103e1c:	b29a      	uxth	r2, r3
 8103e1e:	68fb      	ldr	r3, [r7, #12]
 8103e20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8103e24:	e023      	b.n	8103e6e <HAL_SPI_Receive+0x4a4>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8103e26:	f7fd fa33 	bl	8101290 <HAL_GetTick>
 8103e2a:	4602      	mov	r2, r0
 8103e2c:	697b      	ldr	r3, [r7, #20]
 8103e2e:	1ad3      	subs	r3, r2, r3
 8103e30:	683a      	ldr	r2, [r7, #0]
 8103e32:	429a      	cmp	r2, r3
 8103e34:	d803      	bhi.n	8103e3e <HAL_SPI_Receive+0x474>
 8103e36:	683b      	ldr	r3, [r7, #0]
 8103e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103e3c:	d102      	bne.n	8103e44 <HAL_SPI_Receive+0x47a>
 8103e3e:	683b      	ldr	r3, [r7, #0]
 8103e40:	2b00      	cmp	r3, #0
 8103e42:	d114      	bne.n	8103e6e <HAL_SPI_Receive+0x4a4>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8103e44:	68f8      	ldr	r0, [r7, #12]
 8103e46:	f000 fb69 	bl	810451c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8103e4a:	68fb      	ldr	r3, [r7, #12]
 8103e4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103e50:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8103e54:	68fb      	ldr	r3, [r7, #12]
 8103e56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8103e5a:	68fb      	ldr	r3, [r7, #12]
 8103e5c:	2201      	movs	r2, #1
 8103e5e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8103e62:	68fb      	ldr	r3, [r7, #12]
 8103e64:	2200      	movs	r2, #0
 8103e66:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8103e6a:	2303      	movs	r3, #3
 8103e6c:	e019      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
    while (hspi->RxXferCount > 0UL)
 8103e6e:	68fb      	ldr	r3, [r7, #12]
 8103e70:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8103e74:	b29b      	uxth	r3, r3
 8103e76:	2b00      	cmp	r3, #0
 8103e78:	f47f af41 	bne.w	8103cfe <HAL_SPI_Receive+0x334>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8103e7c:	68f8      	ldr	r0, [r7, #12]
 8103e7e:	f000 fb4d 	bl	810451c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8103e82:	68fb      	ldr	r3, [r7, #12]
 8103e84:	2201      	movs	r2, #1
 8103e86:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103e8a:	68fb      	ldr	r3, [r7, #12]
 8103e8c:	2200      	movs	r2, #0
 8103e8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8103e92:	68fb      	ldr	r3, [r7, #12]
 8103e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103e98:	2b00      	cmp	r3, #0
 8103e9a:	d001      	beq.n	8103ea0 <HAL_SPI_Receive+0x4d6>
  {
    return HAL_ERROR;
 8103e9c:	2301      	movs	r3, #1
 8103e9e:	e000      	b.n	8103ea2 <HAL_SPI_Receive+0x4d8>
  }
  else
  {
    return HAL_OK;
 8103ea0:	2300      	movs	r3, #0
  }
}
 8103ea2:	4618      	mov	r0, r3
 8103ea4:	3720      	adds	r7, #32
 8103ea6:	46bd      	mov	sp, r7
 8103ea8:	bd80      	pop	{r7, pc}
	...

08103eac <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8103eac:	b580      	push	{r7, lr}
 8103eae:	b08e      	sub	sp, #56	@ 0x38
 8103eb0:	af02      	add	r7, sp, #8
 8103eb2:	60f8      	str	r0, [r7, #12]
 8103eb4:	60b9      	str	r1, [r7, #8]
 8103eb6:	607a      	str	r2, [r7, #4]
 8103eb8:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103eba:	68fb      	ldr	r3, [r7, #12]
 8103ebc:	681b      	ldr	r3, [r3, #0]
 8103ebe:	3320      	adds	r3, #32
 8103ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8103ec2:	68fb      	ldr	r3, [r7, #12]
 8103ec4:	681b      	ldr	r3, [r3, #0]
 8103ec6:	3330      	adds	r3, #48	@ 0x30
 8103ec8:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8103eca:	68fb      	ldr	r3, [r7, #12]
 8103ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103ece:	095b      	lsrs	r3, r3, #5
 8103ed0:	b29b      	uxth	r3, r3
 8103ed2:	3301      	adds	r3, #1
 8103ed4:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103ed6:	f7fd f9db 	bl	8101290 <HAL_GetTick>
 8103eda:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8103edc:	887b      	ldrh	r3, [r7, #2]
 8103ede:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8103ee0:	887b      	ldrh	r3, [r7, #2]
 8103ee2:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8103ee4:	68fb      	ldr	r3, [r7, #12]
 8103ee6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8103eea:	b2db      	uxtb	r3, r3
 8103eec:	2b01      	cmp	r3, #1
 8103eee:	d001      	beq.n	8103ef4 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8103ef0:	2302      	movs	r3, #2
 8103ef2:	e30e      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8103ef4:	68bb      	ldr	r3, [r7, #8]
 8103ef6:	2b00      	cmp	r3, #0
 8103ef8:	d005      	beq.n	8103f06 <HAL_SPI_TransmitReceive+0x5a>
 8103efa:	687b      	ldr	r3, [r7, #4]
 8103efc:	2b00      	cmp	r3, #0
 8103efe:	d002      	beq.n	8103f06 <HAL_SPI_TransmitReceive+0x5a>
 8103f00:	887b      	ldrh	r3, [r7, #2]
 8103f02:	2b00      	cmp	r3, #0
 8103f04:	d101      	bne.n	8103f0a <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8103f06:	2301      	movs	r3, #1
 8103f08:	e303      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103f0a:	68fb      	ldr	r3, [r7, #12]
 8103f0c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8103f10:	2b01      	cmp	r3, #1
 8103f12:	d101      	bne.n	8103f18 <HAL_SPI_TransmitReceive+0x6c>
 8103f14:	2302      	movs	r3, #2
 8103f16:	e2fc      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
 8103f18:	68fb      	ldr	r3, [r7, #12]
 8103f1a:	2201      	movs	r2, #1
 8103f1c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8103f20:	68fb      	ldr	r3, [r7, #12]
 8103f22:	2205      	movs	r2, #5
 8103f24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103f28:	68fb      	ldr	r3, [r7, #12]
 8103f2a:	2200      	movs	r2, #0
 8103f2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8103f30:	68fb      	ldr	r3, [r7, #12]
 8103f32:	687a      	ldr	r2, [r7, #4]
 8103f34:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8103f36:	68fb      	ldr	r3, [r7, #12]
 8103f38:	887a      	ldrh	r2, [r7, #2]
 8103f3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8103f3e:	68fb      	ldr	r3, [r7, #12]
 8103f40:	887a      	ldrh	r2, [r7, #2]
 8103f42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8103f46:	68fb      	ldr	r3, [r7, #12]
 8103f48:	68ba      	ldr	r2, [r7, #8]
 8103f4a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8103f4c:	68fb      	ldr	r3, [r7, #12]
 8103f4e:	887a      	ldrh	r2, [r7, #2]
 8103f50:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8103f54:	68fb      	ldr	r3, [r7, #12]
 8103f56:	887a      	ldrh	r2, [r7, #2]
 8103f58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8103f5c:	68fb      	ldr	r3, [r7, #12]
 8103f5e:	2200      	movs	r2, #0
 8103f60:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8103f62:	68fb      	ldr	r3, [r7, #12]
 8103f64:	2200      	movs	r2, #0
 8103f66:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8103f68:	68fb      	ldr	r3, [r7, #12]
 8103f6a:	681b      	ldr	r3, [r3, #0]
 8103f6c:	68da      	ldr	r2, [r3, #12]
 8103f6e:	68fb      	ldr	r3, [r7, #12]
 8103f70:	681b      	ldr	r3, [r3, #0]
 8103f72:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8103f76:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8103f78:	68fb      	ldr	r3, [r7, #12]
 8103f7a:	681b      	ldr	r3, [r3, #0]
 8103f7c:	4a70      	ldr	r2, [pc, #448]	@ (8104140 <HAL_SPI_TransmitReceive+0x294>)
 8103f7e:	4293      	cmp	r3, r2
 8103f80:	d009      	beq.n	8103f96 <HAL_SPI_TransmitReceive+0xea>
 8103f82:	68fb      	ldr	r3, [r7, #12]
 8103f84:	681b      	ldr	r3, [r3, #0]
 8103f86:	4a6f      	ldr	r2, [pc, #444]	@ (8104144 <HAL_SPI_TransmitReceive+0x298>)
 8103f88:	4293      	cmp	r3, r2
 8103f8a:	d004      	beq.n	8103f96 <HAL_SPI_TransmitReceive+0xea>
 8103f8c:	68fb      	ldr	r3, [r7, #12]
 8103f8e:	681b      	ldr	r3, [r3, #0]
 8103f90:	4a6d      	ldr	r2, [pc, #436]	@ (8104148 <HAL_SPI_TransmitReceive+0x29c>)
 8103f92:	4293      	cmp	r3, r2
 8103f94:	d102      	bne.n	8103f9c <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8103f96:	2310      	movs	r3, #16
 8103f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8103f9a:	e001      	b.n	8103fa0 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8103f9c:	2308      	movs	r3, #8
 8103f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103fa0:	68fb      	ldr	r3, [r7, #12]
 8103fa2:	681b      	ldr	r3, [r3, #0]
 8103fa4:	685b      	ldr	r3, [r3, #4]
 8103fa6:	0c1b      	lsrs	r3, r3, #16
 8103fa8:	041b      	lsls	r3, r3, #16
 8103faa:	8879      	ldrh	r1, [r7, #2]
 8103fac:	68fa      	ldr	r2, [r7, #12]
 8103fae:	6812      	ldr	r2, [r2, #0]
 8103fb0:	430b      	orrs	r3, r1
 8103fb2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8103fb4:	68fb      	ldr	r3, [r7, #12]
 8103fb6:	681b      	ldr	r3, [r3, #0]
 8103fb8:	681a      	ldr	r2, [r3, #0]
 8103fba:	68fb      	ldr	r3, [r7, #12]
 8103fbc:	681b      	ldr	r3, [r3, #0]
 8103fbe:	f042 0201 	orr.w	r2, r2, #1
 8103fc2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103fc4:	68fb      	ldr	r3, [r7, #12]
 8103fc6:	685b      	ldr	r3, [r3, #4]
 8103fc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8103fcc:	d107      	bne.n	8103fde <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103fce:	68fb      	ldr	r3, [r7, #12]
 8103fd0:	681b      	ldr	r3, [r3, #0]
 8103fd2:	681a      	ldr	r2, [r3, #0]
 8103fd4:	68fb      	ldr	r3, [r7, #12]
 8103fd6:	681b      	ldr	r3, [r3, #0]
 8103fd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8103fdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103fde:	68fb      	ldr	r3, [r7, #12]
 8103fe0:	68db      	ldr	r3, [r3, #12]
 8103fe2:	2b0f      	cmp	r3, #15
 8103fe4:	f240 80a2 	bls.w	810412c <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8103fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8103fea:	089b      	lsrs	r3, r3, #2
 8103fec:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8103fee:	e094      	b.n	810411a <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8103ff0:	68fb      	ldr	r3, [r7, #12]
 8103ff2:	681b      	ldr	r3, [r3, #0]
 8103ff4:	695b      	ldr	r3, [r3, #20]
 8103ff6:	f003 0302 	and.w	r3, r3, #2
 8103ffa:	2b02      	cmp	r3, #2
 8103ffc:	d120      	bne.n	8104040 <HAL_SPI_TransmitReceive+0x194>
 8103ffe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8104000:	2b00      	cmp	r3, #0
 8104002:	d01d      	beq.n	8104040 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8104004:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104006:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8104008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810400a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810400c:	429a      	cmp	r2, r3
 810400e:	d217      	bcs.n	8104040 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8104010:	68fb      	ldr	r3, [r7, #12]
 8104012:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8104014:	68fb      	ldr	r3, [r7, #12]
 8104016:	681b      	ldr	r3, [r3, #0]
 8104018:	6812      	ldr	r2, [r2, #0]
 810401a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 810401c:	68fb      	ldr	r3, [r7, #12]
 810401e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104020:	1d1a      	adds	r2, r3, #4
 8104022:	68fb      	ldr	r3, [r7, #12]
 8104024:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8104026:	68fb      	ldr	r3, [r7, #12]
 8104028:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810402c:	b29b      	uxth	r3, r3
 810402e:	3b01      	subs	r3, #1
 8104030:	b29a      	uxth	r2, r3
 8104032:	68fb      	ldr	r3, [r7, #12]
 8104034:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810403e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8104040:	68fb      	ldr	r3, [r7, #12]
 8104042:	681b      	ldr	r3, [r3, #0]
 8104044:	695b      	ldr	r3, [r3, #20]
 8104046:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8104048:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810404a:	2b00      	cmp	r3, #0
 810404c:	d065      	beq.n	810411a <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 810404e:	68fb      	ldr	r3, [r7, #12]
 8104050:	681b      	ldr	r3, [r3, #0]
 8104052:	695b      	ldr	r3, [r3, #20]
 8104054:	f003 0301 	and.w	r3, r3, #1
 8104058:	2b01      	cmp	r3, #1
 810405a:	d118      	bne.n	810408e <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810405c:	68fb      	ldr	r3, [r7, #12]
 810405e:	681a      	ldr	r2, [r3, #0]
 8104060:	68fb      	ldr	r3, [r7, #12]
 8104062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104064:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8104066:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8104068:	68fb      	ldr	r3, [r7, #12]
 810406a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810406c:	1d1a      	adds	r2, r3, #4
 810406e:	68fb      	ldr	r3, [r7, #12]
 8104070:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104072:	68fb      	ldr	r3, [r7, #12]
 8104074:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104078:	b29b      	uxth	r3, r3
 810407a:	3b01      	subs	r3, #1
 810407c:	b29a      	uxth	r2, r3
 810407e:	68fb      	ldr	r3, [r7, #12]
 8104080:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104084:	68fb      	ldr	r3, [r7, #12]
 8104086:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810408a:	853b      	strh	r3, [r7, #40]	@ 0x28
 810408c:	e045      	b.n	810411a <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 810408e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104090:	8bfb      	ldrh	r3, [r7, #30]
 8104092:	429a      	cmp	r2, r3
 8104094:	d21d      	bcs.n	81040d2 <HAL_SPI_TransmitReceive+0x226>
 8104096:	697b      	ldr	r3, [r7, #20]
 8104098:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810409c:	2b00      	cmp	r3, #0
 810409e:	d018      	beq.n	81040d2 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 81040a0:	68fb      	ldr	r3, [r7, #12]
 81040a2:	681a      	ldr	r2, [r3, #0]
 81040a4:	68fb      	ldr	r3, [r7, #12]
 81040a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81040a8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 81040aa:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 81040ac:	68fb      	ldr	r3, [r7, #12]
 81040ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81040b0:	1d1a      	adds	r2, r3, #4
 81040b2:	68fb      	ldr	r3, [r7, #12]
 81040b4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 81040b6:	68fb      	ldr	r3, [r7, #12]
 81040b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81040bc:	b29b      	uxth	r3, r3
 81040be:	3b01      	subs	r3, #1
 81040c0:	b29a      	uxth	r2, r3
 81040c2:	68fb      	ldr	r3, [r7, #12]
 81040c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81040c8:	68fb      	ldr	r3, [r7, #12]
 81040ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81040ce:	853b      	strh	r3, [r7, #40]	@ 0x28
 81040d0:	e023      	b.n	810411a <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81040d2:	f7fd f8dd 	bl	8101290 <HAL_GetTick>
 81040d6:	4602      	mov	r2, r0
 81040d8:	69bb      	ldr	r3, [r7, #24]
 81040da:	1ad3      	subs	r3, r2, r3
 81040dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 81040de:	429a      	cmp	r2, r3
 81040e0:	d803      	bhi.n	81040ea <HAL_SPI_TransmitReceive+0x23e>
 81040e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81040e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81040e8:	d102      	bne.n	81040f0 <HAL_SPI_TransmitReceive+0x244>
 81040ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81040ec:	2b00      	cmp	r3, #0
 81040ee:	d114      	bne.n	810411a <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 81040f0:	68f8      	ldr	r0, [r7, #12]
 81040f2:	f000 fa13 	bl	810451c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81040f6:	68fb      	ldr	r3, [r7, #12]
 81040f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81040fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8104100:	68fb      	ldr	r3, [r7, #12]
 8104102:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8104106:	68fb      	ldr	r3, [r7, #12]
 8104108:	2201      	movs	r2, #1
 810410a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 810410e:	68fb      	ldr	r3, [r7, #12]
 8104110:	2200      	movs	r2, #0
 8104112:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8104116:	2303      	movs	r3, #3
 8104118:	e1fb      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810411a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810411c:	2b00      	cmp	r3, #0
 810411e:	f47f af67 	bne.w	8103ff0 <HAL_SPI_TransmitReceive+0x144>
 8104122:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104124:	2b00      	cmp	r3, #0
 8104126:	f47f af63 	bne.w	8103ff0 <HAL_SPI_TransmitReceive+0x144>
 810412a:	e1cc      	b.n	81044c6 <HAL_SPI_TransmitReceive+0x61a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810412c:	68fb      	ldr	r3, [r7, #12]
 810412e:	68db      	ldr	r3, [r3, #12]
 8104130:	2b07      	cmp	r3, #7
 8104132:	f240 81c0 	bls.w	81044b6 <HAL_SPI_TransmitReceive+0x60a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8104136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104138:	085b      	lsrs	r3, r3, #1
 810413a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810413c:	e0c7      	b.n	81042ce <HAL_SPI_TransmitReceive+0x422>
 810413e:	bf00      	nop
 8104140:	40013000 	.word	0x40013000
 8104144:	40003800 	.word	0x40003800
 8104148:	40003c00 	.word	0x40003c00
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 810414c:	68fb      	ldr	r3, [r7, #12]
 810414e:	681b      	ldr	r3, [r3, #0]
 8104150:	695b      	ldr	r3, [r3, #20]
 8104152:	f003 0302 	and.w	r3, r3, #2
 8104156:	2b02      	cmp	r3, #2
 8104158:	d11f      	bne.n	810419a <HAL_SPI_TransmitReceive+0x2ee>
 810415a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 810415c:	2b00      	cmp	r3, #0
 810415e:	d01c      	beq.n	810419a <HAL_SPI_TransmitReceive+0x2ee>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8104160:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8104162:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8104164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8104166:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8104168:	429a      	cmp	r2, r3
 810416a:	d216      	bcs.n	810419a <HAL_SPI_TransmitReceive+0x2ee>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 810416c:	68fb      	ldr	r3, [r7, #12]
 810416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104170:	881a      	ldrh	r2, [r3, #0]
 8104172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8104174:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8104176:	68fb      	ldr	r3, [r7, #12]
 8104178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810417a:	1c9a      	adds	r2, r3, #2
 810417c:	68fb      	ldr	r3, [r7, #12]
 810417e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8104180:	68fb      	ldr	r3, [r7, #12]
 8104182:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104186:	b29b      	uxth	r3, r3
 8104188:	3b01      	subs	r3, #1
 810418a:	b29a      	uxth	r2, r3
 810418c:	68fb      	ldr	r3, [r7, #12]
 810418e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104192:	68fb      	ldr	r3, [r7, #12]
 8104194:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104198:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 810419a:	68fb      	ldr	r3, [r7, #12]
 810419c:	681b      	ldr	r3, [r3, #0]
 810419e:	695b      	ldr	r3, [r3, #20]
 81041a0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 81041a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81041a4:	2b00      	cmp	r3, #0
 81041a6:	f000 8092 	beq.w	81042ce <HAL_SPI_TransmitReceive+0x422>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 81041aa:	68fb      	ldr	r3, [r7, #12]
 81041ac:	681b      	ldr	r3, [r3, #0]
 81041ae:	695b      	ldr	r3, [r3, #20]
 81041b0:	f003 0301 	and.w	r3, r3, #1
 81041b4:	2b01      	cmp	r3, #1
 81041b6:	d118      	bne.n	81041ea <HAL_SPI_TransmitReceive+0x33e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81041b8:	68fb      	ldr	r3, [r7, #12]
 81041ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81041bc:	6a3a      	ldr	r2, [r7, #32]
 81041be:	8812      	ldrh	r2, [r2, #0]
 81041c0:	b292      	uxth	r2, r2
 81041c2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81041c4:	68fb      	ldr	r3, [r7, #12]
 81041c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81041c8:	1c9a      	adds	r2, r3, #2
 81041ca:	68fb      	ldr	r3, [r7, #12]
 81041cc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 81041ce:	68fb      	ldr	r3, [r7, #12]
 81041d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81041d4:	b29b      	uxth	r3, r3
 81041d6:	3b01      	subs	r3, #1
 81041d8:	b29a      	uxth	r2, r3
 81041da:	68fb      	ldr	r3, [r7, #12]
 81041dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 81041e0:	68fb      	ldr	r3, [r7, #12]
 81041e2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 81041e6:	853b      	strh	r3, [r7, #40]	@ 0x28
 81041e8:	e071      	b.n	81042ce <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 81041ea:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 81041ec:	8bfb      	ldrh	r3, [r7, #30]
 81041ee:	429a      	cmp	r2, r3
 81041f0:	d228      	bcs.n	8104244 <HAL_SPI_TransmitReceive+0x398>
 81041f2:	697b      	ldr	r3, [r7, #20]
 81041f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81041f8:	2b00      	cmp	r3, #0
 81041fa:	d023      	beq.n	8104244 <HAL_SPI_TransmitReceive+0x398>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81041fc:	68fb      	ldr	r3, [r7, #12]
 81041fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104200:	6a3a      	ldr	r2, [r7, #32]
 8104202:	8812      	ldrh	r2, [r2, #0]
 8104204:	b292      	uxth	r2, r2
 8104206:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104208:	68fb      	ldr	r3, [r7, #12]
 810420a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810420c:	1c9a      	adds	r2, r3, #2
 810420e:	68fb      	ldr	r3, [r7, #12]
 8104210:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104212:	68fb      	ldr	r3, [r7, #12]
 8104214:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104216:	6a3a      	ldr	r2, [r7, #32]
 8104218:	8812      	ldrh	r2, [r2, #0]
 810421a:	b292      	uxth	r2, r2
 810421c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810421e:	68fb      	ldr	r3, [r7, #12]
 8104220:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104222:	1c9a      	adds	r2, r3, #2
 8104224:	68fb      	ldr	r3, [r7, #12]
 8104226:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8104228:	68fb      	ldr	r3, [r7, #12]
 810422a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810422e:	b29b      	uxth	r3, r3
 8104230:	3b02      	subs	r3, #2
 8104232:	b29a      	uxth	r2, r3
 8104234:	68fb      	ldr	r3, [r7, #12]
 8104236:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810423a:	68fb      	ldr	r3, [r7, #12]
 810423c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104240:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104242:	e044      	b.n	81042ce <HAL_SPI_TransmitReceive+0x422>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8104244:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104246:	2b01      	cmp	r3, #1
 8104248:	d11d      	bne.n	8104286 <HAL_SPI_TransmitReceive+0x3da>
 810424a:	697b      	ldr	r3, [r7, #20]
 810424c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8104250:	2b00      	cmp	r3, #0
 8104252:	d018      	beq.n	8104286 <HAL_SPI_TransmitReceive+0x3da>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104254:	68fb      	ldr	r3, [r7, #12]
 8104256:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104258:	6a3a      	ldr	r2, [r7, #32]
 810425a:	8812      	ldrh	r2, [r2, #0]
 810425c:	b292      	uxth	r2, r2
 810425e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8104260:	68fb      	ldr	r3, [r7, #12]
 8104262:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104264:	1c9a      	adds	r2, r3, #2
 8104266:	68fb      	ldr	r3, [r7, #12]
 8104268:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810426a:	68fb      	ldr	r3, [r7, #12]
 810426c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104270:	b29b      	uxth	r3, r3
 8104272:	3b01      	subs	r3, #1
 8104274:	b29a      	uxth	r2, r3
 8104276:	68fb      	ldr	r3, [r7, #12]
 8104278:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810427c:	68fb      	ldr	r3, [r7, #12]
 810427e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104282:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104284:	e023      	b.n	81042ce <HAL_SPI_TransmitReceive+0x422>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104286:	f7fd f803 	bl	8101290 <HAL_GetTick>
 810428a:	4602      	mov	r2, r0
 810428c:	69bb      	ldr	r3, [r7, #24]
 810428e:	1ad3      	subs	r3, r2, r3
 8104290:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8104292:	429a      	cmp	r2, r3
 8104294:	d803      	bhi.n	810429e <HAL_SPI_TransmitReceive+0x3f2>
 8104296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104298:	f1b3 3fff 	cmp.w	r3, #4294967295
 810429c:	d102      	bne.n	81042a4 <HAL_SPI_TransmitReceive+0x3f8>
 810429e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81042a0:	2b00      	cmp	r3, #0
 81042a2:	d114      	bne.n	81042ce <HAL_SPI_TransmitReceive+0x422>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 81042a4:	68f8      	ldr	r0, [r7, #12]
 81042a6:	f000 f939 	bl	810451c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81042aa:	68fb      	ldr	r3, [r7, #12]
 81042ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81042b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 81042b4:	68fb      	ldr	r3, [r7, #12]
 81042b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 81042ba:	68fb      	ldr	r3, [r7, #12]
 81042bc:	2201      	movs	r2, #1
 81042be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 81042c2:	68fb      	ldr	r3, [r7, #12]
 81042c4:	2200      	movs	r2, #0
 81042c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 81042ca:	2303      	movs	r3, #3
 81042cc:	e121      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81042ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 81042d0:	2b00      	cmp	r3, #0
 81042d2:	f47f af3b 	bne.w	810414c <HAL_SPI_TransmitReceive+0x2a0>
 81042d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81042d8:	2b00      	cmp	r3, #0
 81042da:	f47f af37 	bne.w	810414c <HAL_SPI_TransmitReceive+0x2a0>
 81042de:	e0f2      	b.n	81044c6 <HAL_SPI_TransmitReceive+0x61a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 81042e0:	68fb      	ldr	r3, [r7, #12]
 81042e2:	681b      	ldr	r3, [r3, #0]
 81042e4:	695b      	ldr	r3, [r3, #20]
 81042e6:	f003 0302 	and.w	r3, r3, #2
 81042ea:	2b02      	cmp	r3, #2
 81042ec:	d121      	bne.n	8104332 <HAL_SPI_TransmitReceive+0x486>
 81042ee:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 81042f0:	2b00      	cmp	r3, #0
 81042f2:	d01e      	beq.n	8104332 <HAL_SPI_TransmitReceive+0x486>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 81042f4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 81042f6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 81042f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 81042fa:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 81042fc:	429a      	cmp	r2, r3
 81042fe:	d218      	bcs.n	8104332 <HAL_SPI_TransmitReceive+0x486>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8104300:	68fb      	ldr	r3, [r7, #12]
 8104302:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8104304:	68fb      	ldr	r3, [r7, #12]
 8104306:	681b      	ldr	r3, [r3, #0]
 8104308:	3320      	adds	r3, #32
 810430a:	7812      	ldrb	r2, [r2, #0]
 810430c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 810430e:	68fb      	ldr	r3, [r7, #12]
 8104310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104312:	1c5a      	adds	r2, r3, #1
 8104314:	68fb      	ldr	r3, [r7, #12]
 8104316:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8104318:	68fb      	ldr	r3, [r7, #12]
 810431a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 810431e:	b29b      	uxth	r3, r3
 8104320:	3b01      	subs	r3, #1
 8104322:	b29a      	uxth	r2, r3
 8104324:	68fb      	ldr	r3, [r7, #12]
 8104326:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810432a:	68fb      	ldr	r3, [r7, #12]
 810432c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8104330:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8104332:	68fb      	ldr	r3, [r7, #12]
 8104334:	681b      	ldr	r3, [r3, #0]
 8104336:	695b      	ldr	r3, [r3, #20]
 8104338:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 810433a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 810433c:	2b00      	cmp	r3, #0
 810433e:	f000 80ba 	beq.w	81044b6 <HAL_SPI_TransmitReceive+0x60a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8104342:	68fb      	ldr	r3, [r7, #12]
 8104344:	681b      	ldr	r3, [r3, #0]
 8104346:	695b      	ldr	r3, [r3, #20]
 8104348:	f003 0301 	and.w	r3, r3, #1
 810434c:	2b01      	cmp	r3, #1
 810434e:	d11b      	bne.n	8104388 <HAL_SPI_TransmitReceive+0x4dc>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104350:	68fb      	ldr	r3, [r7, #12]
 8104352:	681b      	ldr	r3, [r3, #0]
 8104354:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8104358:	68fb      	ldr	r3, [r7, #12]
 810435a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810435c:	7812      	ldrb	r2, [r2, #0]
 810435e:	b2d2      	uxtb	r2, r2
 8104360:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104362:	68fb      	ldr	r3, [r7, #12]
 8104364:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104366:	1c5a      	adds	r2, r3, #1
 8104368:	68fb      	ldr	r3, [r7, #12]
 810436a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 810436c:	68fb      	ldr	r3, [r7, #12]
 810436e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104372:	b29b      	uxth	r3, r3
 8104374:	3b01      	subs	r3, #1
 8104376:	b29a      	uxth	r2, r3
 8104378:	68fb      	ldr	r3, [r7, #12]
 810437a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810437e:	68fb      	ldr	r3, [r7, #12]
 8104380:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104384:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104386:	e096      	b.n	81044b6 <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8104388:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 810438a:	8bfb      	ldrh	r3, [r7, #30]
 810438c:	429a      	cmp	r2, r3
 810438e:	d24a      	bcs.n	8104426 <HAL_SPI_TransmitReceive+0x57a>
 8104390:	697b      	ldr	r3, [r7, #20]
 8104392:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104396:	2b00      	cmp	r3, #0
 8104398:	d045      	beq.n	8104426 <HAL_SPI_TransmitReceive+0x57a>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810439a:	68fb      	ldr	r3, [r7, #12]
 810439c:	681b      	ldr	r3, [r3, #0]
 810439e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81043a2:	68fb      	ldr	r3, [r7, #12]
 81043a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043a6:	7812      	ldrb	r2, [r2, #0]
 81043a8:	b2d2      	uxtb	r2, r2
 81043aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81043ac:	68fb      	ldr	r3, [r7, #12]
 81043ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043b0:	1c5a      	adds	r2, r3, #1
 81043b2:	68fb      	ldr	r3, [r7, #12]
 81043b4:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81043b6:	68fb      	ldr	r3, [r7, #12]
 81043b8:	681b      	ldr	r3, [r3, #0]
 81043ba:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81043be:	68fb      	ldr	r3, [r7, #12]
 81043c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043c2:	7812      	ldrb	r2, [r2, #0]
 81043c4:	b2d2      	uxtb	r2, r2
 81043c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81043c8:	68fb      	ldr	r3, [r7, #12]
 81043ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043cc:	1c5a      	adds	r2, r3, #1
 81043ce:	68fb      	ldr	r3, [r7, #12]
 81043d0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81043d2:	68fb      	ldr	r3, [r7, #12]
 81043d4:	681b      	ldr	r3, [r3, #0]
 81043d6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81043da:	68fb      	ldr	r3, [r7, #12]
 81043dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043de:	7812      	ldrb	r2, [r2, #0]
 81043e0:	b2d2      	uxtb	r2, r2
 81043e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81043e4:	68fb      	ldr	r3, [r7, #12]
 81043e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043e8:	1c5a      	adds	r2, r3, #1
 81043ea:	68fb      	ldr	r3, [r7, #12]
 81043ec:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81043ee:	68fb      	ldr	r3, [r7, #12]
 81043f0:	681b      	ldr	r3, [r3, #0]
 81043f2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 81043f6:	68fb      	ldr	r3, [r7, #12]
 81043f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81043fa:	7812      	ldrb	r2, [r2, #0]
 81043fc:	b2d2      	uxtb	r2, r2
 81043fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104400:	68fb      	ldr	r3, [r7, #12]
 8104402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104404:	1c5a      	adds	r2, r3, #1
 8104406:	68fb      	ldr	r3, [r7, #12]
 8104408:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 810440a:	68fb      	ldr	r3, [r7, #12]
 810440c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104410:	b29b      	uxth	r3, r3
 8104412:	3b04      	subs	r3, #4
 8104414:	b29a      	uxth	r2, r3
 8104416:	68fb      	ldr	r3, [r7, #12]
 8104418:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 810441c:	68fb      	ldr	r3, [r7, #12]
 810441e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104422:	853b      	strh	r3, [r7, #40]	@ 0x28
 8104424:	e047      	b.n	81044b6 <HAL_SPI_TransmitReceive+0x60a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8104426:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8104428:	2b03      	cmp	r3, #3
 810442a:	d820      	bhi.n	810446e <HAL_SPI_TransmitReceive+0x5c2>
 810442c:	697b      	ldr	r3, [r7, #20]
 810442e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8104432:	2b00      	cmp	r3, #0
 8104434:	d01b      	beq.n	810446e <HAL_SPI_TransmitReceive+0x5c2>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8104436:	68fb      	ldr	r3, [r7, #12]
 8104438:	681b      	ldr	r3, [r3, #0]
 810443a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 810443e:	68fb      	ldr	r3, [r7, #12]
 8104440:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8104442:	7812      	ldrb	r2, [r2, #0]
 8104444:	b2d2      	uxtb	r2, r2
 8104446:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8104448:	68fb      	ldr	r3, [r7, #12]
 810444a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810444c:	1c5a      	adds	r2, r3, #1
 810444e:	68fb      	ldr	r3, [r7, #12]
 8104450:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8104452:	68fb      	ldr	r3, [r7, #12]
 8104454:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8104458:	b29b      	uxth	r3, r3
 810445a:	3b01      	subs	r3, #1
 810445c:	b29a      	uxth	r2, r3
 810445e:	68fb      	ldr	r3, [r7, #12]
 8104460:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8104464:	68fb      	ldr	r3, [r7, #12]
 8104466:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 810446a:	853b      	strh	r3, [r7, #40]	@ 0x28
 810446c:	e023      	b.n	81044b6 <HAL_SPI_TransmitReceive+0x60a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810446e:	f7fc ff0f 	bl	8101290 <HAL_GetTick>
 8104472:	4602      	mov	r2, r0
 8104474:	69bb      	ldr	r3, [r7, #24]
 8104476:	1ad3      	subs	r3, r2, r3
 8104478:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810447a:	429a      	cmp	r2, r3
 810447c:	d803      	bhi.n	8104486 <HAL_SPI_TransmitReceive+0x5da>
 810447e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104484:	d102      	bne.n	810448c <HAL_SPI_TransmitReceive+0x5e0>
 8104486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8104488:	2b00      	cmp	r3, #0
 810448a:	d114      	bne.n	81044b6 <HAL_SPI_TransmitReceive+0x60a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 810448c:	68f8      	ldr	r0, [r7, #12]
 810448e:	f000 f845 	bl	810451c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104492:	68fb      	ldr	r3, [r7, #12]
 8104494:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104498:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 810449c:	68fb      	ldr	r3, [r7, #12]
 810449e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 81044a2:	68fb      	ldr	r3, [r7, #12]
 81044a4:	2201      	movs	r2, #1
 81044a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 81044aa:	68fb      	ldr	r3, [r7, #12]
 81044ac:	2200      	movs	r2, #0
 81044ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 81044b2:	2303      	movs	r3, #3
 81044b4:	e02d      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81044b6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 81044b8:	2b00      	cmp	r3, #0
 81044ba:	f47f af11 	bne.w	81042e0 <HAL_SPI_TransmitReceive+0x434>
 81044be:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 81044c0:	2b00      	cmp	r3, #0
 81044c2:	f47f af0d 	bne.w	81042e0 <HAL_SPI_TransmitReceive+0x434>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 81044c6:	69bb      	ldr	r3, [r7, #24]
 81044c8:	9300      	str	r3, [sp, #0]
 81044ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81044cc:	2200      	movs	r2, #0
 81044ce:	2108      	movs	r1, #8
 81044d0:	68f8      	ldr	r0, [r7, #12]
 81044d2:	f000 f8c3 	bl	810465c <SPI_WaitOnFlagUntilTimeout>
 81044d6:	4603      	mov	r3, r0
 81044d8:	2b00      	cmp	r3, #0
 81044da:	d007      	beq.n	81044ec <HAL_SPI_TransmitReceive+0x640>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 81044dc:	68fb      	ldr	r3, [r7, #12]
 81044de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81044e2:	f043 0220 	orr.w	r2, r3, #32
 81044e6:	68fb      	ldr	r3, [r7, #12]
 81044e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 81044ec:	68f8      	ldr	r0, [r7, #12]
 81044ee:	f000 f815 	bl	810451c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 81044f2:	68fb      	ldr	r3, [r7, #12]
 81044f4:	2201      	movs	r2, #1
 81044f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 81044fa:	68fb      	ldr	r3, [r7, #12]
 81044fc:	2200      	movs	r2, #0
 81044fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8104502:	68fb      	ldr	r3, [r7, #12]
 8104504:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104508:	2b00      	cmp	r3, #0
 810450a:	d001      	beq.n	8104510 <HAL_SPI_TransmitReceive+0x664>
  {
    return HAL_ERROR;
 810450c:	2301      	movs	r3, #1
 810450e:	e000      	b.n	8104512 <HAL_SPI_TransmitReceive+0x666>
  }
  else
  {
    return HAL_OK;
 8104510:	2300      	movs	r3, #0
  }
}
 8104512:	4618      	mov	r0, r3
 8104514:	3730      	adds	r7, #48	@ 0x30
 8104516:	46bd      	mov	sp, r7
 8104518:	bd80      	pop	{r7, pc}
 810451a:	bf00      	nop

0810451c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 810451c:	b480      	push	{r7}
 810451e:	b085      	sub	sp, #20
 8104520:	af00      	add	r7, sp, #0
 8104522:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8104524:	687b      	ldr	r3, [r7, #4]
 8104526:	681b      	ldr	r3, [r3, #0]
 8104528:	695b      	ldr	r3, [r3, #20]
 810452a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810452c:	687b      	ldr	r3, [r7, #4]
 810452e:	681b      	ldr	r3, [r3, #0]
 8104530:	699a      	ldr	r2, [r3, #24]
 8104532:	687b      	ldr	r3, [r7, #4]
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	f042 0208 	orr.w	r2, r2, #8
 810453a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 810453c:	687b      	ldr	r3, [r7, #4]
 810453e:	681b      	ldr	r3, [r3, #0]
 8104540:	699a      	ldr	r2, [r3, #24]
 8104542:	687b      	ldr	r3, [r7, #4]
 8104544:	681b      	ldr	r3, [r3, #0]
 8104546:	f042 0210 	orr.w	r2, r2, #16
 810454a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 810454c:	687b      	ldr	r3, [r7, #4]
 810454e:	681b      	ldr	r3, [r3, #0]
 8104550:	681a      	ldr	r2, [r3, #0]
 8104552:	687b      	ldr	r3, [r7, #4]
 8104554:	681b      	ldr	r3, [r3, #0]
 8104556:	f022 0201 	bic.w	r2, r2, #1
 810455a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 810455c:	687b      	ldr	r3, [r7, #4]
 810455e:	681b      	ldr	r3, [r3, #0]
 8104560:	691b      	ldr	r3, [r3, #16]
 8104562:	687a      	ldr	r2, [r7, #4]
 8104564:	6812      	ldr	r2, [r2, #0]
 8104566:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 810456a:	f023 0303 	bic.w	r3, r3, #3
 810456e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8104570:	687b      	ldr	r3, [r7, #4]
 8104572:	681b      	ldr	r3, [r3, #0]
 8104574:	689a      	ldr	r2, [r3, #8]
 8104576:	687b      	ldr	r3, [r7, #4]
 8104578:	681b      	ldr	r3, [r3, #0]
 810457a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 810457e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8104580:	687b      	ldr	r3, [r7, #4]
 8104582:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8104586:	b2db      	uxtb	r3, r3
 8104588:	2b04      	cmp	r3, #4
 810458a:	d014      	beq.n	81045b6 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 810458c:	68fb      	ldr	r3, [r7, #12]
 810458e:	f003 0320 	and.w	r3, r3, #32
 8104592:	2b00      	cmp	r3, #0
 8104594:	d00f      	beq.n	81045b6 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8104596:	687b      	ldr	r3, [r7, #4]
 8104598:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 810459c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 81045a0:	687b      	ldr	r3, [r7, #4]
 81045a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81045a6:	687b      	ldr	r3, [r7, #4]
 81045a8:	681b      	ldr	r3, [r3, #0]
 81045aa:	699a      	ldr	r2, [r3, #24]
 81045ac:	687b      	ldr	r3, [r7, #4]
 81045ae:	681b      	ldr	r3, [r3, #0]
 81045b0:	f042 0220 	orr.w	r2, r2, #32
 81045b4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81045b6:	687b      	ldr	r3, [r7, #4]
 81045b8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 81045bc:	b2db      	uxtb	r3, r3
 81045be:	2b03      	cmp	r3, #3
 81045c0:	d014      	beq.n	81045ec <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 81045c2:	68fb      	ldr	r3, [r7, #12]
 81045c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81045c8:	2b00      	cmp	r3, #0
 81045ca:	d00f      	beq.n	81045ec <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81045cc:	687b      	ldr	r3, [r7, #4]
 81045ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81045d2:	f043 0204 	orr.w	r2, r3, #4
 81045d6:	687b      	ldr	r3, [r7, #4]
 81045d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81045dc:	687b      	ldr	r3, [r7, #4]
 81045de:	681b      	ldr	r3, [r3, #0]
 81045e0:	699a      	ldr	r2, [r3, #24]
 81045e2:	687b      	ldr	r3, [r7, #4]
 81045e4:	681b      	ldr	r3, [r3, #0]
 81045e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 81045ea:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 81045ec:	68fb      	ldr	r3, [r7, #12]
 81045ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81045f2:	2b00      	cmp	r3, #0
 81045f4:	d00f      	beq.n	8104616 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 81045f6:	687b      	ldr	r3, [r7, #4]
 81045f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81045fc:	f043 0201 	orr.w	r2, r3, #1
 8104600:	687b      	ldr	r3, [r7, #4]
 8104602:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8104606:	687b      	ldr	r3, [r7, #4]
 8104608:	681b      	ldr	r3, [r3, #0]
 810460a:	699a      	ldr	r2, [r3, #24]
 810460c:	687b      	ldr	r3, [r7, #4]
 810460e:	681b      	ldr	r3, [r3, #0]
 8104610:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8104614:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8104616:	68fb      	ldr	r3, [r7, #12]
 8104618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810461c:	2b00      	cmp	r3, #0
 810461e:	d00f      	beq.n	8104640 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8104620:	687b      	ldr	r3, [r7, #4]
 8104622:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8104626:	f043 0208 	orr.w	r2, r3, #8
 810462a:	687b      	ldr	r3, [r7, #4]
 810462c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8104630:	687b      	ldr	r3, [r7, #4]
 8104632:	681b      	ldr	r3, [r3, #0]
 8104634:	699a      	ldr	r2, [r3, #24]
 8104636:	687b      	ldr	r3, [r7, #4]
 8104638:	681b      	ldr	r3, [r3, #0]
 810463a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810463e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8104640:	687b      	ldr	r3, [r7, #4]
 8104642:	2200      	movs	r2, #0
 8104644:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8104648:	687b      	ldr	r3, [r7, #4]
 810464a:	2200      	movs	r2, #0
 810464c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8104650:	bf00      	nop
 8104652:	3714      	adds	r7, #20
 8104654:	46bd      	mov	sp, r7
 8104656:	f85d 7b04 	ldr.w	r7, [sp], #4
 810465a:	4770      	bx	lr

0810465c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 810465c:	b580      	push	{r7, lr}
 810465e:	b084      	sub	sp, #16
 8104660:	af00      	add	r7, sp, #0
 8104662:	60f8      	str	r0, [r7, #12]
 8104664:	60b9      	str	r1, [r7, #8]
 8104666:	603b      	str	r3, [r7, #0]
 8104668:	4613      	mov	r3, r2
 810466a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 810466c:	e010      	b.n	8104690 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810466e:	f7fc fe0f 	bl	8101290 <HAL_GetTick>
 8104672:	4602      	mov	r2, r0
 8104674:	69bb      	ldr	r3, [r7, #24]
 8104676:	1ad3      	subs	r3, r2, r3
 8104678:	683a      	ldr	r2, [r7, #0]
 810467a:	429a      	cmp	r2, r3
 810467c:	d803      	bhi.n	8104686 <SPI_WaitOnFlagUntilTimeout+0x2a>
 810467e:	683b      	ldr	r3, [r7, #0]
 8104680:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104684:	d102      	bne.n	810468c <SPI_WaitOnFlagUntilTimeout+0x30>
 8104686:	683b      	ldr	r3, [r7, #0]
 8104688:	2b00      	cmp	r3, #0
 810468a:	d101      	bne.n	8104690 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 810468c:	2303      	movs	r3, #3
 810468e:	e00f      	b.n	81046b0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104690:	68fb      	ldr	r3, [r7, #12]
 8104692:	681b      	ldr	r3, [r3, #0]
 8104694:	695a      	ldr	r2, [r3, #20]
 8104696:	68bb      	ldr	r3, [r7, #8]
 8104698:	4013      	ands	r3, r2
 810469a:	68ba      	ldr	r2, [r7, #8]
 810469c:	429a      	cmp	r2, r3
 810469e:	bf0c      	ite	eq
 81046a0:	2301      	moveq	r3, #1
 81046a2:	2300      	movne	r3, #0
 81046a4:	b2db      	uxtb	r3, r3
 81046a6:	461a      	mov	r2, r3
 81046a8:	79fb      	ldrb	r3, [r7, #7]
 81046aa:	429a      	cmp	r2, r3
 81046ac:	d0df      	beq.n	810466e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 81046ae:	2300      	movs	r3, #0
}
 81046b0:	4618      	mov	r0, r3
 81046b2:	3710      	adds	r7, #16
 81046b4:	46bd      	mov	sp, r7
 81046b6:	bd80      	pop	{r7, pc}

081046b8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 81046b8:	b480      	push	{r7}
 81046ba:	b085      	sub	sp, #20
 81046bc:	af00      	add	r7, sp, #0
 81046be:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 81046c0:	687b      	ldr	r3, [r7, #4]
 81046c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81046c4:	095b      	lsrs	r3, r3, #5
 81046c6:	3301      	adds	r3, #1
 81046c8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	68db      	ldr	r3, [r3, #12]
 81046ce:	3301      	adds	r3, #1
 81046d0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81046d2:	68bb      	ldr	r3, [r7, #8]
 81046d4:	3307      	adds	r3, #7
 81046d6:	08db      	lsrs	r3, r3, #3
 81046d8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81046da:	68bb      	ldr	r3, [r7, #8]
 81046dc:	68fa      	ldr	r2, [r7, #12]
 81046de:	fb02 f303 	mul.w	r3, r2, r3
}
 81046e2:	4618      	mov	r0, r3
 81046e4:	3714      	adds	r7, #20
 81046e6:	46bd      	mov	sp, r7
 81046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046ec:	4770      	bx	lr

081046ee <memset>:
 81046ee:	4402      	add	r2, r0
 81046f0:	4603      	mov	r3, r0
 81046f2:	4293      	cmp	r3, r2
 81046f4:	d100      	bne.n	81046f8 <memset+0xa>
 81046f6:	4770      	bx	lr
 81046f8:	f803 1b01 	strb.w	r1, [r3], #1
 81046fc:	e7f9      	b.n	81046f2 <memset+0x4>
	...

08104700 <__libc_init_array>:
 8104700:	b570      	push	{r4, r5, r6, lr}
 8104702:	4d0d      	ldr	r5, [pc, #52]	@ (8104738 <__libc_init_array+0x38>)
 8104704:	4c0d      	ldr	r4, [pc, #52]	@ (810473c <__libc_init_array+0x3c>)
 8104706:	1b64      	subs	r4, r4, r5
 8104708:	10a4      	asrs	r4, r4, #2
 810470a:	2600      	movs	r6, #0
 810470c:	42a6      	cmp	r6, r4
 810470e:	d109      	bne.n	8104724 <__libc_init_array+0x24>
 8104710:	4d0b      	ldr	r5, [pc, #44]	@ (8104740 <__libc_init_array+0x40>)
 8104712:	4c0c      	ldr	r4, [pc, #48]	@ (8104744 <__libc_init_array+0x44>)
 8104714:	f000 f818 	bl	8104748 <_init>
 8104718:	1b64      	subs	r4, r4, r5
 810471a:	10a4      	asrs	r4, r4, #2
 810471c:	2600      	movs	r6, #0
 810471e:	42a6      	cmp	r6, r4
 8104720:	d105      	bne.n	810472e <__libc_init_array+0x2e>
 8104722:	bd70      	pop	{r4, r5, r6, pc}
 8104724:	f855 3b04 	ldr.w	r3, [r5], #4
 8104728:	4798      	blx	r3
 810472a:	3601      	adds	r6, #1
 810472c:	e7ee      	b.n	810470c <__libc_init_array+0xc>
 810472e:	f855 3b04 	ldr.w	r3, [r5], #4
 8104732:	4798      	blx	r3
 8104734:	3601      	adds	r6, #1
 8104736:	e7f2      	b.n	810471e <__libc_init_array+0x1e>
 8104738:	08104788 	.word	0x08104788
 810473c:	08104788 	.word	0x08104788
 8104740:	08104788 	.word	0x08104788
 8104744:	0810478c 	.word	0x0810478c

08104748 <_init>:
 8104748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810474a:	bf00      	nop
 810474c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810474e:	bc08      	pop	{r3}
 8104750:	469e      	mov	lr, r3
 8104752:	4770      	bx	lr

08104754 <_fini>:
 8104754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8104756:	bf00      	nop
 8104758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810475a:	bc08      	pop	{r3}
 810475c:	469e      	mov	lr, r3
 810475e:	4770      	bx	lr
