[dram_structure]
protocol = DDR5
bankgroups = 8
banks_per_group = 4 
rows = 65536         # bank_size = rows * column_size = 65536 * 8 KB = 512 MB; per chip: 512 * 32 / 8 = 2 GB 
columns = 2048       # column_size = columns * bus_width = 2048 * 32 bits = 4 KB
device_width = 4     # Each memory location stores 8 bits (device width). 
BL = 16              # Burst length * bus_width = 16 * 32 bits = 64 bytes
refchunks = 8192

[system]
channel_size = 16384 # bank_size * bankgroups * banks_per_group = 512 MB * 8 * 4 = 16 GB
channels = 2         # dram_size = channel_size * channels = 32 GB
bus_width = 32
address_mapping = rohirababgchlo
mop_size = 4
queue_structure = PER_BANK
refresh_policy = BANKSET_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 32 
trans_queue_size = 32

[timing]
tCK = 0.333
AL = 0
CL = 42 # DDR5-6000AN
CWL = 40 # CL-2 according to MICRON DDR5 SDRAM datasheet Table 364
tRCD = 42 # DDR5-6000AN Table 364
tRP = 42 # DDR5-6000AN Table 364
tRAS = 96 # DDR5-4800B 32ns Table 364
tWR = 90 # from DDR5 manual 30ns, Table 452
tRTP = 23 # from DDR5 manual 7.5ns, Table 452
tRFCsb = 660
tREFIsb = 5850
tRRD_S = 8 # Table 452
tRRD_L = 15 # Table 452
tCCD_S = 8 # wrong, not used in DDR5, from DDR4, see Table 452
tCCD_L = 15 # wrong, not used in DDR5, from DDR4, see Table 452
tWTR_L = 30 # (CWL+WBL/2+tWR-tRTP = 54, CWL+WBL/2+10ns)
tWTR_S = 8 # CWL+WBL/2 + 2.5ns
tFAW = 32 # 10.66ns, Table 452
tCKE = 8 # not used in dramsim3
tCKESR = 13 # tCSH_SRexit, SR
tXS = 660  # tRFC, SR
tXP = 23 # from DDR5 manual PD, 7.5ns
tRTRS = 2 # 1.5 tCKÂ 

[power]
VDD = 1.1 #didn't model 
IDD0 = 103
IPP0 = 8
IDD2P = 88
IDD2N = 92
IDD3P = 140
IDD3N = 142
IDD4W = 345
IDD4R = 318
IDD5AB = 522
IDD5PB = 284
IDD6x = 99

[rfm]
rfm_mode = 0
raaimt = 16
raammt = 48
rfm_raa_decrement = 16
ref_raa_decrement = 16
tRFM = 840

[alert]
alert_mode = 0
tABO_act = 432 # 180 ns
ABO_delay_acts = 1
tABO_PW = 640

[drfm]
drfm_mode = 2
drfm_policy = 1
drfm_qsize = 2
drfm_qth = 20
tDRFMb = 720
tDRFMsb = 858
tDRFMab = 840

[dream]
dream_mode = 0

[mint]
mint_mode = 1
mint_window = 24

[para]
para_mode = 0
para_prob = 0.04

[graphene]
graphene_mode = 0
graphene_th = 250

[other]
epoch_period = 100000000
output_level = 1
output_prefix = DDR5_baseline
