# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling interface tb_ifc
# -- Compiling package instr_register_test_sv_unit
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +nowarnTSCALE +numberOfTransactions=4 -sva -nocoverage -quiet -sv_seed 12332 -novopt top 
# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing D:\Facultate\AnIV-Sem2\TSC\Laborator\tema2\sim\work.instr_register_pkg
# Refreshing D:\Facultate\AnIV-Sem2\TSC\Laborator\tema2\sim\work.top
# Refreshing D:\Facultate\AnIV-Sem2\TSC\Laborator\tema2\sim\work.tb_ifc
# Refreshing D:\Facultate\AnIV-Sem2\TSC\Laborator\tema2\sim\work.instr_register_test_sv_unit
# Refreshing D:\Facultate\AnIV-Sem2\TSC\Laborator\tema2\sim\work.instr_register_test
# Refreshing D:\Facultate\AnIV-Sem2\TSC\Laborator\tema2\sim\work.instr_register
# ** Warning: (vsim-8441) ../lab01_testbench-interface/First_test.sv(87): Clocking block output lab2_if.cb.opcode is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/First_test.sv(88): Clocking block output lab2_if.cb.operand_a is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/First_test.sv(89): Clocking block output lab2_if.cb.operand_b is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/First_test.sv(86): Clocking block output lab2_if.cb.write_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# ** Warning: (vsim-8441) ../lab01_testbench-interface/First_test.sv(93): Clocking block output lab2_if.cb.read_pointer is not legal in this
# or another expression.
#         Region: /instr_register_test_sv_unit
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# First header
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   lab2_if.opcode = 7 (MOD)
#   lab2_if.operand_a = 7
#   lab2_if.operand_b = 4
# 
# Writing to register location 1: 
#   lab2_if.opcode = 4 (SUB)
#   lab2_if.operand_a = 0
#   lab2_if.operand_b = 3
# 
# Writing to register location 2: 
#   lab2_if.opcode = 0 (ZERO)
#   lab2_if.operand_a = 11
#   lab2_if.operand_b = 10
# 
# Writing to register location 3: 
#   lab2_if.opcode = 6 (DIV)
#   lab2_if.operand_a = 3
#   lab2_if.operand_b = 12
# 
# Writing to register location 4: 
#   lab2_if.opcode = 3 (ADD)
#   lab2_if.operand_a = 10
#   lab2_if.operand_b = 1
# 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   lab2_if.opcode = 7 (MOD)
#   lab2_if.operand_a = 7
#   lab2_if.operand_b = 4
#   lab2_if.result    = 3
# 
# Read from register location 1: 
#   lab2_if.opcode = 4 (SUB)
#   lab2_if.operand_a = 0
#   lab2_if.operand_b = 3
#   lab2_if.result    = -3
# 
# Read from register location 2: 
#   lab2_if.opcode = 0 (ZERO)
#   lab2_if.operand_a = 11
#   lab2_if.operand_b = 10
#   lab2_if.result    = 0
# 
# Read from register location 3: 
#   lab2_if.opcode = 6 (DIV)
#   lab2_if.operand_a = 3
#   lab2_if.operand_b = 12
#   lab2_if.result    = 0
# 
# Read from register location 4: 
#   lab2_if.opcode = 3 (ADD)
#   lab2_if.operand_a = 10
#   lab2_if.operand_b = 1
#   lab2_if.result    = 11
# 
# Read from register location 5: 
#   lab2_if.opcode = 0 (ZERO)
#   lab2_if.operand_a = 0
#   lab2_if.operand_b = 0
#   lab2_if.result    = 0
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# Test passed
# ** Note: $finish    : ../lab01_testbench-interface/First_test.sv(66)
#    Time: 130 ps  Iteration: 2  Instance: /top/test
