<!--
==============================================================================

  @file msmhwioplat.xml
  @brief Auto-generated QuRT HWIO memsection XML file.

  ============================================================================

  Copyright (c) 2016 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.
  ============================================================================

  $Header: $
  $DateTime: $
  $Author: $

==============================================================================
-->

  <memsection virt_addr="0xe0000000" phys_addr="0x00100000" size="0x00100000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- CLK_CTL_BASE -->
  <memsection virt_addr="0xe0100000" phys_addr="0x00200000" size="0x00100000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- RPM_BASE -->
  <memsection virt_addr="0xe0220000" phys_addr="0x00620000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- SPDM_WRAPPER_TOP_BASE -->
  <memsection virt_addr="0xe0370000" phys_addr="0x00770000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- RPM_SS_MSG_RAM_START_ADDRESS_BASE -->
  <memsection virt_addr="0xe0480000" phys_addr="0x00780000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- SECURITY_CONTROL_BASE -->
  <memsection virt_addr="0xe0590000" phys_addr="0x00790000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PRNG_CFG_PRNG_TOP_BASE -->
  <memsection virt_addr="0xe06a0000" phys_addr="0x010a0000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- MPM2_MPM_BASE -->
  <memsection virt_addr="0xe0700000" phys_addr="0x01500000" size="0x00040000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- CONFIG_NOC_WRAPPER_BASE -->
  <memsection virt_addr="0xe0820000" phys_addr="0x01620000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- SYSTEM_NOC_BASE -->
  <memsection virt_addr="0xe0c00000" phys_addr="0x01400000" size="0x00400000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- A2_NOC_AGGRE2_NOC_WRAPPER_BASE -->
  <memsection virt_addr="0xe1000000" phys_addr="0x01f00000" size="0x00100000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- CORE_TOP_CSR_BASE -->
  <memsection virt_addr="0xe2000000" phys_addr="0x03000000" size="0x01000000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- TLMM_BASE -->
  <memsection virt_addr="0xe3000000" phys_addr="0x06000000" size="0x01000000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- QDSS_SOC_DBG_BASE (1 of 2) -->
  <memsection virt_addr="0xe4000000" phys_addr="0x07000000" size="0x01000000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- QDSS_SOC_DBG_BASE (2 of 2) -->
  <memsection virt_addr="0xe5000000" phys_addr="0x08000000" size="0x01000000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PMIC_ARB_BASE (1 of 3) -->
  <memsection virt_addr="0xe6000000" phys_addr="0x09000000" size="0x01000000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PMIC_ARB_BASE (2 of 3) -->
  <memsection virt_addr="0xe7000000" phys_addr="0x0a000000" size="0x01000000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PMIC_ARB_BASE (3 of 3) -->
  <memsection virt_addr="0xe8000000" phys_addr="0x0a800000" size="0x00400000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- USB30_PRIM_BASE -->
  <memsection virt_addr="0xe8400000" phys_addr="0x0c000000" size="0x00004000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PERIPH_SS_PDM_PERPH_WEB_BASE -->
  <memsection virt_addr="0xe8510000" phys_addr="0x0c010000" size="0x00010000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PERIPH_SS_AHB2PHY_WEST_BASE -->
  <memsection virt_addr="0xe8680000" phys_addr="0x0c080000" size="0x00040000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PERIPH_SS_SDC2_SDCC5_TOP_BASE -->
  <memsection virt_addr="0xe87c0000" phys_addr="0x0c0c0000" size="0x00040000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PERIPH_SS_SDC1_SDCC5_TOP_BASE -->
  <memsection virt_addr="0xe8840000" phys_addr="0x0c140000" size="0x00040000" direct="false" attach="rw" cache_policy="uncached"  />  <!-- PERIPH_SS_BLSP1_BLSP_XPU3_BASE -->

