# compile verilog/system verilog design source files
sv xilinx_vip  --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/xlnoc/ip/xlnoc_nps4_0_0/hdl/ip_top/xlnoc_nps4_0_0_nps4.sv" \

sv noc_nps4_v1_0_0  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/noc_nps4_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/xlnoc/ip/xlnoc_nps4_0_0/hdl/ip_top/xlnoc_nps4_0_0.sv" \
"../../../../hbm_module_1.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_0_0/hdl/ip_top/xlnoc_nps6_0_0_nps6.sv" \

sv noc_nps6_v1_0_0  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/noc_nps6_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/xlnoc/ip/xlnoc_nps6_0_0/hdl/ip_top/xlnoc_nps6_0_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/xlnoc/sim/xlnoc.v" \

sv noc_nmu_sim_v1_0_0  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/noc_nmu_sim_v1_0_vl_rfs.sv" \

sv noc_hbm_nmu_sim_v1_0_0  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/noc_hbm_nmu_sim_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv" \

verilog xlconstant_v1_1_9  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/sim/bd_8be5_const_0_0.v" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv" \

sv noc_hbm_v1_0_1  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL_PHY_ONLY.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/BM_HBM_MC.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_dbuf_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_dc_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_dpath_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_refresh_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_txnq_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_pend_fifo_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_farb_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbmmc_na_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/lbus_checker.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbmmc_mc_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_ctrl_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/hbm_bfm_phy_shim.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/BM_HBM_IO_CHNL.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/BM_HPLL.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/cmt_hbm_hpll_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_io_chnl_top_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model/hbm_responder.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_MS.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/BM_IO_MS.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/hbm_io_ms_top_bfm.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/hbm_phy_ms_top_bfm.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/rtl/bd_8be5_MC_hbmc_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/sim/bd_8be5.v" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/sim/design_1_axi_noc_0_0.v" \

sv clk_gen_sim_v1_0_4  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/0c0c/hdl/clk_gen_sim_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_clk_gen_0/hdl/design_1_noc_clk_gen_0.sv" \

verilog axi_infrastructure_v1_1_0  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_33  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_0/sim/design_1_noc_tg_0_axi4_register_slice.v" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_1/sim/design_1_noc_tg_0_axi_register_slice_wronly.v" \

verilog axis_dbg_stub_v1_0_1  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b54f/hdl/axis_dbg_stub_v1_0_rfs.v" \

verilog axis_dbg_sync_v1_0_1  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/7899/hdl/axis_dbg_sync_v1_0_vl_rfs.v" \

sv axis_vio_v1_0_12  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl/axis_vio_v1_0_rfs.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_2/sim/design_1_noc_tg_0_vio.v" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_3/sim/design_1_noc_tg_0_vip_pkg.sv" \

sv axi_vip_v1_1_19  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/8c45/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/ip_3/sim/design_1_noc_tg_0_vip.sv" \

verilog axis_infrastructure_v1_1_1  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

sv axi4stream_vip_v1_1_19  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/51ff/hdl/axi4stream_vip_v1_1_vl_rfs.sv" \

sv perf_axi_tg_v1_0_15  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/axi_data_integrity_checker.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/addr_cls_pkg.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/top_axi_mst_ext_if.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm/top_axis_mst_ext_if.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_tg_top.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_csvsptg_top.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/bfm/design_1_noc_tg_0_top.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_0_syn_top.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/bfm/design_1_noc_tg_0_top_axi_mst.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_reg_space.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_top_axi_stream_sptg.sv" \

sv perf_axi_tg_v1_0_15  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_inst_core.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_rdch_ctrl.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_stream_inst_core.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_stream_sptg.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_wrch_ctrl.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/mem_tg_mode_data_pat_generator.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/axi_rd_wr_err_detect.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/atg_axi_tg_data_prbs.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/atg_axi_tg_prbs_gen.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/atg_axi_tg_data_prbs_seed.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/cfg_reg_rw.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/cnst_id_latency.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/di_check_cnst_id.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/di_check_mult_id.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/incr_id_latency.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/inst_fetch.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/inst_fifo.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/addr_decoder.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/prbs_data_gen.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/prbs_generator_32b.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/reg_space_stream.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/mem_strobe_gen.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/mem_strb_stream_gen.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/trig_in_out_sync.sv" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl/sptg_synchronizer.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_0/sim/design_1_noc_tg_0.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0.sv" \

sv sim_trig_v1_0_13  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/9cb8/hdl/sim_trig_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv" \

sv axi_pmon_v1_0_2  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/3f57/hdl/axi_pmon_v1_0_vl_rfs.sv" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_noc_tg_pmon_0/sim/design_1_noc_tg_pmon_0.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_structure.v" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib  --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/a0b0/hdl/bfm" --include "../../../../hbm_module_1.gen/sim_1/bd/xlnoc/ipshared/3fba/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz_top.v" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/sim/design_1_clk_wiz_0.v" \
"../../../../hbm_module_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../hbm_module_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../hbm_module_1.srcs/sources_1/common/hdl/design_1_wrapper_sim_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
