
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/spec/605.mcf_s-484B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3221265 heartbeat IPC: 3.10437 cumulative IPC: 3.10437 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6473894 heartbeat IPC: 3.07444 cumulative IPC: 3.08933 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9668886 heartbeat IPC: 3.1299 cumulative IPC: 3.10274 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12877118 heartbeat IPC: 3.11698 cumulative IPC: 3.10629 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16104298 heartbeat IPC: 3.09868 cumulative IPC: 3.10476 (Simulation time: 0 hr 2 min 0 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16104299 (Simulation time: 0 hr 2 min 0 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 44260788 heartbeat IPC: 0.355158 cumulative IPC: 0.355158 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 77895995 heartbeat IPC: 0.297307 cumulative IPC: 0.323668 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 112637723 heartbeat IPC: 0.287838 cumulative IPC: 0.310773 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 142821938 heartbeat IPC: 0.331299 cumulative IPC: 0.315662 (Simulation time: 0 hr 5 min 19 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 170193216 heartbeat IPC: 0.365346 cumulative IPC: 0.324488 (Simulation time: 0 hr 6 min 11 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 197779215 heartbeat IPC: 0.362503 cumulative IPC: 0.33026 (Simulation time: 0 hr 7 min 4 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 222596398 heartbeat IPC: 0.402947 cumulative IPC: 0.338996 (Simulation time: 0 hr 7 min 55 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 248493985 heartbeat IPC: 0.386136 cumulative IPC: 0.344249 (Simulation time: 0 hr 8 min 46 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 275840735 heartbeat IPC: 0.365674 cumulative IPC: 0.346505 (Simulation time: 0 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 150000002 cycles: 301083619 heartbeat IPC: 0.396151 cumulative IPC: 0.350903 (Simulation time: 0 hr 10 min 24 sec) 
Heartbeat CPU 0 instructions: 160000001 cycles: 329128564 heartbeat IPC: 0.35657 cumulative IPC: 0.35141 (Simulation time: 0 hr 11 min 10 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 358155662 heartbeat IPC: 0.344506 cumulative IPC: 0.350825 (Simulation time: 0 hr 11 min 52 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 385455444 heartbeat IPC: 0.366303 cumulative IPC: 0.351969 (Simulation time: 0 hr 12 min 31 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 412891421 heartbeat IPC: 0.364485 cumulative IPC: 0.352834 (Simulation time: 0 hr 13 min 8 sec) 
Heartbeat CPU 0 instructions: 200000001 cycles: 444492419 heartbeat IPC: 0.316446 cumulative IPC: 0.35015 (Simulation time: 0 hr 13 min 50 sec) 
Heartbeat CPU 0 instructions: 210000002 cycles: 478788684 heartbeat IPC: 0.291577 cumulative IPC: 0.345808 (Simulation time: 0 hr 14 min 32 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 504738427 heartbeat IPC: 0.38536 cumulative IPC: 0.347909 (Simulation time: 0 hr 15 min 10 sec) 
Heartbeat CPU 0 instructions: 230000002 cycles: 532501764 heartbeat IPC: 0.360187 cumulative IPC: 0.348569 (Simulation time: 0 hr 15 min 47 sec) 
Heartbeat CPU 0 instructions: 240000000 cycles: 560750002 heartbeat IPC: 0.354004 cumulative IPC: 0.348851 (Simulation time: 0 hr 16 min 25 sec) 
Heartbeat CPU 0 instructions: 250000001 cycles: 591396438 heartbeat IPC: 0.326302 cumulative IPC: 0.347649 (Simulation time: 0 hr 17 min 4 sec) 
Finished CPU 0 instructions: 200000001 cycles: 575292141 cumulative IPC: 0.347649 (Simulation time: 0 hr 17 min 4 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.347649 instructions: 200000001 cycles: 575292141
ITLB TOTAL     ACCESS:   33718240  HIT:   33718240  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   33718240  HIT:   33718240  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   43491346	FORWARD:          0	MERGED:    9773107	TO_CACHE:   33718239

DTLB TOTAL     ACCESS:   52926530  HIT:   52448552  MISS:     477978  HIT %:    99.0969  MISS %:   0.903097   MPKI: 2.38989
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   52926530  HIT:   52448552  MISS:     477978  HIT %:    99.0969  MISS %:   0.903097   MPKI: 2.38989
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 33.5556 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.0123019
DTLB MSHR FULL: 0
DTLB RQ	ACCESS:   93117788	FORWARD:          0	MERGED:   40127645	TO_CACHE:   52990143

STLB TOTAL     ACCESS:    1980509  HIT:    1834500  MISS:     146009  HIT %:    92.6277  MISS %:     7.3723   MPKI: 0.730045
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:     477978  HIT:     331983  MISS:     145995  HIT %:    69.4557  MISS %:    30.5443   MPKI: 0.729975
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1502531  HIT:    1502517  MISS:         14  HIT %:    99.9991  MISS %: 0.000931761   MPKI: 7e-05
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         10  USELESS:          4
STLB USEFUL LOAD PREFETCHES:         10 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:         10 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 80.2579 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.0211022
STLB MSHR FULL: 0
STLB RQ	ACCESS:    4866215	FORWARD:          0	MERGED:    2885706	TO_CACHE:    1980509

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   94498652  HIT:   88426356  MISS:    6072296  HIT %:    93.5742  MISS %:     6.4258   MPKI: 30.3615
L1D Test counter:          0
L1D LOAD      ACCESS:   36299072  HIT:   32542824  MISS:    4168869  HIT %:    89.6519  MISS %:    10.3481   MPKI: 18.7812
L1D RFO       ACCESS:   54889922  HIT:   54396030  MISS:     493892  HIT %:    99.1002  MISS %:   0.899786   MPKI: 2.46946
L1D PREFETCH  ACCESS:    3309658  HIT:    1487502  MISS:    1822156  HIT %:    44.9443  MISS %:    55.0557   MPKI: 9.11078
L1D PREFETCH  REQUESTED:    8783387  ISSUED:    8783387  USEFUL:    1184807  USELESS:     637375
L1D USEFUL LOAD PREFETCHES:    1184807 PREFETCH ISSUED TO LOWER LEVEL:    2519914  ACCURACY: 47.0178
L1D TIMELY PREFETCHES:    1184807 LATE PREFETCHES: 57362 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 6423 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 20.8443 MSHR LATE: 0.28681 PQ LATE: 0.032115 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1879519 DIFFERENT FILL-ORIGIN LEVEL: 640395
L1D AVERAGE MISS LATENCY: 184.356 cycles
L1D AVERAGE MISS LATENCY LOAD: 177.502 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 191.112 cycles
L1D AVERAGE MSHR OCCUPANCY: 1.38151
L1D MSHR FULL: 0.000416346
L1D RQ	ACCESS:   62776974	FORWARD:          0	MERGED:   26009994	TO_CACHE:   36711694
L1D WQ	ACCESS:   57343188	FORWARD:      55286	MERGED:     937094	TO_CACHE:   56406094
L1D PQ	ACCESS:    4395150	FORWARD:          0	MERGED:       6913	TO_CACHE:    4388237

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 5353820
L1D ROI Sum of L1D PQ occupancy: 59074677
L1D PREFETCHES PUSHED FROM L2C: 0
403124: 1
403162: 2
402d96: 6
402dab: 6
41a843: 8
41a9be: 39
402ffb: 39
402c88: 45
402c90: 47
41ac71: 47
41acb6: 47
41d3a0: 47
402e04: 47
41d3c2: 47
402cad: 47
41d3b5: 47
41d375: 47
41a7ae: 47
402c93: 47
402d40: 47
41d3be: 47
402d79: 47
402d9f: 47
41d38c: 47
4030c1: 369
402f72: 507
402f3c: 843
402f85: 892
402fbc: 900
402e18: 908
402fc5: 918
402f40: 962
403039: 28678
40301c: 30133
402dc0: 36717
403012: 72411
402dc7: 322682
403083: 416170
40307e: 455502
402dcb: 516848
402dfb: 710545
402dc3: 1159365
L1I TOTAL     ACCESS:   43491346  HIT:   43491346  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   43491346  HIT:   43491346  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   60731391	FORWARD:          0	MERGED:   17240045	TO_CACHE:   43491346

BTB TOTAL     ACCESS:   19468368  HIT:   19468334  MISS:         34  HIT %:    99.9998  MISS %: 0.000174642   MPKI: 0.00017
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:     976614  HIT:     976608  MISS:          6
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:   18491566  HIT:   18491542  MISS:         24
BTB BRANCH_DIRECT_CALL	ACCESS:         94  HIT:         92  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         94  HIT:         92  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    7996725  HIT:    1831127  MISS:    6165598  HIT %:    22.8985  MISS %:    77.1015   MPKI: 30.828
L2C Test counter:          0
L2C LOAD      ACCESS:    3698869  HIT:     319044  MISS:    3379825  HIT %:    8.62545  MISS %:    91.3746   MPKI: 16.8991
L2C DATA LOAD MPKI: 16.8991
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:     493888  HIT:       4205  MISS:     489683  HIT %:   0.851408  MISS %:    99.1486   MPKI: 2.44841
L2C PREFETCH  ACCESS:    2407520  HIT:     135832  MISS:    2271688  HIT %:    5.64199  MISS %:     94.358   MPKI: 11.3584
L2C DATA PREFETCH MPKI: 11.3584
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    1250083  HIT:    1246854  MISS:       3229  HIT %:    99.7417  MISS %:   0.258303   MPKI: 0.016145
L2C LOAD TRANSLATION ACCESS:     146351  HIT:     125192  MISS:      21159  HIT %:    85.5423  MISS %:    14.4577   MPKI: 0.105795
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:         14  HIT:          0  MISS:         14  HIT %:          0  MISS %:        100   MPKI: 7e-05
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     214222  USELESS:    2058158
L2C USEFUL LOAD PREFETCHES:     214222 PREFETCH ISSUED TO LOWER LEVEL:    2314084  ACCURACY: 9.25731
L2C TIMELY PREFETCHES:     214222 LATE PREFETCHES: 42396 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 16.8991 MSHR LATE: 0.21198 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 569583 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 185.351 cycles
L2C AVERAGE MISS LATENCY LOAD: 180.9 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 189.118 cycles
L2C AVERAGE MSHR OCCUPANCY: 3.69642
L2C MSHR FULL: 0
L2C RQ	ACCESS:    4339142	FORWARD:          0	MERGED:          0	TO_CACHE:    4339122
L2C WQ	ACCESS:    1250083	FORWARD:         20	MERGED:          0	TO_CACHE:    1250083
L2C PQ	ACCESS:    2519914	FORWARD:          0	MERGED:          0	TO_CACHE:    2519914

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 21127
L2C Data Evicting Data 6120093
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 46
L2C Data Evicting Translations 21103
L2C Dense regions hint from L2: 0
403162: 1
402f3c: 1
402ffb: 3
402c88: 4
402dab: 6
402d96: 6
41a843: 8
402e18: 12
4030c1: 25
402f85: 28
402fc5: 28
402f72: 29
402c93: 32
41a9be: 39
41d3b5: 47
41d38c: 47
402c90: 47
41d3be: 47
41ac71: 47
41acb6: 47
41d3a0: 47
402e04: 47
41d3c2: 47
402cad: 47
41d375: 47
41a7ae: 47
402d79: 47
402d40: 47
402d9f: 47
402fbc: 54
402dc0: 9529
403039: 23504
40301c: 24478
403012: 58025
402dc7: 307980
402dcb: 346922
403083: 380732
40307e: 417531
402dfb: 653786
402dc3: 1156357
PSCL5 TOTAL     ACCESS:     146009  HIT:     146009  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:     145995  HIT:     145995  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:     146009  HIT:     146009  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:     145995  HIT:     145995  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:     146009  HIT:     146009  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:     145995  HIT:     145995  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:     146009  HIT:     145556  MISS:        453  HIT %:    99.6897  MISS %:   0.310255   MPKI: 0.002265
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:     145995  HIT:     145542  MISS:        453  HIT %:    99.6897  MISS %:   0.310285   MPKI: 0.002265
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:         14  HIT:         14  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    7330789  HIT:    1175291  MISS:    6155498  HIT %:    16.0323  MISS %:    83.9677   MPKI: 30.7775
LLC Test counter:          0
LLC LOAD      ACCESS:    3337429  HIT:       8155  MISS:    3329274  HIT %:    0.24435  MISS %:    99.7557   MPKI: 16.6464
LLC RFO       ACCESS:     489683  HIT:        111  MISS:     489572  HIT %:  0.0226677  MISS %:    99.9773   MPKI: 2.44786
LLC PREFETCH  ACCESS:    2314084  HIT:         34  MISS:    2314050  HIT %: 0.00146926  MISS %:    99.9985   MPKI: 11.5702
LLC WRITEBACK ACCESS:    1168420  HIT:    1166134  MISS:       2286  HIT %:    99.8044  MISS %:   0.195649   MPKI: 0.01143
LLC LOAD TRANSLATION ACCESS:      21159  HIT:        857  MISS:      20302  HIT %:    4.05029  MISS %:    95.9497   MPKI: 0.10151
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:         14  HIT:          0  MISS:         14  HIT %:          0  MISS %:        100   MPKI: 7e-05
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:    2313127
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:    2314050  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 16.6464 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 155.98 cycles
LLC AVERAGE MISS LATENCY LOAD: 152.187 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 158.638 cycles
LLC AVERAGE MSHR OCCUPANCY: 2.99328
LLC MSHR FULL: 0
LLC RQ	ACCESS:    3848285	FORWARD:          0	MERGED:          0	TO_CACHE:    3848285
LLC WQ	ACCESS:    1168420	FORWARD:          0	MERGED:          0	TO_CACHE:    1168420
LLC PQ	ACCESS:    2314084	FORWARD:          0	MERGED:          0	TO_CACHE:    2314084

LLC Dense regions hint to LLC: 0
402ffb: 2
402cad: 3
402dab: 6
402d96: 6
41a843: 8
402fc5: 19
402f85: 21
402fbc: 21
4030c1: 22
402f72: 25
41a9be: 39
41d3be: 47
41d38c: 47
402d9f: 47
402c90: 47
402d40: 47
41d3b5: 47
402d79: 47
41ac71: 47
41acb6: 47
41a7ae: 47
41d3a0: 47
402e04: 47
41d3c2: 47
41d375: 47
402dc0: 9220
403039: 23187
40301c: 23941
403012: 56509
402dc7: 299944
402dcb: 345538
403083: 378087
40307e: 414542
402dfb: 621372
402dc3: 1156104

RAW hits: 1390546
Loads Generated: 64167520
Loads sent to L1D: 62776974
Stores Generated: 57343186
Stores sent to L1D: 57343188
Major fault: 0 Minor fault: 60491
Allocated PAGES: 60491
Total Load insts: 78206444
Total Non-spec loads: 10117424
Percentage of speculative loads: 87.0632
L1D response latency: 180.255 cycles
Load retirement latency: 292.244 cycles

CPU 0 L1D PC-based stride prefetcher final stats
Degree: 3

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    2603779  ROW_BUFFER_MISS:    3549432
 DBUS_CONGESTED:       6280
 WQ ROW_BUFFER_HIT:     350349  ROW_BUFFER_MISS:     815239  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 183018397
0banks busy for write cycles: 182840
1banks busy for read cycles: 160757123
1banks busy for write cycles: 31424812
2banks busy for read cycles: 47856377
2banks busy for write cycles: 19432817
3banks busy for read cycles: 23698634
3banks busy for write cycles: 12678749
4banks busy for read cycles: 22767826
4banks busy for write cycles: 8160956
5banks busy for read cycles: 16766516
5banks busy for write cycles: 4961789
6banks busy for read cycles: 10264084
6banks busy for write cycles: 3078249
7banks busy for read cycles: 7254127
7banks busy for write cycles: 3090930
8banks busy for read cycles: 6182809
8banks busy for write cycles: 13715107

CPU 0 Branch Prediction Accuracy: 99.1376% MPKI: 0.85602 Average ROB Occupancy at Mispredict: 264.696
Branch types
NOT_BRANCH: 180147904 90.074%
BRANCH_DIRECT_JUMP: 976614 0.488307%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 18875254 9.43763%
BRANCH_DIRECT_CALL: 94 4.7e-05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 94 4.7e-05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 60491
