// Seed: 3727408177
module module_0;
endmodule
module module_1 (
    input uwire id_0
);
  struct packed {logic id_2;} id_3;
  ;
  bit id_4;
  assign id_4 = -1;
  always id_4 <= id_3.id_2;
  localparam id_5 = 1;
  assign id_4 = id_3.id_2 || id_4;
  logic id_6;
  ;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  inout tri id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output supply1 id_10;
  inout wor id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  parameter id_17 = 1;
  assign id_16 = 1'h0;
  assign id_10 = -1;
  assign id_14 = -1;
  assign id_9  = id_7[-1] - id_13;
  wire [-1 : -1] id_18;
  logic id_19;
endmodule
