\doxysection{Referencia de la estructura FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}
\hypertarget{struct_f_m_c___bank3___type_def}{}\label{struct_f_m_c___bank3___type_def}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}


Flexible Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}{PCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}{PMEM}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}{PATT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Flexible Memory Controller Bank3. 

\label{doc-variable-members}
\Hypertarget{struct_f_m_c___bank3___type_def_doc-variable-members}
\doxysubsection{Documentaci칩n de campos}
\Hypertarget{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR}

NAND Flash ECC result registers, Address offset\+: 0x94 \Hypertarget{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PATT@{PATT}}
\index{PATT@{PATT}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT}{PATT}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT}

NAND Flash Attribute memory space timing register, Address offset\+: 0x8C \Hypertarget{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR}

NAND Flash control register, Address offset\+: 0x80 \Hypertarget{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PMEM@{PMEM}}
\index{PMEM@{PMEM}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM}{PMEM}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM}

NAND Flash Common memory space timing register, Address offset\+: 0x88 \Hypertarget{struct_f_m_c___bank3___type_def_a0e5030971ec1bfd3101f83f546493c83}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank3___type_def_a0e5030971ec1bfd3101f83f546493c83} 
uint32\+\_\+t RESERVED}

Reserved, 0x90 \Hypertarget{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

NAND Flash FIFO status and interrupt register, Address offset\+: 0x84 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Matias D/\+Documents/\+Proyecto\+\_\+\+Final/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
