Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:44:19
gem5 executing on mnemosyne.ecn.purdue.edu, pid 961
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b58eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b5cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b68f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b71f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b7af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b03f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b0df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b16f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b1ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b27f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b31f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924b39f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924ac2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924acbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924ad4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924adef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924ae7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924af0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924af9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a83f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a8bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a95f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a9df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924aa6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924ab0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924ab9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a42f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a4af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a54f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a5df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a68f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a70f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a7af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a02f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a0af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a14f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a1cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a26f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a2ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a38f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a40f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249caf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249d3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249ddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249e7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249eff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249f9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924a01f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f692498cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924994f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f692499ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249a6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249aff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f69249b8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924942f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f692494bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924954f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f692495ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924966f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f692496ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924977f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924980f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924909f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6924912f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692491bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69249246a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692492e128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692492eb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69249365f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924940080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924940ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248c8550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248c8f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248d0a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248da4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248daef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248e2978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248ec400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248ece48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248f58d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248fd358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248fdda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924887828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248902b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924890cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924899780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248a3208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248a3c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248ab6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248b5160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248b5ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248bd630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248460b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924846b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924850588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924850fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924858a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248624e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924862f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692486b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924871438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924871e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692487c908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924805390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924805dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692480e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69248182e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924818d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692481f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924829240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924829c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924832710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692483a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692483abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247c4668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247cc0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247ccb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247d45c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247df048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247dfa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247e7518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247e7f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247f19e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247fb470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f69247fbeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6924783940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692478c3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f692478ce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924794780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247949b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924794be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924794e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a0080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a02b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a04e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a0710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a0940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a0b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a0da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247a0fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aa240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aa470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aa6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aa8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aad30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247aaf60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b61d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b6400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b6630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b6860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b6a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b6cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247b6ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924742160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924742390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247425c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f69247427f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924742a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f6924742c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f6924727630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f6924727c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_ferret
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/ferret/cpt.775316131736500
Real time: 196.19s
Total real time: 196.19s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/ferret/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321504711500.  Starting simulation...
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365048.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 775321505365048 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.321505365048  simulated seconds
Real time: 1.07s
Total real time: 197.26s
Dumping and resetting stats...
Switched CPUS @ tick 775321505365048
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 775321505365574.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 775321512593340 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  775.32151259334  simulated seconds
Real time: 13.49s
Total real time: 217.27s
Dumping and resetting stats...
Done with simulation! Completely exiting...
