--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.842 ns
From           : DI[2]
To             : SCOMP:inst8|AC[5]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.494 ns
From           : QUAD_HEX:inst32|HEX_DISP:inst21|latched_hex[3]
To             : HEX6[6]
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.016 ns
From           : PWR_FAIL
To             : LEDR[16]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.494 ns
From           : SW[0]
To             : VEL_CONTROL:inst24|IO_DATA_INT[0]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.279 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : 450.25 MHz ( period = 2.221 ns )
From           : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]
To             : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 6.680 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 30.01 MHz ( period = 33.320 ns )
From           : ODOMETRY:inst25|RPOS[0]
To             : ODOMETRY:inst25|THETA[15]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : 11.256 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : TIMER:inst20|COUNT[9]
To             : SCOMP:inst8|AC[9]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'AUD_DACLR'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 260.01 MHz ( period = 3.846 ns )
From           : DAC_BEEP:inst47|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_5fj:auto_generated|safe_q[1]
To             : DAC_BEEP:inst47|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_3na1:auto_generated|ram_block1a0~porta_address_reg1
From Clock     : AUD_DACLR
To Clock       : AUD_DACLR
Failed Paths   : 0

Type           : Clock Setup: 'AUD_BCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 405.52 MHz ( period = 2.466 ns )
From           : DAC_BEEP:inst47|lpm_shiftreg0:inst34|lpm_shiftreg:lpm_shiftreg_component|dffs[7]
To             : DAC_BEEP:inst47|lpm_shiftreg0:inst34|lpm_shiftreg:lpm_shiftreg_component|dffs[8]
From Clock     : AUD_BCLK
To Clock       : AUD_BCLK
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
Slack          : -1.877 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : I2C_CONTROLLER:inst38|I2C_STATE.IDLE
To             : I2C_CONTROLLER:inst38|TX_BUFF[20]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk0
Failed Paths   : 133

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : SLCD:inst1|LCD_D[6]
To             : SLCD:inst1|LCD_D[6]
From Clock     : altpll0:inst|altpll:altpll_component|_clk1
To Clock       : altpll0:inst|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
Slack          : 0.521 ns
Required Time  : 400.00 MHz ( period = 2.500 ns )
Actual Time    : N/A
From           : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
To             : VEL_CONTROL:inst24|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]
From Clock     : altpll0:inst|altpll:altpll_component|_clk2
To Clock       : altpll0:inst|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 133

--------------------------------------------------------------------------------------

