//ADDER , MUX1, 
module adder(
  input[7:0] in,
  output[7:0] Out
);
assign Out = In+1;
endmodule

module MUX1(
  input[7:0] In1,In2,
  input Sel,
  output[7:0] Out
);
assign Out = (Sel==1)?In1:In2;
endmodule
