[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14876       tick       3812749       1270568       1237389       3812749 
      2  14876       tick       7422130       2571004       2552553       7422130 
      3  14876       tick       7413877       2562065       2540993       7413877 
      4  14876       tick       7402211       2559997       2538475       7402211 
      5  14876       tick       7404570       2559458       2541408       7404570 
      6  14876       tick       7413043       2559947       2543248       7413043 
      7  14876       tick       7415667       2562489       2545419       7415667 
      8  14876       tick       7414807       2561263       2544929       7414807 
      9  14876       tick       7406152       2559875       2537700       7406152 
     10  14876       tick       7404555       2561320       2543678       7404555 
     11  14876       tick       7416678       2560600       2541968       7416678 
     12  14876       tick       7408018       2558778       2540193       7408018 
     13  14876       tick       7402968       2558454       2538319       7402968 
     14  14876       tick       7398832       2555799       2535084       7398832 
     15  14876       tick       7393282       2555455       2537599       7393282 
     16  14876       tick       7392619       2557850       2540073       7392619 
     17  14876       tick       7405974       2560422       2544094       7405974 
     18  14876       tick       7391599       2559216       2542961       7391599 
     19  14876       tick       7390709       2556749       2532982       7390709 
     20  14876       tick       7401506       2561156       2544588       7401506 
     21  14876       exit       4755569       1643791       1625810       4755569 
