---
layout: post
title: Markdown Test Post
---

This is me getting a feel for how things are layed out and how things work with 
<a href="http://daringfireball.net/projects/markdown/" target="_blank">markdown</a>. Thanks John Gruber!

<!--more-->

All code styling done with <a href="http://pygments.org" target="_blank">Pygments</a>! 


Python code!

```python
def thing():
	with number as hello:
		number = 2 * hello
```

C++ code!

```c++
int DoNotDoThis(youDoThis)
{
	int failed = 1;
	int badStuffWillHappen = 0;
	if (youDoThis)
		goto fail;
		goto fail;
	return failed;
	
	fail:
		return badStuffWillHappen;
}
```

VHDL code!

```vhdl
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY FullAdder IS
	PORT ( Cin, x, y : IN  STD_LOGIC ;
		s, Cout 	 : OUT STD_LOGIC);
END FullAdder;

ARCHITECTURE LogicFunc OF FullAdder IS
BEGIN
	s 	 <= x XOR y XOR Cin ;
	Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y) ;
END LogicFunc ;
```

Verilog code!

```verilog
module FullAdder (Cin, x, y, s, Cout);
	input Cin, x, y;
	output s, Cout;
		xor (s, x, y, Cin);
		and (z1, x, y);
		and (z2, x, Cin);
		and (z3, y, Cin);
		or (Cout, z1, z2, z3);
endmodule
```
