// Seed: 470613084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'h0;
  module_3(
      id_3
  );
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_3 <= 1'b0 | id_2 | id_3 | id_2;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  always_ff assert (id_1);
  wire id_2 = -1;
  wire id_3, id_4, id_5 = id_1, id_6;
  assign id_5 = id_5;
endmodule
