10:28:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ojewell\CPRE488_MP0\mp0_vitis\temp_xsdb_launch_script.tcl
10:28:27 INFO  : Registering command handlers for Vitis TCF services
10:28:29 INFO  : XSCT server has started successfully.
10:28:29 INFO  : Successfully done setting XSCT server connection channel  
10:28:29 INFO  : Platform repository initialization has completed.
10:28:31 INFO  : plnx-install-location is set to ''
10:28:31 INFO  : Successfully done setting workspace for the tool. 
10:28:31 INFO  : Successfully done query RDI_DATADIR 
10:48:29 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:48:29 INFO  : Result from executing command 'getPlatforms': 
10:48:29 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:48:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
10:50:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
10:50:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
10:50:10 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:03:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:41 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:06:41 INFO  : 'jtag frequency' command is executed.
11:06:41 INFO  : Context for 'APU' is selected.
11:06:41 INFO  : System reset is completed.
11:06:44 INFO  : 'after 3000' command is executed.
11:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:06:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:06:46 INFO  : Context for 'APU' is selected.
11:06:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:46 INFO  : Context for 'APU' is selected.
11:06:46 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:06:47 INFO  : 'ps7_init' command is executed.
11:06:47 INFO  : 'ps7_post_config' command is executed.
11:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:47 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:47 INFO  : 'con' command is executed.
11:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:06:47 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:24:37 INFO  : Disconnected from the channel tcfchan#2.
11:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:38 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:24:38 INFO  : 'jtag frequency' command is executed.
11:24:38 INFO  : Context for 'APU' is selected.
11:24:38 INFO  : System reset is completed.
11:24:41 INFO  : 'after 3000' command is executed.
11:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:24:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:24:44 INFO  : Context for 'APU' is selected.
11:24:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:44 INFO  : Context for 'APU' is selected.
11:24:44 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:24:44 INFO  : 'ps7_init' command is executed.
11:24:44 INFO  : 'ps7_post_config' command is executed.
11:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:44 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:44 INFO  : 'con' command is executed.
11:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:24:44 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:25:47 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:26:09 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:27:22 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:28:31 INFO  : Disconnected from the channel tcfchan#3.
11:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:32 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:28:32 INFO  : 'jtag frequency' command is executed.
11:28:32 INFO  : Context for 'APU' is selected.
11:28:32 INFO  : System reset is completed.
11:28:35 INFO  : 'after 3000' command is executed.
11:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:28:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:28:37 INFO  : Context for 'APU' is selected.
11:28:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:28:37 INFO  : Context for 'APU' is selected.
11:28:37 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:28:38 INFO  : 'ps7_init' command is executed.
11:28:38 INFO  : 'ps7_post_config' command is executed.
11:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:38 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:38 INFO  : 'con' command is executed.
11:28:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:28:38 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:29:26 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:29:42 INFO  : Disconnected from the channel tcfchan#4.
11:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:43 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:29:43 INFO  : 'jtag frequency' command is executed.
11:29:43 INFO  : Context for 'APU' is selected.
11:29:43 INFO  : System reset is completed.
11:29:46 INFO  : 'after 3000' command is executed.
11:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:29:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:29:48 INFO  : Context for 'APU' is selected.
11:29:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:29:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:48 INFO  : Context for 'APU' is selected.
11:29:48 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:29:49 INFO  : 'ps7_init' command is executed.
11:29:49 INFO  : 'ps7_post_config' command is executed.
11:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:49 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:49 INFO  : 'con' command is executed.
11:29:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:29:49 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:30:15 INFO  : Disconnected from the channel tcfchan#5.
11:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:16 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:30:16 INFO  : 'jtag frequency' command is executed.
11:30:16 INFO  : Context for 'APU' is selected.
11:30:17 INFO  : System reset is completed.
11:30:20 INFO  : 'after 3000' command is executed.
11:30:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:30:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:30:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:22 INFO  : Context for 'APU' is selected.
11:30:22 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:30:22 INFO  : 'ps7_init' command is executed.
11:30:22 INFO  : 'ps7_post_config' command is executed.
11:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:22 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:22 INFO  : 'con' command is executed.
11:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:22 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:30:50 INFO  : Disconnected from the channel tcfchan#6.
11:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:51 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:30:51 INFO  : 'jtag frequency' command is executed.
11:30:51 INFO  : Context for 'APU' is selected.
11:30:51 INFO  : System reset is completed.
11:30:54 INFO  : 'after 3000' command is executed.
11:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:30:56 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:30:56 INFO  : Context for 'APU' is selected.
11:30:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:56 INFO  : Context for 'APU' is selected.
11:30:56 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:30:56 INFO  : 'ps7_init' command is executed.
11:30:56 INFO  : 'ps7_post_config' command is executed.
11:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:57 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:57 INFO  : 'con' command is executed.
11:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:57 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:33:09 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:33:25 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:33:45 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:33:58 INFO  : Disconnected from the channel tcfchan#7.
11:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:59 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:33:59 INFO  : 'jtag frequency' command is executed.
11:33:59 INFO  : Context for 'APU' is selected.
11:33:59 INFO  : System reset is completed.
11:34:02 INFO  : 'after 3000' command is executed.
11:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:34:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:34:05 INFO  : Context for 'APU' is selected.
11:34:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:05 INFO  : Context for 'APU' is selected.
11:34:05 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:34:05 INFO  : 'ps7_init' command is executed.
11:34:05 INFO  : 'ps7_post_config' command is executed.
11:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:05 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:05 INFO  : 'con' command is executed.
11:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:05 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:34:28 INFO  : Checking for BSP changes to sync application flags for project 'Zynq_Design'...
11:34:40 INFO  : Disconnected from the channel tcfchan#8.
11:34:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:41 INFO  : Jtag cable 'Digilent Zed 210248B18A36' is selected.
11:34:41 INFO  : 'jtag frequency' command is executed.
11:34:41 INFO  : Context for 'APU' is selected.
11:34:41 INFO  : System reset is completed.
11:34:44 INFO  : 'after 3000' command is executed.
11:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}' command is executed.
11:34:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit"
11:34:47 INFO  : Context for 'APU' is selected.
11:34:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:47 INFO  : Context for 'APU' is selected.
11:34:47 INFO  : Sourcing of 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl' is done.
11:34:47 INFO  : 'ps7_init' command is executed.
11:34:47 INFO  : 'ps7_post_config' command is executed.
11:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:47 INFO  : The application 'C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B18A36" && level==0 && jtag_device_ctx=="jsn-Zed-210248B18A36-23727093-0"}
fpga -file C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:47 INFO  : 'con' command is executed.
11:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:47 INFO  : Launch script is exported to file 'C:\Users\ojewell\CPRE488_MP0\mp0_vitis\.sdk\launch_scripts\single_application_debug\debugger_zynq_design-default.tcl'
11:38:42 INFO  : Disconnected from the channel tcfchan#9.
