# Implementation of Moore machine using Test bench in Verilog

For this example I have used ....10110.... sequence.


Please refer the attached pdf for RTL and Technology Schematic.
