Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3be938690dff4b9aafcc483b3e7018d1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Bench_behav xil_defaultlib.Test_Bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.RCA_4_Bits [rca_4_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Abs_4 [abs_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Comp_4 [comp_4_default]
Compiling architecture behavioral of entity xil_defaultlib.BCD_LED [bcd_led_default]
Compiling architecture behavioral of entity xil_defaultlib.Comp_4_Magnitude [comp_4_magnitude_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot Test_Bench_behav
