

================================================================
== Vitis HLS Report for 'xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9'
================================================================
* Date:           Thu Mar 25 15:01:48 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.588 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  2073605| 40.002 ns | 13.825 ms |    6|  2073605|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_43_2  |        1|  2073600|         2|          1|          1| 1 ~ 2073600 |    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      69|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      75|     185|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U80  |mul_mul_16ns_16ns_32_4_1  |  i0 * i1  |
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_122_p2                |     +    |   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln39_fu_117_p2               |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          70|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |in_cols_out_blk_n        |   9|          2|    1|          2|
    |in_rows_out_blk_n        |   9|          2|    1|          2|
    |indvar_flatten_reg_98    |   9|          2|   32|         64|
    |p_filter_in_blk_n        |   9|          2|    1|          2|
    |pyr1_in_mat_431_blk_n    |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 116|         24|   40|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bound_reg_144            |  32|   0|   32|          0|
    |icmp_ln39_reg_149        |   1|   0|    1|          0|
    |indvar_flatten_reg_98    |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  75|   0|   75|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|start_out                | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|start_write              | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9 | return value |
|in_rows                  |  in |   16|   ap_none  |                                   in_rows                                  |    scalar    |
|in_cols                  |  in |   16|   ap_none  |                                   in_cols                                  |    scalar    |
|pyr1_in_mat_431_dout     |  in |    8|   ap_fifo  |                               pyr1_in_mat_431                              |    pointer   |
|pyr1_in_mat_431_empty_n  |  in |    1|   ap_fifo  |                               pyr1_in_mat_431                              |    pointer   |
|pyr1_in_mat_431_read     | out |    1|   ap_fifo  |                               pyr1_in_mat_431                              |    pointer   |
|p_filter_in_din          | out |    8|   ap_fifo  |                                 p_filter_in                                |    pointer   |
|p_filter_in_full_n       |  in |    1|   ap_fifo  |                                 p_filter_in                                |    pointer   |
|p_filter_in_write        | out |    1|   ap_fifo  |                                 p_filter_in                                |    pointer   |
|in_rows_out_din          | out |   16|   ap_fifo  |                                 in_rows_out                                |    pointer   |
|in_rows_out_full_n       |  in |    1|   ap_fifo  |                                 in_rows_out                                |    pointer   |
|in_rows_out_write        | out |    1|   ap_fifo  |                                 in_rows_out                                |    pointer   |
|in_cols_out_din          | out |   16|   ap_fifo  |                                 in_cols_out                                |    pointer   |
|in_cols_out_full_n       |  in |    1|   ap_fifo  |                                 in_cols_out                                |    pointer   |
|in_cols_out_write        | out |    1|   ap_fifo  |                                 in_cols_out                                |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

