#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun  4 20:04:21 2024
# Process ID: 17472
# Current directory: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18424 C:\Users\Lenovo\Desktop\CESE\CLP\TP_Final\Synthesis\FIR_Filter_Synthesis\FIR_Filter_Synthesis.xpr
# Log file: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/vivado.log
# Journal file: C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference FIR_Filter FIR_Filter_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {3}] [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_PROBE_OUT2_WIDTH {10} CONFIG.C_PROBE_IN0_WIDTH {32}] [get_bd_cells vio_0]
set_property screensize {233 102} [get_bd_cells vio_0]
set_property location {1 112 257} [get_bd_cells FIR_Filter_0]
set_property location {1.5 472 110} [get_bd_cells FIR_Filter_0]
set_property screensize {239 122} [get_bd_cells vio_0]
set_property location {1 206 111} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins FIR_Filter_0/clk]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins FIR_Filter_0/reset]
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins FIR_Filter_0/input_data]
connect_bd_net [get_bd_pins FIR_Filter_0/output_data] [get_bd_pins vio_0/probe_in0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {2} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
set_property -dict [list CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {10}] [get_bd_cells ila_0]
set_property location {2 248 -75} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins FIR_Filter_0/output_data]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins vio_0/probe_out2]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_cells ila_0]
make_bd_intf_pins_external  [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins vio_0/clk]
validate_bd_design
regenerate_bd_layout
make_wrapper -files [get_files C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Lenovo/Desktop/CESE/CLP/TP_Final/Synthesis/FIR_Filter_Synthesis/FIR_Filter_Synthesis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
