
---------- Begin Simulation Statistics ----------
final_tick                                  156315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861956                       # Number of bytes of host memory used
host_op_rate                                   162582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.27                       # Real time elapsed on the host
host_tick_rate                               24922009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1019737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000156                       # Number of seconds simulated
sim_ticks                                   156315000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.322496                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  117427                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               118228                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1015                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            142803                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 11                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPred.lookups                  157250                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     680                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    369675                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   385615                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               770                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29826                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           13778                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000087                       # Number of instructions committed
system.cpu.commit.committedOps                1019823                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       265326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.843660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.332643                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        81470     30.71%     30.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        28972     10.92%     41.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14142      5.33%     46.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7810      2.94%     49.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3516      1.33%     51.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2236      0.84%     52.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6193      2.33%     54.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        91161     34.36%     88.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29826     11.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       265326                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810701                       # Number of committed integer instructions.
system.cpu.commit.loads                        256051                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256051     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019823                       # Class of committed instruction
system.cpu.commit.refs                         367778                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110709                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1019737                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.312631                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.312631                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 50333                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   249                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               117384                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1038824                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65425                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    141824                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    809                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   840                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  9179                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      157250                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     42594                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        197532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   704                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1021505                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    2108                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.502989                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              68955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             118118                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.267446                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             267570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.901547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.404786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   102330     38.24%     38.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9124      3.41%     41.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5805      2.17%     43.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     5094      1.90%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4205      1.57%     47.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5732      2.14%     49.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12538      4.69%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    94723     35.40%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    28019     10.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               267570                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         3004                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         3353                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          2894                       # number of prefetches that crossed the page
system.cpu.idleCycles                           45061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  918                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   154209                       # Number of branches executed
system.cpu.iew.exec_nop                           130                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.291663                       # Inst execution rate
system.cpu.iew.exec_refs                       370877                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     112821                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2335                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                258259                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               172                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               113858                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1033805                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                258056                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1174                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1029076                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1784                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    809                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1790                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               64                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2183                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2131                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          762                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            156                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1281866                       # num instructions consuming a value
system.cpu.iew.wb_count                       1027475                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.576103                       # average fanout of values written-back
system.cpu.iew.wb_producers                    738487                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.286542                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1028216                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1293767                       # number of integer regfile reads
system.cpu.int_regfile_writes                  664714                       # number of integer regfile writes
system.cpu.ipc                               3.198662                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.198662                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                12      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                578140     56.12%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6239      0.61%     56.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     56.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.40%     57.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15848      1.54%     58.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.60%     59.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              21994      2.13%     61.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           21992      2.13%     63.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     63.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2071      0.20%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   43      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   48      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2085      0.20%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258310     25.07%     89.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              113147     10.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1030256                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1457                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001414                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     182     12.49%     12.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  311     21.35%     33.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 8      0.55%     34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.07%     34.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.14%     34.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.14%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    652     44.75%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   299     20.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 920169                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2106940                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       916575                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            935134                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1033606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1030256                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  69                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               210                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11494                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        267570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.850417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.905159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               65491     24.48%     24.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               15121      5.65%     30.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14084      5.26%     35.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               28794     10.76%     46.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24437      9.13%     55.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               22032      8.23%     63.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14425      5.39%     68.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               59361     22.19%     91.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23825      8.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          267570                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.295438                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 111532                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             222803                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       110900                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            112385                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2052                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2060                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               258259                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              113858                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  948156                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                           312631                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    4053                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3152                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    70265                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1350                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               2144684                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1036611                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1223103                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    146121                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  31978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    809                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 40816                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16279                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1302636                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5506                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                264                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     45044                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           172142                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1268737                       # The number of ROB reads
system.cpu.rob.rob_writes                     2069559                       # The number of ROB writes
system.cpu.timesIdled                             836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   171320                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   94555                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6722                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                608                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           608                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1852                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1852    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1852                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2128000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6896250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2016                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             902                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          375                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       262144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       127616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 389760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3902     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3903                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6352166                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2196983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3120998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          826                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 748                       # number of overall hits
system.l2.overall_hits::.cpu.data                 477                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          826                       # number of overall hits
system.l2.overall_hits::total                    2051                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                800                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data               800                       # number of overall misses
system.l2.overall_misses::total                  1306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61142000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101231000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40089000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61142000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101231000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1277                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          826                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3357                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1277                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          826                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3357                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.403509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.626468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.389038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.403509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.626468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.389038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79227.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76427.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77512.251149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79227.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76427.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77512.251149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1306                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53141501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     88170501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53141501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     88170501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.403509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.626468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.389038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.403509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.626468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.389038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69227.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66426.876250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67511.869066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69227.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66426.876250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67511.869066                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          717                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              717                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          717                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2015                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2015                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2015                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2015                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               204                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   204                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.773836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.773836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74651.146132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74651.146132                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45126001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45126001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.773836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.773836                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64650.431232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64650.431232                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40089000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.403509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.243269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79227.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79227.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35029000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.403509                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.243269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69227.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69227.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9035500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9035500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.272000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.272000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88583.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88583.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8015500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8015500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.272000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.272000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78583.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78583.333333                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10404000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10404000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19054.945055                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19054.945055                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   825.636155                       # Cycle average of tags in use
system.l2.tags.total_refs                        6175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.376329                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.862451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       437.682449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       358.091254                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          689                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          718                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043060                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     55179                       # Number of tag accesses
system.l2.tags.data_accesses                    55179                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              83584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1306                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         207171417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         327543742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             534715158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    207171417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        207171417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        207171417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        327543742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            534715158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1306                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1306                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     10056500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34544000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7700.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26450.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1306                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.412844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   228.828663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.469646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     27.52%     27.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           54     24.77%     52.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34     15.60%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      1.38%     69.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.75%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.13%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.75%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.29%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     18.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          218                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  83584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   83584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       534.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    534.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     154478000                       # Total gap between requests
system.mem_ctrls.avgGap                     118283.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 207171416.690656691790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 327543741.803409814835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14195500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20348500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28054.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25435.62                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5769120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         39683400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         26607360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           85358700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.068515                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     68759500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     82355500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               478170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3555720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         31311240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         33657600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           82195170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.830343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     87206500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     63908500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        40963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            40963                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        40963                       # number of overall hits
system.cpu.icache.overall_hits::total           40963                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1631                       # number of overall misses
system.cpu.icache.overall_misses::total          1631                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62875499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62875499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62875499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62875499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        42594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        42594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        42594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        42594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38550.275291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38550.275291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38550.275291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38550.275291                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          899                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.950000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               335                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         2016                       # number of writebacks
system.cpu.icache.writebacks::total              2016                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          377                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          377                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          377                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          377                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1254                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1254                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1254                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2080                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50455999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50455999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50455999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      9901191                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60357190                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029441                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029441                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029441                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048833                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40236.043860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40236.043860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40236.043860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11986.914044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29017.879808                       # average overall mshr miss latency
system.cpu.icache.replacements                   2016                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        40963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           40963                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1631                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62875499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62875499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        42594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        42594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38550.275291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38550.275291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          377                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          377                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1254                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50455999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50455999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029441                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40236.043860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40236.043860                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          826                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          826                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      9901191                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      9901191                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11986.914044                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11986.914044                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            62.878188                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               43043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2080                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.693750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    37.538685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    25.339504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.586542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.395930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             87268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            87268                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       358200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           358200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       358222                       # number of overall hits
system.cpu.dcache.overall_hits::total          358222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11125                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11127                       # number of overall misses
system.cpu.dcache.overall_misses::total         11127                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    552809991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    552809991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    552809991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    552809991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       369325                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       369325                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       369349                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       369349                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49690.785708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49690.785708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49681.854139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49681.854139                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11799                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               608                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.406250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          717                       # number of writebacks
system.cpu.dcache.writebacks::total               717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9304                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9304                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1821                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1823                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     84960559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     84960559                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     85123559                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     85123559                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004931                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004931                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46655.990664                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46655.990664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46694.217773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46694.217773                       # average overall mshr miss latency
system.cpu.dcache.replacements                    803                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       256992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          256992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23607500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23607500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       257643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       257643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36263.440860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36263.440860                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12349000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12349000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33107.238606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33107.238606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    511711428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    511711428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51537.055897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51537.055897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55665496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55665496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61645.067553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61645.067553                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17491063                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17491063                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32093.693578                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32093.693578                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16946063                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16946063                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31093.693578                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31093.693578                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           53                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           692.061586                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              360146                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            197.556775                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   692.061586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.675841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.675841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            740723                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           740723                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    156315000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    156315000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
