
Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1681): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Tue Nov 03 19:13:15 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/ishra/MUSE_Triggers_FPGA/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.285ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.654ns  (24.4% logic, 75.6% route), 12 logic levels.

 Constraint Details:

      8.654ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.285ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C59A.CLK to     R48C59A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 (from clk_100_i)
ROUTE        35     1.532     R48C59A.Q1 to     R57C62D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]
CTOOFX_DEL  ---     0.281     R57C62D.A1 to   R57C62D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_18/SLICE_5783
ROUTE         1     0.620   R57C62D.OFX0 to     R59C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1705
CTOOFX_DEL  ---     0.281     R59C62C.C0 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.464     R48C64D.F0 to     R50C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R50C64B.C0 to     R50C64B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4814
ROUTE         1     0.341     R50C64B.F0 to     R51C64A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R51C64A.D0 to     R51C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808
ROUTE         4     0.684     R51C64A.F0 to     R45C64A.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R45C64A.C0 to     R45C64A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4310
ROUTE         2     0.146     R45C64A.F0 to     R45C64C.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R45C64C.D0 to     R45C64C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271
ROUTE         1     0.000     R45C64C.F0 to    R45C64C.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.654   (24.4% logic, 75.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C59A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R45C64C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.557ns  (22.9% logic, 77.1% route), 11 logic levels.

 Constraint Details:

      8.557ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.382ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C59A.CLK to     R48C59A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 (from clk_100_i)
ROUTE        35     1.532     R48C59A.Q1 to     R57C62D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]
CTOOFX_DEL  ---     0.281     R57C62D.A1 to   R57C62D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_18/SLICE_5783
ROUTE         1     0.620   R57C62D.OFX0 to     R59C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1705
CTOOFX_DEL  ---     0.281     R59C62C.C0 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.752     R48C64D.F0 to     R51C61B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R51C61B.D1 to     R51C61B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809
ROUTE         4     0.566     R51C61B.F1 to     R48C63C.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R48C63C.D1 to     R48C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311
ROUTE         2     0.367     R48C63C.F1 to     R48C63A.A1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R48C63A.A1 to     R48C63A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272
ROUTE         1     0.000     R48C63A.F1 to    R48C63A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.557   (22.9% logic, 77.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C59A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C63A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.460ns  (23.2% logic, 76.8% route), 11 logic levels.

 Constraint Details:

      8.460ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.479ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C59A.CLK to     R48C59A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 (from clk_100_i)
ROUTE        35     1.532     R48C59A.Q1 to     R57C62D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]
CTOOFX_DEL  ---     0.281     R57C62D.A1 to   R57C62D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_18/SLICE_5783
ROUTE         1     0.620   R57C62D.OFX0 to     R59C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1705
CTOOFX_DEL  ---     0.281     R59C62C.C0 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.539     R48C64D.F0 to     R51C64A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R51C64A.D1 to     R51C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808
ROUTE         4     0.730     R51C64A.F1 to     R45C64A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R45C64A.D1 to     R45C64A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4310
ROUTE         2     0.319     R45C64A.F1 to     R45C64C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R45C64C.D1 to     R45C64C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271
ROUTE         1     0.000     R45C64C.F1 to    R45C64C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.460   (23.2% logic, 76.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C59A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R45C64C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.460ns  (24.9% logic, 75.1% route), 12 logic levels.

 Constraint Details:

      8.460ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.479ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C58C.CLK to     R49C58C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 (from clk_100_i)
ROUTE        36     1.237     R49C58C.Q0 to     R57C57C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]
CTOOFX_DEL  ---     0.281     R57C57C.D0 to   R57C57C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop8.un694_t_3/SLICE_5670
ROUTE         1     1.151   R57C57C.OFX0 to     R60C56D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1659
CTOOFX_DEL  ---     0.281     R60C56D.B0 to   R60C56D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop8.un694_t_15/SLICE_5575
ROUTE         1     0.000   R60C56D.OFX0 to    R60C56C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1671
FXTOOFX_DE  ---     0.129    R60C56C.FXA to   R60C56C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop8.un694_t_30/SLICE_5574
ROUTE         1     1.217   R60C56C.OFX1 to     R48C66A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un694_t
CTOF_DEL    ---     0.147     R48C66A.D1 to     R48C66A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6325
ROUTE         1     0.347     R48C66A.F1 to     R48C66A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un689_t
CTOF_DEL    ---     0.147     R48C66A.B0 to     R48C66A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6325
ROUTE         1     0.457     R48C66A.F0 to     R48C64D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R48C64D.C1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.464     R48C64D.F0 to     R50C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R50C64B.C0 to     R50C64B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4814
ROUTE         1     0.341     R50C64B.F0 to     R51C64A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R51C64A.D0 to     R51C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808
ROUTE         4     0.684     R51C64A.F0 to     R45C64A.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R45C64A.C0 to     R45C64A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4310
ROUTE         2     0.146     R45C64A.F0 to     R45C64C.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R45C64C.D0 to     R45C64C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271
ROUTE         1     0.000     R45C64C.F0 to    R45C64C.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.460   (24.9% logic, 75.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R49C58C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R45C64C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.487ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[34]  (to clk_100_i +)

   Delay:               8.452ns  (23.2% logic, 76.8% route), 11 logic levels.

 Constraint Details:

      8.452ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.487ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C59A.CLK to     R48C59A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 (from clk_100_i)
ROUTE        35     1.532     R48C59A.Q1 to     R57C62D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]
CTOOFX_DEL  ---     0.281     R57C62D.A1 to   R57C62D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_18/SLICE_5783
ROUTE         1     0.620   R57C62D.OFX0 to     R59C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1705
CTOOFX_DEL  ---     0.281     R59C62C.C0 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.752     R48C64D.F0 to     R51C61B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R51C61B.D0 to     R51C61B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809
ROUTE         4     0.566     R51C61B.F0 to     R48C63C.D0 FPGA5_COMM_c[9]
CTOF_DEL    ---     0.147     R48C63C.D0 to     R48C63C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311
ROUTE         2     0.262     R48C63C.F0 to     R48C63A.C0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[34]
CTOF_DEL    ---     0.147     R48C63A.C0 to     R48C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272
ROUTE         1     0.000     R48C63A.F0 to    R48C63A.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[34] (to clk_100_i)
                  --------
                    8.452   (23.2% logic, 76.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C59A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C63A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.512ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[3]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.431ns  (25.0% logic, 75.0% route), 12 logic levels.

 Constraint Details:

      8.431ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 meets
     10.000ns delay constraint less
     -0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.943ns) by 1.512ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C56A.CLK to     R54C56A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754 (from clk_100_i)
ROUTE        36     1.076     R54C56A.Q1 to     R57C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[3]
CTOOFX_DEL  ---     0.281     R57C62C.C0 to   R57C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_25/SLICE_5785
ROUTE         1     0.853   R57C62C.OFX0 to     R59C62C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1712
CTOOFX_DEL  ---     0.281     R59C62C.C1 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.464     R48C64D.F0 to     R50C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R50C64B.C0 to     R50C64B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4814
ROUTE         1     0.341     R50C64B.F0 to     R51C64A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R51C64A.D0 to     R51C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808
ROUTE         4     0.684     R51C64A.F0 to     R45C64A.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R45C64A.C0 to     R45C64A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4310
ROUTE         2     0.146     R45C64A.F0 to     R45C64C.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R45C64C.D0 to     R45C64C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271
ROUTE         1     0.000     R45C64C.F0 to    R45C64C.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.431   (25.0% logic, 75.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R54C56A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R45C64C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[17]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.412ns  (25.1% logic, 74.9% route), 12 logic levels.

 Constraint Details:

      8.412ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.527ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C58C.CLK to     R49C58C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 (from clk_100_i)
ROUTE        35     1.290     R49C58C.Q1 to     R57C62D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[17]
CTOOFX_DEL  ---     0.281     R57C62D.A0 to   R57C62D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_18/SLICE_5783
ROUTE         1     0.620   R57C62D.OFX0 to     R59C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1705
CTOOFX_DEL  ---     0.281     R59C62C.C0 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.464     R48C64D.F0 to     R50C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R50C64B.C0 to     R50C64B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4814
ROUTE         1     0.341     R50C64B.F0 to     R51C64A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R51C64A.D0 to     R51C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808
ROUTE         4     0.684     R51C64A.F0 to     R45C64A.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R45C64A.C0 to     R45C64A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4310
ROUTE         2     0.146     R45C64A.F0 to     R45C64C.D0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[32]
CTOF_DEL    ---     0.147     R45C64C.D0 to     R45C64C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271
ROUTE         1     0.000     R45C64C.F0 to    R45C64C.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.412   (25.1% logic, 74.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R49C58C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R45C64C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.576ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.363ns  (23.5% logic, 76.5% route), 11 logic levels.

 Constraint Details:

      8.363ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.576ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C58C.CLK to     R49C58C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761 (from clk_100_i)
ROUTE        36     1.237     R49C58C.Q0 to     R57C57C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[16]
CTOOFX_DEL  ---     0.281     R57C57C.D0 to   R57C57C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop8.un694_t_3/SLICE_5670
ROUTE         1     1.151   R57C57C.OFX0 to     R60C56D.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1659
CTOOFX_DEL  ---     0.281     R60C56D.B0 to   R60C56D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop8.un694_t_15/SLICE_5575
ROUTE         1     0.000   R60C56D.OFX0 to    R60C56C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1671
FXTOOFX_DE  ---     0.129    R60C56C.FXA to   R60C56C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop8.un694_t_30/SLICE_5574
ROUTE         1     1.217   R60C56C.OFX1 to     R48C66A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un694_t
CTOF_DEL    ---     0.147     R48C66A.D1 to     R48C66A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6325
ROUTE         1     0.347     R48C66A.F1 to     R48C66A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un689_t
CTOF_DEL    ---     0.147     R48C66A.B0 to     R48C66A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6325
ROUTE         1     0.457     R48C66A.F0 to     R48C64D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R48C64D.C1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.752     R48C64D.F0 to     R51C61B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R51C61B.D1 to     R51C61B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809
ROUTE         4     0.566     R51C61B.F1 to     R48C63C.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R48C63C.D1 to     R48C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311
ROUTE         2     0.367     R48C63C.F1 to     R48C63A.A1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R48C63A.A1 to     R48C63A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272
ROUTE         1     0.000     R48C63A.F1 to    R48C63A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.363   (23.5% logic, 76.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4761:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R49C58C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C63A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.578ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[32]  (to clk_100_i +)

   Delay:               8.361ns  (23.5% logic, 76.5% route), 11 logic levels.

 Constraint Details:

      8.361ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 1.578ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R48C59A.CLK to     R48C59A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757 (from clk_100_i)
ROUTE        35     1.532     R48C59A.Q1 to     R57C62D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[9]
CTOOFX_DEL  ---     0.281     R57C62D.A1 to   R57C62D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_18/SLICE_5783
ROUTE         1     0.620   R57C62D.OFX0 to     R59C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1705
CTOOFX_DEL  ---     0.281     R59C62C.C0 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.464     R48C64D.F0 to     R50C64B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R50C64B.C0 to     R50C64B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4814
ROUTE         1     0.341     R50C64B.F0 to     R51C64A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_i
CTOF_DEL    ---     0.147     R51C64A.D0 to     R51C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808
ROUTE         4     0.684     R51C64A.F0 to     R45C64C.C0 FPGA5_COMM_c[7]
CTOF_DEL    ---     0.147     R45C64C.C0 to     R45C64C.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271
ROUTE         1     0.000     R45C64C.F0 to    R45C64C.DI0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[32] (to clk_100_i)
                  --------
                    8.361   (23.5% logic, 76.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4757:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C59A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R45C64C.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.609ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[3]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.334ns  (23.6% logic, 76.4% route), 11 logic levels.

 Constraint Details:

      8.334ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272 meets
     10.000ns delay constraint less
     -0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.943ns) by 1.609ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R54C56A.CLK to     R54C56A.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754 (from clk_100_i)
ROUTE        36     1.076     R54C56A.Q1 to     R57C62C.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[3]
CTOOFX_DEL  ---     0.281     R57C62C.C0 to   R57C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_25/SLICE_5785
ROUTE         1     0.853   R57C62C.OFX0 to     R59C62C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1712
CTOOFX_DEL  ---     0.281     R59C62C.C1 to   R59C62C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     0.000   R59C62C.OFX0 to    R59C62C.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1717
FXTOOFX_DE  ---     0.129    R59C62C.FXB to   R59C62C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un737_t_30/SLICE_5601
ROUTE         1     1.013   R59C62C.OFX1 to     R62C64A.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un737_t
CTOF_DEL    ---     0.147     R62C64A.A1 to     R62C64A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     0.347     R62C64A.F1 to     R62C64A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t
CTOF_DEL    ---     0.147     R62C64A.B0 to     R62C64A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6324
ROUTE         1     1.091     R62C64A.F0 to     R48C64D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_0
CTOF_DEL    ---     0.147     R48C64D.A1 to     R48C64D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         1     0.306     R48C64D.F1 to     R48C64D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_12
CTOF_DEL    ---     0.147     R48C64D.D0 to     R48C64D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6322
ROUTE         4     0.752     R48C64D.F0 to     R51C61B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R51C61B.D1 to     R51C61B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809
ROUTE         4     0.566     R51C61B.F1 to     R48C63C.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R48C63C.D1 to     R48C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4311
ROUTE         2     0.367     R48C63C.F1 to     R48C63A.A1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R48C63A.A1 to     R48C63A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272
ROUTE         1     0.000     R48C63A.F1 to    R48C63A.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.334   (23.6% logic, 76.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4754:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R54C56A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R48C63A.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

Report:  114.745MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[3]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.111ns  (26.7% logic, 73.3% route), 5 logic levels.

 Constraint Details:

      3.111ns physical path delay THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/SLICE_3458 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.828ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/SLICE_3458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C102B.CLK to   R111C102B.Q1 THE_MEDIA_UPLINK/SLICE_3397 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.136   R111C102B.Q1 to   R108C101D.C0 THE_MEDIA_UPLINK/fifo_rx_din[3]
CTOF_DEL    ---     0.147   R108C101D.C0 to   R108C101D.F0 THE_MEDIA_UPLINK/SLICE_7448
ROUTE         1     0.255   R108C101D.F0 to   R108C101C.C0 THE_MEDIA_UPLINK/un40_fifo_rx_din_14_3
CTOF_DEL    ---     0.147   R108C101C.C0 to   R108C101C.F0 THE_MEDIA_UPLINK/SLICE_6408
ROUTE         2     0.542   R108C101C.F0 to   R108C102B.B1 THE_MEDIA_UPLINK/un40_fifo_rx_din_14
CTOF_DEL    ---     0.147   R108C102B.B1 to   R108C102B.F1 THE_MEDIA_UPLINK/SLICE_3458
ROUTE         1     0.347   R108C102B.F1 to   R108C102B.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_1
CTOF_DEL    ---     0.147   R108C102B.B0 to   R108C102B.F0 THE_MEDIA_UPLINK/SLICE_3458
ROUTE         1     0.000   R108C102B.F0 to  R108C102B.DI0 THE_MEDIA_UPLINK/reset_word_cnt_1_sqmuxa (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.111   (26.7% logic, 73.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.975ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.639ns  (25.9% logic, 74.1% route), 4 logic levels.

 Constraint Details:

      2.639ns physical path delay THE_MEDIA_UPLINK/SLICE_3396 to THE_MEDIA_UPLINK/SLICE_3440 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.975ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3396 to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101B.CLK to   R110C101B.Q0 THE_MEDIA_UPLINK/SLICE_3396 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.744   R110C101B.Q0 to   R108C101A.A1 THE_MEDIA_UPLINK/fifo_rx_din[0]
CTOF_DEL    ---     0.147   R108C101A.A1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.639   (25.9% logic, 74.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3396:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.975ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.639ns  (25.9% logic, 74.1% route), 4 logic levels.

 Constraint Details:

      2.639ns physical path delay THE_MEDIA_UPLINK/SLICE_3396 to THE_MEDIA_UPLINK/SLICE_3441 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.975ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3396 to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101B.CLK to   R110C101B.Q0 THE_MEDIA_UPLINK/SLICE_3396 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.744   R110C101B.Q0 to   R108C101A.A1 THE_MEDIA_UPLINK/fifo_rx_din[0]
CTOF_DEL    ---     0.147   R108C101A.A1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.639   (25.9% logic, 74.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3396:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.639ns  (25.9% logic, 74.1% route), 4 logic levels.

 Constraint Details:

      2.639ns physical path delay THE_MEDIA_UPLINK/SLICE_3396 to THE_MEDIA_UPLINK/SLICE_3442 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 7.026ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3396 to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101B.CLK to   R110C101B.Q0 THE_MEDIA_UPLINK/SLICE_3396 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.744   R110C101B.Q0 to   R108C101A.A1 THE_MEDIA_UPLINK/fifo_rx_din[0]
CTOF_DEL    ---     0.147   R108C101A.A1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.639   (25.9% logic, 74.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3396:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.887ns  (28.8% logic, 71.2% route), 5 logic levels.

 Constraint Details:

      2.887ns physical path delay THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3458 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 7.052ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101C.CLK to   R110C101C.Q0 THE_MEDIA_UPLINK/SLICE_3400 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.807   R110C101C.Q0 to   R108C101C.C1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C101C.C1 to   R108C101C.F1 THE_MEDIA_UPLINK/SLICE_6408
ROUTE         1     0.360   R108C101C.F1 to   R108C101C.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_14_4
CTOF_DEL    ---     0.147   R108C101C.A0 to   R108C101C.F0 THE_MEDIA_UPLINK/SLICE_6408
ROUTE         2     0.542   R108C101C.F0 to   R108C102B.B1 THE_MEDIA_UPLINK/un40_fifo_rx_din_14
CTOF_DEL    ---     0.147   R108C102B.B1 to   R108C102B.F1 THE_MEDIA_UPLINK/SLICE_3458
ROUTE         1     0.347   R108C102B.F1 to   R108C102B.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_1
CTOF_DEL    ---     0.147   R108C102B.B0 to   R108C102B.F0 THE_MEDIA_UPLINK/SLICE_3458
ROUTE         1     0.000   R108C102B.F0 to  R108C102B.DI0 THE_MEDIA_UPLINK/reset_word_cnt_1_sqmuxa (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.887   (28.8% logic, 71.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.539ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      2.539ns physical path delay THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3440 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 7.075ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101C.CLK to   R110C101C.Q0 THE_MEDIA_UPLINK/SLICE_3400 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.644   R110C101C.Q0 to   R108C101A.C1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C101A.C1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.539   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.539ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      2.539ns physical path delay THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3441 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 7.075ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101C.CLK to   R110C101C.Q0 THE_MEDIA_UPLINK/SLICE_3400 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.644   R110C101C.Q0 to   R108C101A.C1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C101A.C1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.539   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.100ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.514ns  (27.2% logic, 72.8% route), 4 logic levels.

 Constraint Details:

      2.514ns physical path delay THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/SLICE_3440 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 7.100ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C102B.CLK to   R111C102B.Q0 THE_MEDIA_UPLINK/SLICE_3397 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.619   R111C102B.Q0 to   R108C101A.D1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R108C101A.D1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.514   (27.2% logic, 72.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.100ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.514ns  (27.2% logic, 72.8% route), 4 logic levels.

 Constraint Details:

      2.514ns physical path delay THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/SLICE_3441 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 7.100ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R111C102B.CLK to   R111C102B.Q0 THE_MEDIA_UPLINK/SLICE_3397 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.619   R111C102B.Q0 to   R108C101A.D1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R108C101A.D1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.514   (27.2% logic, 72.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R111C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3441:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 7.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.539ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      2.539ns physical path delay THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3442 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 7.126ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3400 to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R110C101C.CLK to   R110C101C.Q0 THE_MEDIA_UPLINK/SLICE_3400 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.644   R110C101C.Q0 to   R108C101A.C1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C101A.C1 to   R108C101A.F1 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.347   R108C101A.F1 to   R108C101A.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R108C101A.B0 to   R108C101A.F0 THE_MEDIA_UPLINK/SLICE_6407
ROUTE         1     0.319   R108C101A.F0 to   R108C102C.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R108C102C.D0 to   R108C102C.F0 THE_MEDIA_UPLINK/SLICE_6409
ROUTE         3     0.545   R108C102C.F0 to  R108C103A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.539   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R110C101C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     5.579 *FF_RX_H_CLK_1 to  R108C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    5.579   (0.0% logic, 100.0% route), 0 logic levels.

Report:  315.259MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.761ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               3.178ns  (21.5% logic, 78.5% route), 4 logic levels.

 Constraint Details:

      3.178ns physical path delay THE_RESET_HANDLER/SLICE_1718 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 1.761ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1718 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C87A.CLK to     R87C87A.Q0 THE_RESET_HANDLER/SLICE_1718 (from clk_200_i_0)
ROUTE         2     0.744     R87C87A.Q0 to     R86C86A.A0 THE_RESET_HANDLER/reset_cnt[5]
CTOF_DEL    ---     0.147     R86C86A.A0 to     R86C86A.F0 THE_RESET_HANDLER/SLICE_7450
ROUTE         1     0.633     R86C86A.F0 to     R87C87D.C0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R87C87D.C0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    3.178   (21.5% logic, 78.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C87A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.967ns  (23.1% logic, 76.9% route), 4 logic levels.

 Constraint Details:

      2.967ns physical path delay THE_RESET_HANDLER/SLICE_1716 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 1.972ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1716 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C86B.CLK to     R87C86B.Q1 THE_RESET_HANDLER/SLICE_1716 (from clk_200_i_0)
ROUTE         2     0.533     R87C86B.Q1 to     R86C86A.B0 THE_RESET_HANDLER/reset_cnt[2]
CTOF_DEL    ---     0.147     R86C86A.B0 to     R86C86A.F0 THE_RESET_HANDLER/SLICE_7450
ROUTE         1     0.633     R86C86A.F0 to     R87C87D.C0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R87C87D.C0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.967   (23.1% logic, 76.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1716:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C86B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.030ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.909ns  (23.5% logic, 76.5% route), 4 logic levels.

 Constraint Details:

      2.909ns physical path delay THE_RESET_HANDLER/SLICE_1717 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.030ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1717 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C86C.CLK to     R87C86C.Q1 THE_RESET_HANDLER/SLICE_1717 (from clk_200_i_0)
ROUTE         2     0.568     R87C86C.Q1 to     R87C88D.A0 THE_RESET_HANDLER/reset_cnt[4]
CTOF_DEL    ---     0.147     R87C88D.A0 to     R87C88D.F0 THE_RESET_HANDLER/SLICE_7451
ROUTE         1     0.540     R87C88D.F0 to     R87C87D.A0 THE_RESET_HANDLER/un5_reset_cnt_10
CTOF_DEL    ---     0.147     R87C87D.A0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.909   (23.5% logic, 76.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C86C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.897ns  (23.6% logic, 76.4% route), 4 logic levels.

 Constraint Details:

      2.897ns physical path delay THE_RESET_HANDLER/SLICE_1717 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.042ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1717 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C86C.CLK to     R87C86C.Q0 THE_RESET_HANDLER/SLICE_1717 (from clk_200_i_0)
ROUTE         2     0.463     R87C86C.Q0 to     R86C86A.C0 THE_RESET_HANDLER/reset_cnt[3]
CTOF_DEL    ---     0.147     R86C86A.C0 to     R86C86A.F0 THE_RESET_HANDLER/SLICE_7450
ROUTE         1     0.633     R86C86A.F0 to     R87C87D.C0 THE_RESET_HANDLER/un5_reset_cnt_9
CTOF_DEL    ---     0.147     R87C87D.C0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.897   (23.6% logic, 76.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1717:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C86C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[13]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.897ns  (23.6% logic, 76.4% route), 4 logic levels.

 Constraint Details:

      2.897ns physical path delay THE_RESET_HANDLER/SLICE_1722 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.042ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1722 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C88B.CLK to     R87C88B.Q0 THE_RESET_HANDLER/SLICE_1722 (from clk_200_i_0)
ROUTE         2     0.592     R87C88B.Q0 to     R87C89A.A1 THE_RESET_HANDLER/reset_cnt[13]
CTOF_DEL    ---     0.147     R87C89A.A1 to     R87C89A.F1 THE_RESET_HANDLER/SLICE_3514
ROUTE         1     0.504     R87C89A.F1 to     R87C87D.D0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R87C87D.D0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.897   (23.6% logic, 76.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C88B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[15]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.868ns  (23.8% logic, 76.2% route), 4 logic levels.

 Constraint Details:

      2.868ns physical path delay THE_RESET_HANDLER/SLICE_1723 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.071ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1723 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C88C.CLK to     R87C88C.Q0 THE_RESET_HANDLER/SLICE_1723 (from clk_200_i_0)
ROUTE         2     0.527     R87C88C.Q0 to     R87C88D.B0 THE_RESET_HANDLER/reset_cnt[15]
CTOF_DEL    ---     0.147     R87C88D.B0 to     R87C88D.F0 THE_RESET_HANDLER/SLICE_7451
ROUTE         1     0.540     R87C88D.F0 to     R87C87D.A0 THE_RESET_HANDLER/un5_reset_cnt_10
CTOF_DEL    ---     0.147     R87C87D.A0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.868   (23.8% logic, 76.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1723:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C88C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.084ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[9]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.855ns  (24.0% logic, 76.0% route), 4 logic levels.

 Constraint Details:

      2.855ns physical path delay THE_RESET_HANDLER/SLICE_1720 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.084ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1720 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C87C.CLK to     R87C87C.Q0 THE_RESET_HANDLER/SLICE_1720 (from clk_200_i_0)
ROUTE         2     0.540     R87C87C.Q0 to     R87C87D.A1 THE_RESET_HANDLER/reset_cnt[9]
CTOF_DEL    ---     0.147     R87C87D.A1 to     R87C87D.F1 THE_RESET_HANDLER/SLICE_6410
ROUTE         1     0.514     R87C87D.F1 to     R87C87D.B0 THE_RESET_HANDLER/un5_reset_cnt_8
CTOF_DEL    ---     0.147     R87C87D.B0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.855   (24.0% logic, 76.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C87C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.091ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[10]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.848ns  (24.0% logic, 76.0% route), 4 logic levels.

 Constraint Details:

      2.848ns physical path delay THE_RESET_HANDLER/SLICE_1720 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.091ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1720 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C87C.CLK to     R87C87C.Q1 THE_RESET_HANDLER/SLICE_1720 (from clk_200_i_0)
ROUTE         2     0.533     R87C87C.Q1 to     R87C87D.B1 THE_RESET_HANDLER/reset_cnt[10]
CTOF_DEL    ---     0.147     R87C87D.B1 to     R87C87D.F1 THE_RESET_HANDLER/SLICE_6410
ROUTE         1     0.514     R87C87D.F1 to     R87C87D.B0 THE_RESET_HANDLER/un5_reset_cnt_8
CTOF_DEL    ---     0.147     R87C87D.B0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.848   (24.0% logic, 76.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1720:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C87C.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[11]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.838ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.838ns physical path delay THE_RESET_HANDLER/SLICE_1721 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.101ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1721 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C88A.CLK to     R87C88A.Q0 THE_RESET_HANDLER/SLICE_1721 (from clk_200_i_0)
ROUTE         2     0.533     R87C88A.Q0 to     R87C89A.B1 THE_RESET_HANDLER/reset_cnt[11]
CTOF_DEL    ---     0.147     R87C89A.B1 to     R87C89A.F1 THE_RESET_HANDLER/SLICE_3514
ROUTE         1     0.504     R87C89A.F1 to     R87C87D.D0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R87C87D.D0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.838   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1721:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C88A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[14]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.769ns  (24.7% logic, 75.3% route), 4 logic levels.

 Constraint Details:

      2.769ns physical path delay THE_RESET_HANDLER/SLICE_1722 to THE_RESET_HANDLER/SLICE_3513 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.939ns) by 2.170ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1722 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C88B.CLK to     R87C88B.Q1 THE_RESET_HANDLER/SLICE_1722 (from clk_200_i_0)
ROUTE         2     0.428     R87C88B.Q1 to     R87C88D.C0 THE_RESET_HANDLER/reset_cnt[14]
CTOF_DEL    ---     0.147     R87C88D.C0 to     R87C88D.F0 THE_RESET_HANDLER/SLICE_7451
ROUTE         1     0.540     R87C88D.F0 to     R87C87D.A0 THE_RESET_HANDLER/un5_reset_cnt_10
CTOF_DEL    ---     0.147     R87C87D.A0 to     R87C87D.F0 THE_RESET_HANDLER/SLICE_6410
ROUTE         2     1.117     R87C87D.F0 to     R93C89A.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R93C89A.C0 to     R93C89A.F0 THE_RESET_HANDLER/SLICE_3513
ROUTE         1     0.000     R93C89A.F0 to    R93C89A.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.769   (24.7% logic, 75.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1722:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R87C88B.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:  308.737MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3419

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 27.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.885ns  (12.9% logic, 87.1% route), 1 logic levels.

 Constraint Details:

      1.885ns physical path delay THE_RESET_HANDLER/SLICE_3513 to THE_RESET_HANDLER/SLICE_3512 meets
     30.000ns delay constraint less
      0.955ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.911ns) by 27.026ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3513 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R93C89A.CLK to     R93C89A.Q0 THE_RESET_HANDLER/SLICE_3513 (from clk_200_i_0)
ROUTE         1     1.642     R93C89A.Q0 to    R114C93A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.885   (12.9% logic, 87.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.103 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    2.303   (18.4% logic, 81.6% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 27.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               2.412ns  (10.1% logic, 89.9% route), 1 logic levels.

 Constraint Details:

      2.412ns physical path delay THE_RESET_HANDLER/SLICE_3512 to SLICE_4987 meets
     30.000ns delay constraint less
     -0.004ns skew and
      0.134ns M_SET requirement (totaling 29.870ns) by 27.458ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3512 to SLICE_4987:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R114C93A.CLK to    R114C93A.Q0 THE_RESET_HANDLER/SLICE_3512 (from clk_100_i)
ROUTE         2     2.169    R114C93A.Q0 to     R77C95A.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    2.412   (10.1% logic, 89.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_4987:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to    R77C95A.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_3512 to THE_RESET_HANDLER/SLICE_3512 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3512 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R114C93A.CLK to    R114C93A.Q0 THE_RESET_HANDLER/SLICE_3512 (from clk_100_i)
ROUTE         2     0.300    R114C93A.Q0 to    R114C93A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

Report:    2.974ns is the minimum delay for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 18.910ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               1.907ns  (12.7% logic, 87.3% route), 1 logic levels.

 Constraint Details:

      1.907ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3506 to THE_RESET_HANDLER/SLICE_3515 meets
     20.000ns delay constraint less
     -0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.817ns) by 18.910ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3506 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R92C92A.CLK to     R92C92A.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3506 (from clk_100_i)
ROUTE         2     1.664     R92C92A.Q0 to     R92C89A.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    1.907   (12.7% logic, 87.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R92C92A.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R92C89A.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_3515 to THE_RESET_HANDLER/SLICE_3515 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3515 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R92C89A.CLK to     R92C89A.Q0 THE_RESET_HANDLER/SLICE_3515 (from clk_200_i_0)
ROUTE         1     0.294     R92C89A.Q0 to     R92C89A.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R92C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R92C89A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    1.090ns is the minimum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|  114.745 MHz|  12  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  315.259 MHz|   5  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  308.737 MHz|   4  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     2.974 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     1.090 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 10 clocks:

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4456
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4456

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 182491 paths, 28 nets, and 54506 connections (99.32% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Tue Nov 03 19:13:20 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/ishra/MUSE_Triggers_FPGA/MUSEtrigger__VetoBM_Shraddha/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.040ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.360ns  (26.7% logic, 73.3% route), 1 logic levels.

 Constraint Details:

      0.360ns physical path delay THE_MEDIA_UPLINK/SLICE_3477 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.040ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3477 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C108B.CLK to   R113C108B.Q1 THE_MEDIA_UPLINK/SLICE_3477 (from clk_100_i)
ROUTE         1     0.264   R113C108B.Q1 to *.FF_TX_D_1_20 THE_MEDIA_UPLINK/tx_k[1] (to clk_100_i)
                  --------
                    0.360   (26.7% logic, 73.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R113C108B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[0]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.391ns  (24.6% logic, 75.4% route), 1 logic levels.

 Constraint Details:

      0.391ns physical path delay THE_MEDIA_UPLINK/SLICE_3477 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.071ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3477 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C108B.CLK to   R113C108B.Q0 THE_MEDIA_UPLINK/SLICE_3477 (from clk_100_i)
ROUTE         1     0.295   R113C108B.Q0 to *A.FF_TX_D_1_8 THE_MEDIA_UPLINK/tx_k[0] (to clk_100_i)
                  --------
                    0.391   (24.6% logic, 75.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R113C108B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.083ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[13]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3474 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.083ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3474 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C108B.CLK to   R112C108B.Q0 THE_MEDIA_UPLINK/SLICE_3474 (from clk_100_i)
ROUTE         1     0.307   R112C108B.Q0 to *.FF_TX_D_1_17 THE_MEDIA_UPLINK/tx_data[13] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3474:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to  R112C108B.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/rx_data[2]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3830 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3830 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C60B.CLK to     R42C60B.Q0 THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3830 (from clk_100_i)
ROUTE         1     0.188     R42C60B.Q0 to *R_R43C59.DIB2 THE_TOOLS/THE_SPI_RELOAD/spi_bram_rd_d[2] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_3830:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R42C60B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C59.CLKB clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_BUS_HANDLER/buf_BUS_DATA_OUT[19]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/RAM1  (to THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/CK_INT +)
                   FF                        THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/RAM1

   Delay:               0.180ns  (53.3% logic, 46.7% route), 2 logic levels.

 Constraint Details:

      0.180ns physical path delay THE_TOOLS/THE_BUS_HANDLER/SLICE_3897 to THE_TOOLS/gen_SPI.THE_SPI/SLICE_1791 meets
      0.064ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.064ns) by 0.116ns

 Physical Path Details:

      Data path THE_TOOLS/THE_BUS_HANDLER/SLICE_3897 to THE_TOOLS/gen_SPI.THE_SPI/SLICE_1791:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R74C62B.CLK to     R74C62B.Q1 THE_TOOLS/THE_BUS_HANDLER/SLICE_3897 (from clk_100_i)
ROUTE        29     0.084     R74C62B.Q1 to     R74C63C.D1 THE_TOOLS/data_0[19]
ZERO_DEL    ---     0.000     R74C63C.D1 to   R74C63C.WDO3 THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/SLICE_1789
ROUTE         1     0.000   R74C63C.WDO3 to    R74C63B.WD1 THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/WD3_INT (to THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/CK_INT)
                  --------
                    0.180   (53.3% logic, 46.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_BUS_HANDLER/SLICE_3897:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R74C62B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_SPI.THE_SPI/SLICE_1791:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R74C63C.CLK clk_100_i
ZERO_DEL    ---     0.000    R74C63C.CLK to   R74C63C.WCKO THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/SLICE_1789
ROUTE         2     0.000   R74C63C.WCKO to    R74C63B.WCK THE_TOOLS/gen_SPI.THE_SPI/PROC_MEM.ram_1_ram_3/CK_INT
                  --------
                    0.495   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_5  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_895 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.120ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_895 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R80C78B.CLK to     R80C78B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_895 (from clk_100_i)
ROUTE         2     0.136     R80C78B.Q0 to *_R79C77.ADB10 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rcount_6 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_895:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R80C78B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R79C77.CLKB clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_13  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.120ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C98C.CLK to     R44C98C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740 (from clk_100_i)
ROUTE         2     0.136     R44C98C.Q1 to *_R43C98.ADA13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wcount_9 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R44C98C.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C98.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_17  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.120ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C98A.CLK to     R44C98A.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738 (from clk_100_i)
ROUTE         2     0.136     R44C98A.Q1 to *R_R43C98.ADA9 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/wcount_5 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R44C98A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C98.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_15  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_946 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.106ns) by 0.126ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_946 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C74B.CLK to     R44C74B.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_946 (from clk_100_i)
ROUTE         2     0.136     R44C74B.Q1 to *_R43C74.ADA11 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_7 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_946:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R44C74B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R43C74.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/reg_med_data_in[3]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.298ns  (32.2% logic, 67.8% route), 1 logic levels.

 Constraint Details:

      0.298ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2266 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.126ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2266 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R80C79B.CLK to     R80C79B.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2266 (from clk_100_i)
ROUTE         1     0.202     R80C79B.Q1 to *R_R79C77.DIA3 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/fifo_data_in[3] (to clk_100_i)
                  --------
                    0.298   (32.2% logic, 67.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/SLICE_2266:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R80C79B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.548 *L_R79C5.CLKOP to *R_R79C77.CLKA clk_100_i
                  --------
                    0.548   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[13]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.323ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay THE_MEDIA_UPLINK/SLICE_3402 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.150ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3402 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103B.CLK to   R109C103B.Q1 THE_MEDIA_UPLINK/SLICE_3402 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.227   R109C103B.Q1 to *106C101.DIA13 THE_MEDIA_UPLINK/fifo_rx_din[13] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.323   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3402:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.150ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.323ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.323ns physical path delay THE_MEDIA_UPLINK/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.150ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103C.CLK to   R109C103C.Q0 THE_MEDIA_UPLINK/SLICE_3398 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.227   R109C103C.Q0 to *R106C101.DIA4 THE_MEDIA_UPLINK/fifo_rx_din[4] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.323   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[12]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.354ns  (27.1% logic, 72.9% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay THE_MEDIA_UPLINK/SLICE_3402 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.181ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3402 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103B.CLK to   R109C103B.Q0 THE_MEDIA_UPLINK/SLICE_3402 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.258   R109C103B.Q0 to *106C101.DIA12 THE_MEDIA_UPLINK/fifo_rx_din[12] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.354   (27.1% logic, 72.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3402:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_55  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.298ns  (32.2% logic, 67.8% route), 1 logic levels.

 Constraint Details:

      0.298ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3369 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.185ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3369 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R107C104B.CLK to   R107C104B.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3369 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.202   R107C104B.Q1 to *R106C101.ADA5 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_1 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.298   (32.2% logic, 67.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R107C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/SLICE_3440 to THE_MEDIA_UPLINK/SLICE_3440 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3440 to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C103B.CLK to   R108C103B.Q0 THE_MEDIA_UPLINK/SLICE_3440 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         4     0.042   R108C103B.Q0 to   R108C103B.D0 THE_MEDIA_UPLINK/reset_word_cnt[0]
CTOF_DEL    ---     0.058   R108C103B.D0 to   R108C103B.F0 THE_MEDIA_UPLINK/SLICE_3440
ROUTE         1     0.000   R108C103B.F0 to  R108C103B.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3440:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_3442 to THE_MEDIA_UPLINK/SLICE_3442 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3442 to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C103A.CLK to   R108C103A.Q0 THE_MEDIA_UPLINK/SLICE_3442 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.043   R108C103A.Q0 to   R108C103A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R108C103A.D0 to   R108C103A.F0 THE_MEDIA_UPLINK/SLICE_3442
ROUTE         1     0.000   R108C103A.F0 to  R108C103A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3442:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R108C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.389ns  (24.7% logic, 75.3% route), 1 logic levels.

 Constraint Details:

      0.389ns physical path delay THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.216ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3397 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C102B.CLK to   R111C102B.Q0 THE_MEDIA_UPLINK/SLICE_3397 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.293   R111C102B.Q0 to *R106C101.DIA2 THE_MEDIA_UPLINK/fifo_rx_din[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.389   (24.7% logic, 75.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R111C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[5]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.392ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay THE_MEDIA_UPLINK/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.219ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3398 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C103C.CLK to   R109C103C.Q1 THE_MEDIA_UPLINK/SLICE_3398 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.296   R109C103C.Q1 to *R106C101.DIA5 THE_MEDIA_UPLINK/fifo_rx_din[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.392   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R109C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[14]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.392ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay THE_MEDIA_UPLINK/SLICE_3403 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.219ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3403 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C102C.CLK to   R110C102C.Q0 THE_MEDIA_UPLINK/SLICE_3403 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.296   R110C102C.Q0 to *106C101.DIA14 THE_MEDIA_UPLINK/fifo_rx_din[14] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.392   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3403:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.799 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.799   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[2]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C107B.CLK to   R110C107B.Q1 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R110C107B.Q1 to   R110C107B.M0 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3445:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.739 *FF_RX_H_CLK_1 to  R110C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.739   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C102A.CLK to   R113C102A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413 (from clk_200_i_0)
ROUTE         2     0.042   R113C102A.Q0 to   R113C102A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]
CTOF_DEL    ---     0.058   R113C102A.D0 to   R113C102A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413
ROUTE         1     0.000   R113C102A.F0 to  R113C102A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/N_18_i_i (to clk_200_i_0)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C102A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C102A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C101A.CLK to   R113C101A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425 (from clk_200_i_0)
ROUTE         4     0.043   R113C101A.Q0 to   R113C101A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R113C101A.D0 to   R113C101A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425
ROUTE         1     0.000   R113C101A.F0 to  R113C101A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C101A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C101A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_RESET_HANDLER/SLICE_3514 to THE_RESET_HANDLER/SLICE_3514 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3514 to THE_RESET_HANDLER/SLICE_3514:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C89A.CLK to     R87C89A.Q0 THE_RESET_HANDLER/SLICE_3514 (from clk_200_i_0)
ROUTE         3     0.043     R87C89A.Q0 to     R87C89A.D0 THE_RESET_HANDLER/reset_cnt[0]
CTOF_DEL    ---     0.058     R87C89A.D0 to     R87C89A.F0 THE_RESET_HANDLER/SLICE_3514
ROUTE         1     0.000     R87C89A.F0 to    R87C89A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R87C89A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3514:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R87C89A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[1]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[2]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3508 to THE_RESET_HANDLER/SLICE_3509 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3508 to THE_RESET_HANDLER/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C82B.CLK to     R94C82B.Q1 THE_RESET_HANDLER/SLICE_3508 (from clk_200_i_0)
ROUTE         1     0.090     R94C82B.Q1 to     R94C82A.M0 THE_RESET_HANDLER/async_sampler[1] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3508:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C82B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C82A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C100C.CLK to   R114C100C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427 (from clk_200_i_0)
ROUTE         8     0.072   R114C100C.Q0 to   R114C100C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R114C100C.C0 to   R114C100C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427
ROUTE         1     0.000   R114C100C.F0 to  R114C100C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R114C100C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3427:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R114C100C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C101C.CLK to   R113C101C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424 (from clk_200_i_0)
ROUTE         3     0.072   R113C101C.Q0 to   R113C101C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]
CTOF_DEL    ---     0.058   R113C101C.C0 to   R113C101C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424
ROUTE         1     0.000   R113C101C.F0 to  R113C101C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/N_1079_i (to clk_200_i_0)
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C101C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3424:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C101C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C103C.CLK to   R113C103C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415 (from clk_200_i_0)
ROUTE         5     0.072   R113C103C.Q0 to   R113C103C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R113C103C.C0 to   R113C103C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415
ROUTE         1     0.000   R113C103C.F0 to  R113C103C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C103C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R113C103C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3509 to THE_RESET_HANDLER/SLICE_3509 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3509 to THE_RESET_HANDLER/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C82A.CLK to     R94C82A.Q0 THE_RESET_HANDLER/SLICE_3509 (from clk_200_i_0)
ROUTE         2     0.092     R94C82A.Q0 to     R94C82A.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C82A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C82A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3510 to THE_RESET_HANDLER/SLICE_3510 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3510 to THE_RESET_HANDLER/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R94C83B.CLK to     R94C83B.Q0 THE_RESET_HANDLER/SLICE_3510 (from clk_200_i_0)
ROUTE         2     0.096     R94C83B.Q0 to     R94C83B.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C83B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R94C83B.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (to clk_200_i_0 +)

   Delay:               0.230ns  (67.0% logic, 33.0% route), 2 logic levels.

 Constraint Details:

      0.230ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.241ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C101C.CLK to   R114C101C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408 (from clk_200_i_0)
ROUTE        42     0.074   R114C101C.Q0 to   R114C101C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.058   R114C101C.C0 to   R114C101C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408
ROUTE         2     0.002   R114C101C.F0 to  R114C101C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast_i (to clk_200_i_0)
                  --------
                    0.230   (67.0% logic, 33.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R114C101C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to  R114C101C.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3512 to THE_RESET_HANDLER/SLICE_3512 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3512 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R114C93A.CLK to    R114C93A.Q0 THE_RESET_HANDLER/SLICE_3512 (from clk_100_i)
ROUTE         2     0.092    R114C93A.Q0 to    R114C93A.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.934ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               0.886ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      0.886ns physical path delay THE_RESET_HANDLER/SLICE_3512 to SLICE_4987 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.001ns skew requirement (totaling -0.048ns) by 0.934ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3512 to SLICE_4987:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R114C93A.CLK to    R114C93A.Q0 THE_RESET_HANDLER/SLICE_3512 (from clk_100_i)
ROUTE         2     0.790    R114C93A.Q0 to     R77C95A.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.886   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_4987:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R77C95A.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               0.690ns  (13.9% logic, 86.1% route), 1 logic levels.

 Constraint Details:

      0.690ns physical path delay THE_RESET_HANDLER/SLICE_3513 to THE_RESET_HANDLER/SLICE_3512 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.542ns skew less
      0.000ns feedback compensation requirement (totaling -0.591ns) by 1.281ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3513 to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R93C89A.CLK to     R93C89A.Q0 THE_RESET_HANDLER/SLICE_3513 (from clk_200_i_0)
ROUTE         1     0.594     R93C89A.Q0 to    R114C93A.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    0.690   (13.9% logic, 86.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3513:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R93C89A.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.488 *L_R79C5.CLKOP to   R114C93A.CLK clk_100_i
                  --------
                    1.103   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.627ns  (15.3% logic, 84.7% route), 1 logic levels.

 Constraint Details:

      0.627ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3506 to THE_RESET_HANDLER/SLICE_3515 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.541ns skew less
      0.000ns feedback compensation requirement (totaling 0.492ns) by 0.135ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3506 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R92C92A.CLK to     R92C92A.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3506 (from clk_100_i)
ROUTE         2     0.531     R92C92A.Q0 to     R92C89A.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.627   (15.3% logic, 84.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R92C92A.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R92C89A.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3515 to THE_RESET_HANDLER/SLICE_3515 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3515 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R92C89A.CLK to     R92C89A.Q0 THE_RESET_HANDLER/SLICE_3515 (from clk_200_i_0)
ROUTE         1     0.090     R92C89A.Q0 to     R92C89A.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R92C89A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R92C89A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.040 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.150 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.207 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 9 clocks:

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4456
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4456
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 182491 paths, 28 nets, and 54506 connections (99.32% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

