#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 30 16:08:54 2021
# Process ID: 921
# Current directory: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2
# Command line: vivado dma_test_pynq.xpr
# Log file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/vivado.log
# Journal file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_test_pynq.xpr
INFO: [Project 1-313] Project file moved from '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myproject_axi_0_1

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6734.961 ; gain = 259.230 ; free physical = 158 ; free virtual = 5777
update_compile_order -fileset sources_1
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- CERN:hls4ml:myproject_axi:1.0 - myproject_axi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /processing_system7_0/IRQ_F2P(intr)
Successfully read diagram <design_1> from BD file </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv CERN:hls4ml:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_1] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_1 (hls4ml-nn 1.0) from revision 2103291755 to revision 2103301605
WARNING: [IP_Flow 19-4706] Upgraded port 'in_r_TDATA' width 32 differs from original width 16
WARNING: [IP_Flow 19-4706] Upgraded port 'out_r_TDATA' width 32 differs from original width 16
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myproject_axi_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myproject_axi_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_1] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_1' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 123,434 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 123,434 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 123,434 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 16:11:26 2021] Launched design_1_axi_dma_0_0_synth_1, design_1_myproject_axi_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_myproject_axi_0_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_1_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 16:11:26 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7332.734 ; gain = 193.730 ; free physical = 3088 ; free virtual = 8495
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
validate_bd_design -force
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_myproject_axi_0_1

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property LOCK_UPGRADE 1 [get_bd_cells /myproject_axi_0]
WARNING: [BD 41-2028] Locking myproject_axi to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_cells myproject_axi_0]
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 myproject_axi_0
endgroup
set_property location {3 806 71} [get_bd_cells myproject_axi_0]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins myproject_axi_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins myproject_axi_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_2' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 163,794 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 163,794 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 163,794 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 18:46:31 2021] Launched design_1_myproject_axi_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_2_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_2_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 18:46:31 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7452.570 ; gain = 0.000 ; free physical = 1281 ; free virtual = 6622
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status 
upgrade_ip -vlnv CERN:hls4ml:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_2] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_2 (hls4ml-nn 1.0) from revision 2103301840 to revision 2103301914
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_2' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 192,663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 192,663 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 192,663 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 19:15:21 2021] Launched design_1_myproject_axi_0_2_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_2_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_2_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 19:15:21 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7517.504 ; gain = 0.000 ; free physical = 2691 ; free virtual = 6314
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 221,482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 19:31:30 2021] Launched synth_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 19:31:30 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7581.535 ; gain = 0.000 ; free physical = 3266 ; free virtual = 6421
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 221,482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 19:51:08 2021] Launched synth_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 19:51:08 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7717.602 ; gain = 0.000 ; free physical = 3120 ; free virtual = 6383
delete_bd_objs [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells myproject_axi_0]
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 myproject_axi_0
endgroup
set_property location {2 811 60} [get_bd_cells myproject_axi_0]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/hdl/verilog/myproject_axi_lshtde.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/hdl/verilog/myproject_axi_lshtde.v' to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/d7c5/hdl/verilog/myproject_axi_lshtde.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/hdl/verilog/myproject_axi_muxsc4.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/hdl/verilog/myproject_axi_muxsc4.v' to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/d7c5/hdl/verilog/myproject_axi_muxsc4.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/hdl/verilog/myproject_axi_shludo.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/hdl/verilog/myproject_axi_shludo.v' to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ipshared/d7c5/hdl/verilog/myproject_axi_shludo.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'myproject_axi_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'myproject_axi_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block myproject_axi_0 
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 221,482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_cells myproject_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 myproject_axi_0
endgroup
set_property location {3 881 52} [get_bd_cells myproject_axi_0]
set_property location {1.5 491 452} [get_bd_cells myproject_axi_0]
set_property location {2 439 719} [get_bd_cells rst_ps7_0_100M]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_4' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myproject_axi_0_4, cache-ID = 581f3c327f5fe47d; cache size = 221,482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 20:06:06 2021] Launched synth_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 20:06:06 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7797.328 ; gain = 47.977 ; free physical = 2846 ; free virtual = 6235
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
upgrade_ip -vlnv CERN:hls4ml:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_4] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_4 (hls4ml-nn 1.0) from revision 2103301950 to revision 2103302335
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_4] -no_script -sync -force -quiet
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_4' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 221,482 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 221,482 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Mar 30 23:37:50 2021] Launched design_1_myproject_axi_0_4_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_4_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_4_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Mar 30 23:37:50 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7842.348 ; gain = 24.012 ; free physical = 2279 ; free virtual = 6197
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_cells myproject_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 myproject_axi_0
endgroup
set_property location {1 451 472} [get_bd_cells myproject_axi_0]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_5' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myproject_axi_0_5, cache-ID = 581f3c327f5fe47d; cache size = 259,131 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 00:09:27 2021] Launched synth_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 00:09:27 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7966.398 ; gain = 52.016 ; free physical = 2927 ; free virtual = 5988
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
regenerate_bd_layout
set_property location {2 596 -72} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S}] [get_bd_cells ila_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
WARNING: [IP_Flow 19-4684] Expected long value for param C_ILA_CLK_FREQ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S}] [get_bd_cells ila_1]
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_1/clk]
validate_bd_design
WARNING: [IP_Flow 19-4684] Expected long value for param C_ILA_CLK_FREQ but, float/scientific notation value 1e+08 is provided. The value is converted to long type(100000000)
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 259,131 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 00:29:04 2021] Launched design_1_ila_1_0_synth_1, design_1_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_1_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_ila_1_0_synth_1/runme.log
design_1_ila_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_ila_0_0_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 00:29:04 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8098.719 ; gain = 0.000 ; free physical = 2015 ; free virtual = 5896
reset_run synth_1
reset_run design_1_ila_1_0_synth_1
reset_run design_1_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 00:30:36 2021] Launched design_1_ila_1_0_synth_1, design_1_ila_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_ila_1_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_ila_1_0_synth_1/runme.log
design_1_ila_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_ila_0_0_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 00:30:36 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
delete_bd_objs [get_bd_cells ila_1]
delete_bd_objs [get_bd_cells ila_0]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /myproject_axi_0]
WARNING: [BD 41-2028] Locking myproject_axi to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets myproject_axi_0_out_r] [get_bd_cells myproject_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 myproject_axi_0
endgroup
set_property location {3 761 96} [get_bd_cells myproject_axi_0]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/in_r] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins myproject_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins myproject_axi_0/ap_clk]
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_6' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 259,131 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 259,131 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 00:40:28 2021] Launched design_1_myproject_axi_0_6_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_6_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_6_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 00:40:28 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8231.652 ; gain = 0.000 ; free physical = 1731 ; free virtual = 5622
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
upgrade_ip -vlnv CERN:hls4ml:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_6] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_6 (hls4ml-nn 1.0) from revision 2103310038 to revision 2103310144
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_6] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_6' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 296,885 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 296,885 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 296,885 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 01:45:52 2021] Launched design_1_myproject_axi_0_6_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_6_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_6_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 01:45:52 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8311.691 ; gain = 0.000 ; free physical = 1002 ; free virtual = 4780
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /myproject_axi_0]
WARNING: [BD 41-2028] Locking myproject_axi to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /myproject_axi_0]
upgrade_ip -vlnv CERN:hls4ml:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_6] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_6 (hls4ml-nn 1.0) from revision 2103310144 to revision 2103311035
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axi_AXILiteS' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_myproject_axi_0_6'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_ARADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_ARREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_ARVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_AWADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_AWREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_AWVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_BREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_BRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_BVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_RDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_RREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_RRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_RVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_WDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_WREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_WSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_AXILiteS_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myproject_axi_0_6'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myproject_axi_0_6' has identified issues that may require user intervention. Please review the upgrade log '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_6] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myproject_axi_0/s_axi_AXILiteS]
Slave segment </myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_6' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 334,639 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 334,639 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 334,639 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 10:37:01 2021] Launched design_1_xbar_1_synth_1, design_1_myproject_axi_0_6_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_1_synth_1/runme.log
design_1_myproject_axi_0_6_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_6_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 10:37:01 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8359.336 ; gain = 10.008 ; free physical = 819 ; free virtual = 5344
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED CONFIG.c_single_interface.VALUE_SRC PROPAGATED CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 364,151 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 364,151 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 2ffc9bfe7131a75f; cache size = 364,151 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 11:20:19 2021] Launched synth_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 11:20:19 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 8413.359 ; gain = 0.000 ; free physical = 3156 ; free virtual = 5702
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_single_interface {0}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_MM2S> at <0x0000_0000 [ 512M ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100.0). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 790b7752258c156a; cache size = 364,151 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = ceabde41dd04c3c5; cache size = 364,151 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 11:30:11 2021] Launched design_1_xbar_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_us_0_synth_1, design_1_auto_us_1_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_auto_us_1_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 11:30:11 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8485.391 ; gain = 0.000 ; free physical = 3065 ; free virtual = 5669
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]'
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins axi_mem_intercon/ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M01_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M02_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S02_ARESETN]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins axi_mem_intercon/S01_ARESETN]
connect_bd_net [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins myproject_axi_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets axi_intc_0_irq] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_intc_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_IRQ_F2P_INTR {0}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
endgroup
group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells myproject_axi_0]
set_property location {5 1489 248} [get_bd_cells hier_0]
startgroup
set_property location {1647 435} [get_bd_intf_ports DDR]
set_property location {1647 455} [get_bd_intf_ports FIXED_IO]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC PROPAGATED] [get_bd_cells hier_0/axi_dma_0]
endgroup
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_nets hier_0/axi_dma_0_mm2s_introut] [get_bd_pins hier_0/mm2s_introut]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_nets hier_0/axi_dma_0_s2mm_introut] [get_bd_pins hier_0/s2mm_introut]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
delete_bd_objs [get_bd_cells xlconcat_0]
set_property location {1 224 208} [get_bd_cells rst_ps7_0_100M]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
reset_run synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 371,612 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 371,612 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 371,612 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_100M_0, cache-ID = 85a00bba3a0be752; cache size = 371,612 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 12:08:24 2021] Launched design_1_xbar_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xbar_1_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_xbar_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 12:08:25 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 8699.074 ; gain = 0.000 ; free physical = 4387 ; free virtual = 7060
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC PROPAGATED] [get_bd_cells hier_0/axi_dma_0]
set_property -dict [list CONFIG.c_mm2s_burst_size {64} CONFIG.c_s2mm_burst_size {64}] [get_bd_cells hier_0/axi_dma_0]
endgroup
report_ip_status -name ip_status 
set_property location {1 191 129} [get_bd_cells hier_0/myproject_axi_0]
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
delete_bd_objs [get_bd_intf_nets hier_0/ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets hier_0/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets hier_0/myproject_axi_0_out_r] [get_bd_cells hier_0/myproject_axi_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hier_0/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hier_0/myproject_axi_0/s_axi_AXILiteS]
Slave segment </hier_0/myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
delete_bd_objs [get_bd_intf_pins hier_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/out_r] [get_bd_intf_pins hier_0/axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins hier_0/axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins hier_0/myproject_axi_0/in_r]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
report_ip_status -name ip_status 
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_7' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 380,251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 380,251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 380,251 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 380,251 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 17:57:55 2021] Launched design_1_axi_dma_0_0_synth_1, design_1_xbar_1_synth_1, design_1_myproject_axi_0_7_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_xbar_1_synth_1/runme.log
design_1_myproject_axi_0_7_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_7_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 17:57:55 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8822.102 ; gain = 0.000 ; free physical = 1798 ; free virtual = 5330
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {128} CONFIG.c_s2mm_burst_size {128}] [get_bd_cells hier_0/axi_dma_0]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 414,708 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 414,708 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 414,708 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 414,708 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Mar 31 18:41:02 2021] Launched design_1_axi_dma_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/design_1_axi_dma_0_0_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Wed Mar 31 18:41:02 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8889.902 ; gain = 0.000 ; free physical = 3503 ; free virtual = 5509
regenerate_bd_layout
write_bd_tcl -force /home/nicolo/design_1.tcl
INFO: [BD 5-148] Tcl file written out </home/nicolo/design_1.tcl>.

startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC USER] [get_bd_cells hier_0/axi_dma_0]
set_property -dict [list CONFIG.c_single_interface {0}] [get_bd_cells hier_0/axi_dma_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
open_run impl_1; report_utilization -file util.rpt -hierarchical -hierarchical_percentages
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00,23 ; elapsed = 00:00:00,23 . Memory (MB): peak = 8907.906 ; gain = 0.000 ; free physical = 568 ; free virtual = 4522
INFO: [Netlist 29-17] Analyzing 1485 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9571.273 ; gain = 25.961 ; free physical = 172 ; free virtual = 3920
Restored from archive | CPU: 1,650000 secs | Memory: 38,088638 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9571.273 ; gain = 25.961 ; free physical = 172 ; free virtual = 3920
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9571.273 ; gain = 0.000 ; free physical = 161 ; free virtual = 3910
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 9801.703 ; gain = 893.797 ; free physical = 160 ; free virtual = 3757
/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2/util.rpt
startgroup
create_report_config -report_name impl_1_place_report_utilization_1 -step place_design -report_type report_utilization -run impl_1
set_property OPTIONS.hierarchical_percentages {true} [get_report_config -of_objects [get_runs impl_1] {impl_1_place_report_utilization_1}]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 00:20:41 2021...
