# RISCV-Processor
Single Stage RISC-V 32-bit Processor made in RISC-V Lab (UE21EC352A - RISC-V Architecture)

## Checklist

| Module | Completed | Verified | EDA Playground Link |
| :------: | :-: | :-: | :----: |
| [Program Counter](src/pc.sv) | Y | [Y](src/tb_pc.sv) | [Link](https://edaplayground.com/x/WcD9) |
| [Adder](src/adder.sv) | Y | [Y](src/tb_adder.sv) | [Link](https://edaplayground.com/x/gt_U) |
| [InstMem](src/InstMem.sv) | Y | [Y](src/tb_InstMem.sv)| [Link](https://edaplayground.com/x/GLpz) |
| [2:1 MUX](src/mux21.sv) | Y | [Y](src/tb_mux21.sv) | [Link](https://edaplayground.com/x/p8Cz) |
| [Inst. Fetch](src/IF.sv) | Y | [Y](src/tb_IF.sv) | [Link](https://edaplayground.com/x/r3zg) |
| [Decoder](src/decoder.sv) | Y | [Y](src/tb_decoder.sv) |  [Link](https://edaplayground.com/x/Nas8) |
| [Register File](src/RegisterFile.sv) | Y | [Y](src/tb_RegisterFile.sv) | [Link](https://edaplayground.com/x/uuSe) |
| [Sign Extender](src/SignExtender.sv) | Y | [Y](src/tb_SignExtender.sv) | [Link](https://edaplayground.com/x/scsg) |
| [Inst. Decode](src/ID.sv) | Y | [Y](src/tb_ID.sv) | [Link](https://edaplayground.com/x/Xwvw) |
| [ALU](src/ALU.sv) | Y | [Y](src/tb_ALU.sv) | [Link](https://edaplayground.com/x/UEmr) |
| [Branch Control](src/branch_control.sv) | Y | [Y](src/tb_branch_control.sv) | [Link](https://edaplayground.com/x/AxsV) |
| [Inst. Execute](src/IE.sv) | Y | [Y](src/tb_IE.sv) | [Link](https://edaplayground.com/x/CnWQ) |
| [3:1 MUX](src/mux31.sv) | Y | [Y](src/tb_mux31.sv) | [Link](https://edaplayground.com/x/naRb) |
| [Data Memory](src/DataMem.sv) | Y | [Y](src/tb_DataMem.sv) | [Link](https://edaplayground.com/x/Nm7W) |
| [Control Unit](src/controller.sv) | Y | [Y](src/tb_controller.sv) | [Link](https://edaplayground.com/x/P9iS) |
| [Datapath](src/datapath.sv) | Y | N | [Link]() |
| [Memory Controller](src/mem_controller.sv) | Y | N | [Link]() |
