<root><simulation><result_generated_time />2023-05-17 20:18:56<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 150, 'OX': 150, 'IY': 152, 'IX': 152, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />6480000<total_data_size_element />{'W': 288, 'I': 739328, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 8.764716066481995, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 6), ('FX', 3), ('OX', 5), ('OX', 5), ('OY', 5), ('OY', 30)], [('FY', 3)], []]<I />[[('OX', 6), ('FX', 3), ('OX', 5)], [('OX', 5), ('OY', 5), ('OY', 30), ('FY', 3)], []]<O />[[('OX', 6), ('FX', 3)], [('OX', 5), ('OX', 5), ('OY', 5), ('OY', 30), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 22500, 1, 1], 'I': [1.0, 2.96, 2.96, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [256, 184832, 184832], 'O': [48, 180000, 180000], 'O_partial': [48, 180000, 0], 'O_final': [0, 0, 180000]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.5, 0.18, 0.0], 'O': [0.09, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.35, 0.0], 'I': [0.5, 0.35, 0.0], 'O': [0.09, 0.35, 0.0]}<effective_mem_size_bit />{'W': [24, 24, 72], 'I': [256, 184832, 184832], 'O': [48, 180000, 180000], 'O_partial': [48, 180000, 0], 'O_final': [0, 0, 180000]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1080000, 288], [18432, 288], [288, 0]]<I />[[6480000, 2188800], [17510400, 739328], [739328, 0]]<O />[[(5760000, 6480000), (2160000, 1440000)], [(11520000, 17280000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (2160000, 1440000)], [(11520000, 17280000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[135000, 36], [1152, 18], [1, 0]]<I />[[810000, 273600], [1094400, 46208], [2888, 0]]<O />[[(720000, 810000), (270000, 180000)], [(720000, 1080000), (45000, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [270000, 180000]), ([720000, 1080000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [45000, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />6480000<idle />408240000</mac_count></basic_info><energy><total_energy />34661112.8<mem_energy_breakdown><W />[44.8, 32.0, 0.0]<I />[371.2, 29878.4, 3846.4]<O />[694.4, 45219.2, 3747.2]</mem_energy_breakdown><MAC_energy><active_MAC />14165280.0<idle_MAC />20412000.0<total />34577280.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0148<utilization_without_data_loading />0.0156<utilization_spatial />0.0156<utilization_temporal_with_data_loading />0.9458<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />6851200<latency_cycle_without_data_loading />6480000<ideal_computing_cycle />6480000<data_loading><load_cycle_total />371200<load_cycle_individual />{'W': [384, 1152, 0], 'I': [512, 369664, 0]}<load_cycle_combined />{'W': 1152, 'I': 369664}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-6479968], [-4320000, -4319232], [-6480000, -6480000]], 'I': [[-6479968], [-6189248, -5325632], [-6480000, -6480000]], 'O': [[-6480000], [-6120000, -5400000], [-6120000, -6457504]]}<mem_stall_cycle_shared />{'W': [[-6479968], [-4320000, 0], [0, 0]], 'I': [[-6479968], [-6189248, 0], [0, 0]], 'O': [[-6480000], [-6120000, -5400000], [-6120000, -6457504]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [256, 184832, 184832], 'O': [48, 180000, 180000], 'O_partial': [48, 180000, 0], 'O_final': [0, 0, 180000]}<data_size_each_level_total />{'W': [1536, 72, 72], 'I': [2048, 184832, 184832], 'O': [384, 180000, 180000]}<loop_cycles_each_level />{'W': [67500, 202500, 202500], 'I': [90, 202500, 202500], 'O': [18, 202500, 202500]}<top_ir_loop_size />{'W': [3750, 1, 1], 'I': [1, 3, 1], 'O': [3, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 2.8], [22.8, 7.3], [7.3, 7.3]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.3], [85.3, 0.0], [0.0, 0.0]], 'I': [[8.0, 2.8], [22.8, 21.9], [21.9, 7.3]], 'O': [[8.0, 8.0], [64.0, 21.3], [21.3, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 2.8], [22.8, 7.3], [7.3, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [51.2, 28.7], [7.3, 7.1]], 'I': [[8.0, 2.8], [51.2, 28.7], [7.3, 7.1]], 'O': [[8.0, 2.7], [51.2, 28.7], [7.3, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 202500], [67500, 67500, 3], [202500, 202500, 1]], 'I': [[1, 1, 202500], [90, 90, 2250], [202500, 202500, 1]], 'O': [[1, 1, 202500], [18, 18, 11250], [202500, 202500, 1]]}<trans_time_real />{'W': [[0, 1, 202500], [[0, 67500, 3], [12, 67500, 3]], [[36, 202500, 1], [2, 202500, 1]]], 'I': [[0, 1, 202500], [[4, 90, 2250], [16, 90, 2250]], [[11552, 202500, 1], [722, 202500, 1]]], 'O': [[0, 1, 202500], [[1, 18, 11250], [3, 18, 11250]], [[11250, 202500, 1], [703, 202500, 1]]]}<single_stall_cycle />{'W': [[-1], [-67500, -67488], [-202464, -202498]], 'I': [[-1], [-86, -74], [-190948, -201778]], 'O': [[-1], [-17, -15], [-191250, -201797]]}<single_stall_count />{'W': [202499, 2, 0], 'I': [202499, 2249, 0], 'O': [202500, 11250, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [24, 0], 'I': [35984, 0], 'O': [33750, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-202500, -202500], [-191250, -202500]], 1: [[-132742, -202500], [-168750, -191250]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />103.6<mem_area />100.1<mem_area_percentage />96.6 %</area></results><elapsed_time_second />1</simulation></root>