
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12211 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2039.363 ; gain = 200.711 ; free physical = 130 ; free virtual = 2282
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:7]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:578]
WARNING: [Synth 8-6014] Unused sequential element data_in_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:309]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:473]
WARNING: [Synth 8-6014] Unused sequential element tx_data_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:474]
WARNING: [Synth 8-6014] Unused sequential element counter_disp_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:475]
WARNING: [Synth 8-6014] Unused sequential element disp_in_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:89]
WARNING: [Synth 8-6014] Unused sequential element code6b_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:486]
WARNING: [Synth 8-6014] Unused sequential element code6b_unbalanced_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:89]
WARNING: [Synth 8-6014] Unused sequential element code4b_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:492]
WARNING: [Synth 8-6014] Unused sequential element code4b_unbalanced_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:493]
WARNING: [Synth 8-6014] Unused sequential element alt7_rd0_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:494]
WARNING: [Synth 8-6014] Unused sequential element alt7_rd1_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:495]
WARNING: [Synth 8-6014] Unused sequential element tx_done_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:86]
WARNING: [Synth 8-6014] Unused sequential element readable_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:185]
WARNING: [Synth 8-6014] Unused sequential element produce_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:533]
WARNING: [Synth 8-6014] Unused sequential element consume_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:198]
WARNING: [Synth 8-6014] Unused sequential element level0_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:186]
WARNING: [Synth 8-6014] Unused sequential element storage_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:583]
INFO: [Synth 8-6155] done synthesizing module 'top' (1#1) [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:4]
WARNING: [Synth 8-3331] design top has unconnected port serial_rx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2101.117 ; gain = 262.465 ; free physical = 215 ; free virtual = 2301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2104.082 ; gain = 265.430 ; free physical = 186 ; free virtual = 2297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2104.082 ; gain = 265.430 ; free physical = 186 ; free virtual = 2297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2104.082 ; gain = 0.000 ; free physical = 137 ; free virtual = 2305
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.xdc]
Finished Parsing XDC File [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.809 ; gain = 0.000 ; free physical = 111 ; free virtual = 2225
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.809 ; gain = 0.000 ; free physical = 106 ; free virtual = 2225
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2204.809 ; gain = 366.156 ; free physical = 172 ; free virtual = 2288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2204.809 ; gain = 366.156 ; free physical = 169 ; free virtual = 2289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2204.809 ; gain = 366.156 ; free physical = 168 ; free virtual = 2289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 153 ; free virtual = 2282
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port serial_rx
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_latch_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 127 ; free virtual = 2272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 116 ; free virtual = 2147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 123 ; free virtual = 2146
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 122 ; free virtual = 2145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.v:88]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 139 ; free virtual = 2144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 137 ; free virtual = 2144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 133 ; free virtual = 2145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 133 ; free virtual = 2145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 133 ; free virtual = 2145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 133 ; free virtual = 2145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |     2|
|5     |LUT4 |     5|
|6     |LUT6 |     4|
|7     |FDRE |    11|
|8     |FDSE |     1|
|9     |IBUF |     1|
|10    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    30|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 133 ; free virtual = 2145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2204.812 ; gain = 265.434 ; free physical = 182 ; free virtual = 2199
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2204.812 ; gain = 366.160 ; free physical = 168 ; free virtual = 2200
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2204.812 ; gain = 0.000 ; free physical = 153 ; free virtual = 2245
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.812 ; gain = 0.000 ; free physical = 135 ; free virtual = 2176
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:13 . Memory (MB): peak = 2204.812 ; gain = 618.117 ; free physical = 255 ; free virtual = 2390
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.812 ; gain = 0.000 ; free physical = 245 ; free virtual = 2389
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/comunicacion_uart_8b10b/build/top.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 15:29:12 2020...
