HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Controller_Dual_SPI
Implementation;Synthesis|| CD276 ||@W:Map for port i_stm32_tx_count of component controller_headstage not found||Controller_Dual_SPI.srr(23);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/23||Controller_Headstage.vhd(23);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/23
Implementation;Synthesis|| CD276 ||@W:Map for port o_stm32_tx_byte of component controller_headstage not found||Controller_Dual_SPI.srr(24);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/24||Controller_Headstage.vhd(24);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/24
Implementation;Synthesis|| CD276 ||@W:Map for port o_stm32_tx_dv of component controller_headstage not found||Controller_Dual_SPI.srr(25);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/25||Controller_Headstage.vhd(25);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/25
Implementation;Synthesis|| CD276 ||@W:Map for port o_stm32_tx_ready of component controller_headstage not found||Controller_Dual_SPI.srr(26);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/26||Controller_Headstage.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/26
Implementation;Synthesis|| CD276 ||@W:Map for port o_stm32_rx_count of component controller_headstage not found||Controller_Dual_SPI.srr(27);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/27||Controller_Headstage.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/29
Implementation;Synthesis|| CD276 ||@W:Map for port o_stm32_rx_dv of component controller_headstage not found||Controller_Dual_SPI.srr(28);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/28||Controller_Headstage.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/30
Implementation;Synthesis|| CD276 ||@W:Map for port o_stm32_rx_byte_rising of component controller_headstage not found||Controller_Dual_SPI.srr(29);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/29||Controller_Headstage.vhd(31);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/31
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_data of component controller_headstage not found||Controller_Dual_SPI.srr(30);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/30||Controller_Headstage.vhd(34);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/34
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_we of component controller_headstage not found||Controller_Dual_SPI.srr(31);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/31||Controller_Headstage.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/35
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_re of component controller_headstage not found||Controller_Dual_SPI.srr(32);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/32||Controller_Headstage.vhd(36);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/36
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_q of component controller_headstage not found||Controller_Dual_SPI.srr(33);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/33||Controller_Headstage.vhd(37);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/37
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_empty of component controller_headstage not found||Controller_Dual_SPI.srr(34);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/34||Controller_Headstage.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/38
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_full of component controller_headstage not found||Controller_Dual_SPI.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/35||Controller_Headstage.vhd(39);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/39
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_aempty of component controller_headstage not found||Controller_Dual_SPI.srr(36);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/36||Controller_Headstage.vhd(40);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/40
Implementation;Synthesis|| CD276 ||@W:Map for port o_fifo_afull of component controller_headstage not found||Controller_Dual_SPI.srr(37);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/37||Controller_Headstage.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/41
Implementation;Synthesis|| CD276 ||@W:Map for port i_rhd64_tx_count of component controller_headstage not found||Controller_Dual_SPI.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/38||Controller_Headstage.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/50
Implementation;Synthesis|| CD276 ||@W:Map for port o_rhd64_tx_byte of component controller_headstage not found||Controller_Dual_SPI.srr(39);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/39||Controller_Headstage.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/51
Implementation;Synthesis|| CD276 ||@W:Map for port o_rhd64_tx_dv of component controller_headstage not found||Controller_Dual_SPI.srr(40);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/40||Controller_Headstage.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/52
Implementation;Synthesis|| CD276 ||@W:Map for port o_rhd64_tx_ready of component controller_headstage not found||Controller_Dual_SPI.srr(41);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/41||Controller_Headstage.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/53
Implementation;Synthesis|| CD276 ||@W:Map for port o_rhd64_rx_count of component controller_headstage not found||Controller_Dual_SPI.srr(42);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/42||Controller_Headstage.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/56
Implementation;Synthesis|| CD276 ||@W:Map for port o_rhd64_rx_dv of component controller_headstage not found||Controller_Dual_SPI.srr(43);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/43||Controller_Headstage.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/57
Implementation;Synthesis|| CD276 ||@W:Map for port io_rhd64_rx_byte_rising of component controller_headstage not found||Controller_Dual_SPI.srr(44);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/44||Controller_Headstage.vhd(58);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/58
Implementation;Synthesis|| CD276 ||@W:Map for port io_rhd64_rx_byte_falling of component controller_headstage not found||Controller_Dual_SPI.srr(45);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/45||Controller_Headstage.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/59
Implementation;Synthesis|| CD730 ||@W:Component declaration has 10 ports but entity declares 33 ports||Controller_Dual_SPI.srr(46);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/46||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_rhd64_rx_dv of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/47||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_rhd64_rx_count of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/48||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_rhd64_tx_ready of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/49||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_rhd64_tx_dv of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/50||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_rhd64_tx_byte of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/51||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_afull of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/52||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_aempty of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/53||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_full of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/54||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_empty of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(55);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/55||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_q of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/56||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_re of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/57||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_we of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/58||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_fifo_data of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/59||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_stm32_rx_byte_rising of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/60||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_stm32_rx_dv of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/61||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_stm32_rx_count of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/62||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_stm32_tx_ready of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/63||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_stm32_tx_dv of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/64||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CD326 ||@W:Port o_stm32_tx_byte of entity work.controller_headstage is unconnected. If a port needs to remain unconnected, use the keyword open.||Controller_Dual_SPI.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/65||Controller_Dual_SPI.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Dual_SPI.vhd'/linenumber/56
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Controller_Dual_SPI.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/67||Controller_Headstage.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/227
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_rst_l is not in sensitivity list.||Controller_Dual_SPI.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/68||Controller_Headstage.vhd(229);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/229
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Controller_Dual_SPI.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/69||Controller_Headstage.vhd(253);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/253
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_rst_l is not in sensitivity list.||Controller_Dual_SPI.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/70||Controller_Headstage.vhd(255);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/255
Implementation;Synthesis|| CD638 ||@W:Signal int_fifo_data is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/71||Controller_Headstage.vhd(127);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/127
Implementation;Synthesis|| CD638 ||@W:Signal int_fifo_we is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/72||Controller_Headstage.vhd(128);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/128
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_spi_clk is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/73||Controller_Headstage.vhd(136);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/136
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_spi_miso is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/74||Controller_Headstage.vhd(137);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/137
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_spi_mosi is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/75||Controller_Headstage.vhd(138);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/138
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_spi_cs_n is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/76||Controller_Headstage.vhd(139);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/139
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_tx_count is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/77||Controller_Headstage.vhd(140);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/140
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_rx_count is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/78||Controller_Headstage.vhd(144);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/144
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/79||Controller_Headstage.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/145
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_rx_byte_rising is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/80||Controller_Headstage.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/146
Implementation;Synthesis|| CD638 ||@W:Signal int_rhd64_rx_byte_falling is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/81||Controller_Headstage.vhd(147);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_spi_clk is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/82||Controller_Headstage.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_spi_miso is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/83||Controller_Headstage.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/150
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_spi_mosi is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/84||Controller_Headstage.vhd(151);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/151
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_spi_cs_n is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/85||Controller_Headstage.vhd(152);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/152
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_tx_count is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/86||Controller_Headstage.vhd(153);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/153
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_rx_count is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/87||Controller_Headstage.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal int_stm32_rx_dv is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/88||Controller_Headstage.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/158
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Controller_Dual_SPI.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/93||SPI_Master.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/70
Implementation;Synthesis|| CG290 ||@W:Referenced variable w_cpol is not in sensitivity list.||Controller_Dual_SPI.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/94||SPI_Master.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/77
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Controller_Dual_SPI.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/95||SPI_Master.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/183
Implementation;Synthesis|| CG290 ||@W:Referenced variable w_cpol is not in sensitivity list.||Controller_Dual_SPI.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/96||SPI_Master.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal int_tx_byte is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/100||Controller_RHD64.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_RHD64.vhd'/linenumber/98
Implementation;Synthesis|| CD638 ||@W:Signal int_tx_dv is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/101||Controller_RHD64.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_RHD64.vhd'/linenumber/99
Implementation;Synthesis|| CD638 ||@W:Signal int_tx_ready is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/102||Controller_RHD64.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_RHD64.vhd'/linenumber/100
Implementation;Synthesis|| CD638 ||@W:Signal int_fifo_q is undriven. Either assign the signal a value or remove the signal declaration.||Controller_Dual_SPI.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/103||Controller_RHD64.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_RHD64.vhd'/linenumber/103
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Controller_Dual_SPI.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/126||SPI_Master.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/70
Implementation;Synthesis|| CG290 ||@W:Referenced variable w_cpol is not in sensitivity list.||Controller_Dual_SPI.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/127||SPI_Master.vhd(77);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/77
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Controller_Dual_SPI.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/128||SPI_Master.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/183
Implementation;Synthesis|| CG290 ||@W:Referenced variable w_cpol is not in sensitivity list.||Controller_Dual_SPI.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/129||SPI_Master.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master.vhd'/linenumber/186
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data_to_send_2(15 downto 0). Make sure that there are no unused intermediate registers.||Controller_Dual_SPI.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/134||Controller_Headstage.vhd(255);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/255
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 16 of counter_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Controller_Dual_SPI.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/135||Controller_Headstage.vhd(255);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\Controller_Headstage.vhd'/linenumber/255
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/141||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of r_TX_Count(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/142||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/143||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of r_TX_Count(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/144||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/145||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of r_TX_Count(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/146||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/153||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of r_TX_Count(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/154||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/155||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of r_TX_Count(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/156||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/157||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of r_TX_Count(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/158||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit r_TX_Count(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Controller_Dual_SPI.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/165||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of r_TX_Count(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Controller_Dual_SPI.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/166||SPI_Master_CS.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\hdl\SPI_Master_CS.vhd'/linenumber/146
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Controller_Dual_SPI|i_Clk which controls 298 sequential elements including Controller_Headstage_1.Controller_RHD64_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Controller_Dual_SPI.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/246||spi_master.vhd(72);liberoaction://cross_probe/hdl/file/'c:\users\david\desktop\wifi headstage git\wifiheadstage\wifiheadstage roussel\fpga_controller\hdl\spi_master.vhd'/linenumber/72
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Controller_Dual_SPI|i_Clk with period 10.00ns. Please declare a user-defined clock on object "p:i_Clk"||Controller_Dual_SPI.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/427||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Controller_Dual_SPI.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/443||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Controller_Dual_SPI.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr'/linenumber/445||null;null
Implementation;Compile;RootName:Controller_Dual_SPI
Implementation;Compile||(null)||Please refer to the log file for details about 9 Warning(s)||Controller_Dual_SPI_compile_log.rpt;liberoaction://open_report/file/Controller_Dual_SPI_compile_log.rpt||(null);(null)
