$date
	Tue Nov 13 19:02:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FA_TB $end
$var wire 1 ! t_s $end
$var wire 1 " t_cout $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$var reg 1 % t_cin $end
$scope module I1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 & W3 $end
$var wire 1 ' W2 $end
$var wire 1 ( W1 $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$scope module A1 $end
$var wire 1 % i1 $end
$var wire 1 ' o $end
$var wire 1 ( i0 $end
$upscope $end
$scope module A2 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 & o $end
$upscope $end
$scope module O1 $end
$var wire 1 ' i0 $end
$var wire 1 & i1 $end
$var wire 1 " o $end
$upscope $end
$scope module X1 $end
$var wire 1 # i0 $end
$var wire 1 $ i1 $end
$var wire 1 ( o $end
$upscope $end
$scope module X2 $end
$var wire 1 ( i0 $end
$var wire 1 % i1 $end
$var wire 1 ! o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1(
0%
1$
#15
1"
1'
0!
1%
#20
0"
0'
1!
0%
0$
1#
#25
1"
1'
0!
1%
#30
0'
1&
0(
0%
1$
#35
1!
1%
#40
0"
0!
0&
0%
0$
0#
