// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weincg_H__
#define __myip_v1_0_HLS_weincg_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weincg_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weincg_ram) {
        ram[0] = "0b00111110001010101100110010111010";
        ram[1] = "0b00111110001011100000100001010010";
        ram[2] = "0b00111110000111110111110001001110";
        ram[3] = "0b00111110000111101100110111000001";
        ram[4] = "0b00111101110110000000110010000010";
        ram[5] = "0b10111110000100101010001001010010";
        ram[6] = "0b00111101101100000101110100101011";
        ram[7] = "0b00111101101110010100110010000000";
        ram[8] = "0b10111110000110100100010011001110";
        ram[9] = "0b00111100111111111001111111011000";
        ram[10] = "0b10111110000101110010000001011110";
        ram[11] = "0b00111101110000011000000100101100";
        ram[12] = "0b00111110011001001011111110001101";
        ram[13] = "0b10111110001110101000110100000111";
        ram[14] = "0b00111101111001001011100000110001";
        ram[15] = "0b10111101111111001110110110110110";
        ram[16] = "0b00111101100111011101001110100101";
        ram[17] = "0b00111101111110011100011001010111";
        ram[18] = "0b10111101111001101100000011011100";
        ram[19] = "0b00111101101101111100101100101100";
        ram[20] = "0b10111101100010111111000001010110";
        ram[21] = "0b00111110001110110111011000100010";
        ram[22] = "0b00111101011010101110101101111100";
        ram[23] = "0b00111110000010000000101011101011";
        ram[24] = "0b00111110010011010010111101101001";
        ram[25] = "0b00111101100001000010000100101111";
        ram[26] = "0b00111101001010101010110101101110";
        ram[27] = "0b10111101000110110111010110010110";
        ram[28] = "0b00111100000100010000101001101011";
        ram[29] = "0b10111110001011000110101100000100";
        ram[30] = "0b10111110000111001110100111111001";
        ram[31] = "0b10111100011110011111101101001100";
        ram[32] = "0b10111110000111001010111011011000";
        ram[33] = "0b00111110011111010110001010110111";
        ram[34] = "0b10111110000100010000010100111101";
        ram[35] = "0b00111101000101011001111011111101";
        ram[36] = "0b00111101100010100100010111000100";
        ram[37] = "0b10111110000010111011110110101011";
        ram[38] = "0b00111101111101011000000011110000";
        ram[39] = "0b10111101101001111000111101000010";
        ram[40] = "0b10111110000011100100001100000000";
        ram[41] = "0b10111101110110101010010100000000";
        ram[42] = "0b10111100111000101110001100011101";
        ram[43] = "0b10111101101011010101101110010011";
        ram[44] = "0b00111101011100010000000001110100";
        ram[45] = "0b10111101111100011111100101110000";
        ram[46] = "0b10111110010001011000011100101001";
        ram[47] = "0b10111110011000100110100000110111";
        ram[48] = "0b10111100101000011101111101100100";
        ram[49] = "0b10111101100101101110111110001001";
        ram[50] = "0b00111100001101010111001111101111";
        ram[51] = "0b10111110101100101110011011111111";
        ram[52] = "0b00111110011000000001101111011001";
        ram[53] = "0b10111110000111111000101100010010";
        ram[54] = "0b00111100010011001011100111010111";
        ram[55] = "0b10111110010100001010011101011001";
        ram[56] = "0b10111101100000010001010010000101";
        ram[57] = "0b10111101011001011110111011011100";
        ram[58] = "0b00111101101000101010001010101111";
        ram[59] = "0b00111110001010101011100011011000";
        ram[60] = "0b10111101111011000010011101001100";
        ram[61] = "0b10111011111011000001110010110001";
        ram[62] = "0b10111101100000001000101010111010";
        ram[63] = "0b00111100100110011110100100110100";
        ram[64] = "0b00111101100110010011100100100011";
        ram[65] = "0b10111101100111101001100001010000";
        ram[66] = "0b00111100101000101100101011010101";
        ram[67] = "0b00111101011010101100010110001111";
        ram[68] = "0b00111101100111100111011010110111";
        ram[69] = "0b00111101101000000100101111100001";
        ram[70] = "0b00111110000100010001111110110110";
        ram[71] = "0b10111101111010110011011110001101";
        ram[72] = "0b10111101101010000111001010001111";
        ram[73] = "0b10111101000010001000101101001100";
        ram[74] = "0b10111110001111011110011110011101";
        ram[75] = "0b10111110001111110111011011101011";
        ram[76] = "0b10111110000110011111000101011011";
        ram[77] = "0b00111101101010110100101001111011";
        ram[78] = "0b10111101101011010101111111111100";
        ram[79] = "0b10111101111001001001001010010111";
        ram[80] = "0b00111100000001110100110111101101";
        ram[81] = "0b10111110000000100101111001010011";
        ram[82] = "0b10111110011110100101111001011011";
        ram[83] = "0b00111101111010000011010101100111";
        ram[84] = "0b10111110000101010011000101100100";
        ram[85] = "0b00111110001011101111100100110000";
        ram[86] = "0b10111101101110100010010100011110";
        ram[87] = "0b10111101011101011101011000110010";
        ram[88] = "0b10111101101110001011011010000000";
        ram[89] = "0b10111101101100111000001000001101";
        ram[90] = "0b00111101101100110100011100001111";
        ram[91] = "0b00111110001011100001001011110110";
        ram[92] = "0b10111110000010110100000000011001";
        ram[93] = "0b10111110000011100010011000011001";
        ram[94] = "0b10111101001110000011011010010101";
        ram[95] = "0b10111101101001100101100011100010";
        ram[96] = "0b00111101100000110000101001000110";
        ram[97] = "0b10111101110101110001011110100100";
        ram[98] = "0b10111110000100110001111110111000";
        ram[99] = "0b00111110001011111111111001001100";
        ram[100] = "0b00111101101010011101110101010000";
        ram[101] = "0b10111100101011100011010000010101";
        ram[102] = "0b00111110000111100100000100111010";
        ram[103] = "0b10111101110100000101100011110001";
        ram[104] = "0b10111110000011011111111110101000";
        ram[105] = "0b00111101110101000101110000110101";
        ram[106] = "0b00111010100111011100000101101010";
        ram[107] = "0b00111110001011000000110100100101";
        ram[108] = "0b00111100010111111011101010000010";
        ram[109] = "0b00111101011011011111000100000111";
        ram[110] = "0b10111101100111011101010100000010";
        ram[111] = "0b10111101101001011000011010010001";
        ram[112] = "0b00111101011011011010000010100010";
        ram[113] = "0b10111101101001111101000101110000";
        ram[114] = "0b00111101100110010101010100111001";
        ram[115] = "0b00111100100000001100011100010011";
        ram[116] = "0b10111110001101010001100100010111";
        ram[117] = "0b00111110010110001010100100111010";
        ram[118] = "0b00111100101110111101100010101000";
        ram[119] = "0b10111101110001111111110000111000";
        ram[120] = "0b00111110001011101011100011111111";
        ram[121] = "0b10111110000001001001111111011001";
        ram[122] = "0b00111100000001011000000100110111";
        ram[123] = "0b10111110101100100111100101110111";
        ram[124] = "0b10111101000101101010010000111010";
        ram[125] = "0b00111011101110001100110110110100";
        ram[126] = "0b10111110001110001110101101111101";
        ram[127] = "0b00111100111111011011111011001011";
        ram[128] = "0b10111101111101001000110100011101";
        ram[129] = "0b10111101011011111000110000010010";
        ram[130] = "0b00111101101000100100110100101011";
        ram[131] = "0b00111100110001010001010111111111";
        ram[132] = "0b10111110010011011110001100111010";
        ram[133] = "0b10111110000100000110011111100011";
        ram[134] = "0b10111100101110101000000100101111";
        ram[135] = "0b00111110001001001101101010011110";
        ram[136] = "0b10111100110100111101110110000101";
        ram[137] = "0b10111101110000011010100111010001";
        ram[138] = "0b00111101101000101111010111110000";
        ram[139] = "0b00111101111010000011000101101000";
        ram[140] = "0b10111110001001101110100001010110";
        ram[141] = "0b10111110010001010110101011111111";
        ram[142] = "0b00111110010011010011011010101001";
        ram[143] = "0b10111100111111001000001110011011";
        ram[144] = "0b10111101111101010000010110000101";
        ram[145] = "0b10111100001000111111100010100101";
        ram[146] = "0b00111110010001100010101001101000";
        ram[147] = "0b00111110010110111000011110000101";
        ram[148] = "0b00111101110010101000011000000010";
        ram[149] = "0b10111100000001010011001001100111";
        ram[150] = "0b00111011100000110111111010001100";
        ram[151] = "0b10111011011111011110011011010001";
        ram[152] = "0b10111101110100010101011110101000";
        ram[153] = "0b10111101111001110001010011010000";
        ram[154] = "0b00111100011110101000000010011110";
        ram[155] = "0b10111101000001100100110010001111";
        ram[156] = "0b10111110000010110100100010000100";
        ram[157] = "0b00111100101001011101100101110101";
        ram[158] = "0b10111110000100001110110111110001";
        ram[159] = "0b00111100111111011111010000010100";
        ram[160] = "0b10111110000110011101110010100111";
        ram[161] = "0b00111110100100011111101100010010";
        ram[162] = "0b10111110010011001110100100110100";
        ram[163] = "0b10111101101011011100110111110010";
        ram[164] = "0b00111110100001000011001111111010";
        ram[165] = "0b00111100111110111111111101110010";
        ram[166] = "0b00111101110101110010000001100110";
        ram[167] = "0b00111110101001111000111010111101";
        ram[168] = "0b00111110000110111011111000111111";
        ram[169] = "0b00111101101011011010010111110110";
        ram[170] = "0b10111110000111011010111100000001";
        ram[171] = "0b10111110000011101100101100001010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weincg) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weincg_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weincg) {
meminst = new myip_v1_0_HLS_weincg_ram("myip_v1_0_HLS_weincg_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weincg() {
    delete meminst;
}


};//endmodule
#endif
