package model.cells;

/**
 * This class represents the logical cells
 * within the logical tiles,
 * which are present within out FPGA
 *  
 */
public class LogicCell
{

}
