{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 22 11:03:13 2021 " "Info: Processing started: Wed Sep 22 11:03:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Info: Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Info: Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/user/Desktop/TEST/i2c_master.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1-first " "Info: Found design unit 1: P1-first" {  } { { "P1.vhd" "" { Text "C:/Users/user/Desktop/TEST/P1.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P1 " "Info: Found entity 1: P1" {  } { { "P1.vhd" "" { Text "C:/Users/user/Desktop/TEST/P1.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2-first " "Info: Found design unit 1: P2-first" {  } { { "P2.vhd" "" { Text "C:/Users/user/Desktop/TEST/P2.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P2 " "Info: Found entity 1: P2" {  } { { "P2.vhd" "" { Text "C:/Users/user/Desktop/TEST/P2.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3-first " "Info: Found design unit 1: P3-first" {  } { { "P3.vhd" "" { Text "C:/Users/user/Desktop/TEST/P3.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 P3 " "Info: Found entity 1: P3" {  } { { "P3.vhd" "" { Text "C:/Users/user/Desktop/TEST/P3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vhdl2-first " "Info: Found design unit 1: Vhdl2-first" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Vhdl2 " "Info: Found entity 1: Vhdl2" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vhdl2 " "Info: Elaborating entity \"Vhdl2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read Vhdl2.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at Vhdl2.vhd(15): object \"data_read\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_write Vhdl2.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at Vhdl2.vhd(15): used implicit default value for signal \"data_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error Vhdl2.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at Vhdl2.vhd(19): object \"error\" assigned a value but never read" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev1 Vhdl2.vhd(30) " "Warning (10492): VHDL Process Statement warning at Vhdl2.vhd(30): signal \"prev1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev1 Vhdl2.vhd(31) " "Warning (10492): VHDL Process Statement warning at Vhdl2.vhd(31): signal \"prev1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev2 Vhdl2.vhd(31) " "Warning (10492): VHDL Process Statement warning at Vhdl2.vhd(31): signal \"prev2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_done Vhdl2.vhd(27) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(27): inferring latch(es) for signal or variable \"i2c_done\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_accept Vhdl2.vhd(27) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(27): inferring latch(es) for signal or variable \"i2c_accept\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scl_out Vhdl2.vhd(58) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(58): inferring latch(es) for signal or variable \"scl_out\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sda_out Vhdl2.vhd(58) " "Warning (10631): VHDL Process Statement warning at Vhdl2.vhd(58): inferring latch(es) for signal or variable \"sda_out\", which holds its previous value in one or more paths through the process" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sda_out Vhdl2.vhd(58) " "Info (10041): Inferred latch for \"sda_out\" at Vhdl2.vhd(58)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scl_out Vhdl2.vhd(58) " "Info (10041): Inferred latch for \"scl_out\" at Vhdl2.vhd(58)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_accept Vhdl2.vhd(27) " "Info (10041): Inferred latch for \"i2c_accept\" at Vhdl2.vhd(27)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_done Vhdl2.vhd(27) " "Info (10041): Inferred latch for \"i2c_done\" at Vhdl2.vhd(27)" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "i2c_master i2c_master:i2c_inst A:logic " "Info: Elaborating entity \"i2c_master\" using architecture \"A:logic\" for hierarchy \"i2c_master:i2c_inst\"" {  } { { "Vhdl2.vhd" "i2c_inst" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sda_out sda_out " "Warning: Removed fan-out from the always-disabled I/O buffer \"sda_out\" to the node \"sda_out\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 7 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "scl_out scl_out " "Warning: Removed fan-out from the always-disabled I/O buffer \"scl_out\" to the node \"scl_out\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 7 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.i2c_address " "Info: Register \"state.i2c_address\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.i2c_restart " "Info: Register \"state.i2c_restart\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.i2c_restart_addr " "Info: Register \"state.i2c_restart_addr\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.i2c_read " "Info: Register \"state.i2c_read\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.i2c_stop " "Info: Register \"state.i2c_stop\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "Warning (15610): No output dependent on input pin \"reset_n\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Desktop/TEST/Vhdl2.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 22 11:03:14 2021 " "Info: Processing ended: Wed Sep 22 11:03:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
