Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Sep 21 22:01:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_wc_impl_1.twr lab3_wc_impl_1.udb -gui -msgset C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/radiant_project/lab3_wc/promote.xml

-----------------------------------------
Design:          lab3_wc
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 57.1429%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
scannerFSM/debounceFSM/sig_out_i3/Q     |          No required time
scannerFSM/debounceFSM/sig_out_i2/Q     |          No required time
scannerFSM/debounceFSM/sig_out_i1/Q     |          No required time
scannerFSM/debounceFSM/sig_out_i0/Q     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 2 End Points          |           Type           
-------------------------------------------------------------------
{scannerFSM/debounceFSM/sig_out_i3/SR   scannerFSM/debounceFSM/sig_out_i2/SR}                           
                                        |           No arrival time
{scannerFSM/debounceFSM/sig_out_i1/SR   scannerFSM/debounceFSM/sig_out_i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         2
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
columns[0]                              |                     input
columns[1]                              |                     input
columns[2]                              |                     input
columns[3]                              |                     input
anodes[0]                               |                    output
anodes[1]                               |                    output
seg_out[0]                              |                    output
seg_out[1]                              |                    output
seg_out[2]                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
scannerFSM.scan_clk                     |scannerFSM/clk_div_209__i16/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
scannerFSM/debounceFSM/i785_3_lut/Z	->	scannerFSM/debounceFSM/i784_3_lut/Z

++++ Loop2
scannerFSM/debounceFSM/i396_4_lut_4_lut/C	->	scannerFSM/debounceFSM/i396_4_lut_4_lut/Z

++++ Loop3
scannerFSM/kd/i398_3_lut/A	->	scannerFSM/kd/i398_3_lut/Z

++++ Loop4
scannerFSM/kd/i404_4_lut/A	->	scannerFSM/kd/i404_4_lut/Z

++++ Loop5
scannerFSM/kd/i402_3_lut/A	->	scannerFSM/kd/i402_3_lut/Z

++++ Loop6
scannerFSM/kd/i406_3_lut/A	->	scannerFSM/kd/i406_3_lut/Z

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
scannerFSM/debounceFSM/state__i2/D       |   27.062 ns 
scannerFSM/debounceFSM/state__i1/D       |   27.260 ns 
{scannerFSM/debounceFSM/counter_211__i7/SR   scannerFSM/debounceFSM/counter_211__i8/SR}              
                                         |   27.299 ns 
{scannerFSM/debounceFSM/counter_211__i9/SR   scannerFSM/debounceFSM/counter_211__i10/SR}              
                                         |   27.299 ns 
{scannerFSM/debounceFSM/counter_211__i11/SR   scannerFSM/debounceFSM/counter_211__i12/SR}              
                                         |   27.299 ns 
{scannerFSM/debounceFSM/counter_211__i13/SR   scannerFSM/debounceFSM/counter_211__i14/SR}              
                                         |   27.299 ns 
{scannerFSM/debounceFSM/counter_211__i15/SR   scannerFSM/debounceFSM/counter_211__i16/SR}              
                                         |   27.339 ns 
{scannerFSM/debounceFSM/counter_211__i17/SR   scannerFSM/debounceFSM/counter_211__i18/SR}              
                                         |   27.339 ns 
scannerFSM/debounceFSM/counter_211__i19/SR              
                                         |   27.339 ns 
{scannerFSM/debounceFSM/counter_211__i5/SR   scannerFSM/debounceFSM/counter_211__i6/SR}              
                                         |   28.410 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : scannerFSM/debounceFSM/state__i2/D  (SLICE_R17C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.4% (route), 25.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.061 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           3.080                 16.549  3       
scannerFSM/debounceFSM/i784_3_lut/C->scannerFSM/debounceFSM/i784_3_lut/Z
                                          SLICE_R18C4A       B1_TO_F1_DELAY      0.449                 16.998  2       
scannerFSM/debounceFSM/n1128                                 NET DELAY           2.432                 19.430  2       
scannerFSM.debounceFSM.i390_2_lut_2_lut/B->scannerFSM.debounceFSM.i390_2_lut_2_lut/Z
                                          SLICE_R17C5D       C0_TO_F0_DELAY      0.476                 19.906  1       
scannerFSM/debounceFSM/n724                                  NET DELAY           0.000                 19.906  1       
scannerFSM/debounceFSM/state__i2/D                           ENDPOINT            0.000                 19.906  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/state__i2/CK   scannerFSM/debounceFSM/state__i1/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(19.905)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.061  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : scannerFSM/debounceFSM/state__i1/D  (SLICE_R17C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.259 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           3.146                 16.615  3       
scannerFSM/debounceFSM/i396_4_lut_4_lut/A->scannerFSM/debounceFSM/i396_4_lut_4_lut/Z
                                          SLICE_R17C5B       A1_TO_F1_DELAY      0.449                 17.064  2       
scannerFSM/debounceFSM/nextstate[0]                          NET DELAY           2.168                 19.232  2       
scannerFSM/debounceFSM/i389_2_lut_2_lut/B->scannerFSM/debounceFSM/i389_2_lut_2_lut/Z
                                          SLICE_R17C5D       D1_TO_F1_DELAY      0.476                 19.708  1       
scannerFSM/debounceFSM/n723                                  NET DELAY           0.000                 19.708  1       
scannerFSM/debounceFSM/state__i1/D                           ENDPOINT            0.000                 19.708  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/state__i2/CK   scannerFSM/debounceFSM/state__i1/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(19.707)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.259  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i7/SR   scannerFSM/debounceFSM/counter_211__i8/SR}  (SLICE_R18C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.8% (route), 23.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.298 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.252                 19.338  11      
{scannerFSM/debounceFSM/counter_211__i7/SR   scannerFSM/debounceFSM/counter_211__i8/SR}
                                                             ENDPOINT            0.000                 19.338  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i7/CK   scannerFSM/debounceFSM/counter_211__i8/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.337)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.298  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i9/SR   scannerFSM/debounceFSM/counter_211__i10/SR}  (SLICE_R18C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.8% (route), 23.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.298 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.252                 19.338  11      
{scannerFSM/debounceFSM/counter_211__i9/SR   scannerFSM/debounceFSM/counter_211__i10/SR}
                                                             ENDPOINT            0.000                 19.338  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i9/CK   scannerFSM/debounceFSM/counter_211__i10/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.337)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.298  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i11/SR   scannerFSM/debounceFSM/counter_211__i12/SR}  (SLICE_R18C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.8% (route), 23.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.298 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.252                 19.338  11      
{scannerFSM/debounceFSM/counter_211__i11/SR   scannerFSM/debounceFSM/counter_211__i12/SR}
                                                             ENDPOINT            0.000                 19.338  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i11/CK   scannerFSM/debounceFSM/counter_211__i12/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.337)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.298  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i13/SR   scannerFSM/debounceFSM/counter_211__i14/SR}  (SLICE_R18C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.8% (route), 23.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.298 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.252                 19.338  11      
{scannerFSM/debounceFSM/counter_211__i13/SR   scannerFSM/debounceFSM/counter_211__i14/SR}
                                                             ENDPOINT            0.000                 19.338  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i13/CK   scannerFSM/debounceFSM/counter_211__i14/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.337)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.298  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i15/SR   scannerFSM/debounceFSM/counter_211__i16/SR}  (SLICE_R18C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.338 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.212                 19.298  11      
{scannerFSM/debounceFSM/counter_211__i15/SR   scannerFSM/debounceFSM/counter_211__i16/SR}
                                                             ENDPOINT            0.000                 19.298  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.297)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.338  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i17/SR   scannerFSM/debounceFSM/counter_211__i18/SR}  (SLICE_R18C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.338 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.212                 19.298  11      
{scannerFSM/debounceFSM/counter_211__i17/SR   scannerFSM/debounceFSM/counter_211__i18/SR}
                                                             ENDPOINT            0.000                 19.298  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i17/CK   scannerFSM/debounceFSM/counter_211__i18/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.297)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.338  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : scannerFSM/debounceFSM/counter_211__i19/SR  (SLICE_R18C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.338 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           3.212                 19.298  11      
scannerFSM/debounceFSM/counter_211__i19/SR
                                                             ENDPOINT            0.000                 19.298  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
scannerFSM/debounceFSM/counter_211__i19/CK
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(19.297)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.338  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/debounceFSM/counter_211__i16/Q  (SLICE_R18C8A)
Path End         : {scannerFSM/debounceFSM/counter_211__i5/SR   scannerFSM/debounceFSM/counter_211__i6/SR}  (SLICE_R18C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.409 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  35      
sdw/int_osc                                                  NET DELAY           5.499                  5.499  35      
{scannerFSM/debounceFSM/counter_211__i15/CK   scannerFSM/debounceFSM/counter_211__i16/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
scannerFSM/debounceFSM/counter_211__i16/CK->scannerFSM/debounceFSM/counter_211__i16/Q
                                          SLICE_R18C8A       CLK_TO_Q1_DELAY     1.388                  6.887  2       
scannerFSM/debounceFSM/counter[16]                           NET DELAY           2.736                  9.623  2       
scannerFSM/debounceFSM/i9_4_lut/D->scannerFSM/debounceFSM/i9_4_lut/Z
                                          SLICE_R19C6A       A0_TO_F0_DELAY      0.449                 10.072  1       
scannerFSM/debounceFSM/n22                                   NET DELAY           2.168                 12.240  1       
scannerFSM/debounceFSM/i1_4_lut/D->scannerFSM/debounceFSM/i1_4_lut/Z
                                          SLICE_R18C5B       D0_TO_F0_DELAY      0.476                 12.716  1       
scannerFSM/debounceFSM/n9                                    NET DELAY           0.304                 13.020  1       
scannerFSM/debounceFSM/i7_4_lut/A->scannerFSM/debounceFSM/i7_4_lut/Z
                                          SLICE_R18C5B       C1_TO_F1_DELAY      0.449                 13.469  3       
scannerFSM/debounceFSM/n700                                  NET DELAY           2.168                 15.637  3       
scannerFSM/debounceFSM/i2_2_lut_3_lut/A->scannerFSM/debounceFSM/i2_2_lut_3_lut/Z
                                          SLICE_R18C5C       D1_TO_F1_DELAY      0.449                 16.086  11      
scannerFSM/debounceFSM/n179                                  NET DELAY           2.141                 18.227  11      
{scannerFSM/debounceFSM/counter_211__i5/SR   scannerFSM/debounceFSM/counter_211__i6/SR}
                                                             ENDPOINT            0.000                 18.227  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  35      
sdw/int_osc                                                  NET DELAY           5.499                 47.165  35      
{scannerFSM/debounceFSM/counter_211__i5/CK   scannerFSM/debounceFSM/counter_211__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(18.226)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.409  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
scannerFSM/debounceFSM/state__i2/D       |    1.743 ns 
scannerFSM/clk_div_209__i16/D            |    1.913 ns 
scannerFSM/clk_div_209__i4/D             |    1.913 ns 
scannerFSM/clk_div_209__i5/D             |    1.913 ns 
scannerFSM/clk_div_209__i6/D             |    1.913 ns 
scannerFSM/clk_div_209__i7/D             |    1.913 ns 
scannerFSM/clk_div_209__i8/D             |    1.913 ns 
scannerFSM/clk_div_209__i9/D             |    1.913 ns 
scannerFSM/clk_div_209__i10/D            |    1.913 ns 
scannerFSM/clk_div_209__i11/D            |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : scannerFSM/debounceFSM/state__i2/Q  (SLICE_R17C5D)
Path End         : scannerFSM/debounceFSM/state__i2/D  (SLICE_R17C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/debounceFSM/state__i2/CK   scannerFSM/debounceFSM/state__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/debounceFSM/state__i2/CK->scannerFSM/debounceFSM/state__i2/Q
                                          SLICE_R17C5D       CLK_TO_Q0_DELAY  0.779                  3.863  8       
scannerFSM/debounceFSM/state[1]                              NET DELAY        0.712                  4.575  8       
scannerFSM.debounceFSM.i390_2_lut_2_lut/A->scannerFSM.debounceFSM.i390_2_lut_2_lut/Z
                                          SLICE_R17C5D       D0_TO_F0_DELAY   0.252                  4.827  1       
scannerFSM/debounceFSM/n724                                  NET DELAY        0.000                  4.827  1       
scannerFSM/debounceFSM/state__i2/D                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/debounceFSM/state__i2/CK   scannerFSM/debounceFSM/state__i1/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i16/Q  (SLICE_R13C5A)
Path End         : scannerFSM/clk_div_209__i16/D  (SLICE_R13C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
scannerFSM/clk_div_209__i16/CK                               CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i16/CK->scannerFSM/clk_div_209__i16/Q
                                          SLICE_R13C5A       CLK_TO_Q0_DELAY  0.779                  3.863  7       
scannerFSM/scan_clk                                          NET DELAY        0.882                  4.745  7       
scannerFSM/clk_div_209_add_4_17/C0->scannerFSM/clk_div_209_add_4_17/S0
                                          SLICE_R13C5A       C0_TO_F0_DELAY   0.252                  4.997  1       
scannerFSM/n69[15]                                           NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i16/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
scannerFSM/clk_div_209__i16/CK                               CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i4/Q  (SLICE_R13C3C)
Path End         : scannerFSM/clk_div_209__i4/D  (SLICE_R13C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i4/CK   scannerFSM/clk_div_209__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i4/CK->scannerFSM/clk_div_209__i4/Q
                                          SLICE_R13C3C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
scannerFSM/n13                                               NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_5/C0->scannerFSM/clk_div_209_add_4_5/S0
                                          SLICE_R13C3C       C0_TO_F0_DELAY   0.252                  4.997  1       
scannerFSM/n69[3]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i4/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i4/CK   scannerFSM/clk_div_209__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i5/Q  (SLICE_R13C3C)
Path End         : scannerFSM/clk_div_209__i5/D  (SLICE_R13C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i4/CK   scannerFSM/clk_div_209__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i5/CK->scannerFSM/clk_div_209__i5/Q
                                          SLICE_R13C3C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
scannerFSM/n12                                               NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_5/C1->scannerFSM/clk_div_209_add_4_5/S1
                                          SLICE_R13C3C       C1_TO_F1_DELAY   0.252                  4.997  1       
scannerFSM/n69[4]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i5/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i4/CK   scannerFSM/clk_div_209__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i6/Q  (SLICE_R13C3D)
Path End         : scannerFSM/clk_div_209__i6/D  (SLICE_R13C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i6/CK   scannerFSM/clk_div_209__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i6/CK->scannerFSM/clk_div_209__i6/Q
                                          SLICE_R13C3D       CLK_TO_Q0_DELAY  0.779                  3.863  1       
scannerFSM/n11                                               NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_7/C0->scannerFSM/clk_div_209_add_4_7/S0
                                          SLICE_R13C3D       C0_TO_F0_DELAY   0.252                  4.997  1       
scannerFSM/n69[5]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i6/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i6/CK   scannerFSM/clk_div_209__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i7/Q  (SLICE_R13C3D)
Path End         : scannerFSM/clk_div_209__i7/D  (SLICE_R13C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i6/CK   scannerFSM/clk_div_209__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i7/CK->scannerFSM/clk_div_209__i7/Q
                                          SLICE_R13C3D       CLK_TO_Q1_DELAY  0.779                  3.863  1       
scannerFSM/n10                                               NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_7/C1->scannerFSM/clk_div_209_add_4_7/S1
                                          SLICE_R13C3D       C1_TO_F1_DELAY   0.252                  4.997  1       
scannerFSM/n69[6]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i7/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i6/CK   scannerFSM/clk_div_209__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i8/Q  (SLICE_R13C4A)
Path End         : scannerFSM/clk_div_209__i8/D  (SLICE_R13C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i8/CK   scannerFSM/clk_div_209__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i8/CK->scannerFSM/clk_div_209__i8/Q
                                          SLICE_R13C4A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
scannerFSM/n9                                                NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_9/C0->scannerFSM/clk_div_209_add_4_9/S0
                                          SLICE_R13C4A       C0_TO_F0_DELAY   0.252                  4.997  1       
scannerFSM/n69[7]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i8/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i8/CK   scannerFSM/clk_div_209__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i9/Q  (SLICE_R13C4A)
Path End         : scannerFSM/clk_div_209__i9/D  (SLICE_R13C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i8/CK   scannerFSM/clk_div_209__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i9/CK->scannerFSM/clk_div_209__i9/Q
                                          SLICE_R13C4A       CLK_TO_Q1_DELAY  0.779                  3.863  1       
scannerFSM/n8                                                NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_9/C1->scannerFSM/clk_div_209_add_4_9/S1
                                          SLICE_R13C4A       C1_TO_F1_DELAY   0.252                  4.997  1       
scannerFSM/n69[8]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i9/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i8/CK   scannerFSM/clk_div_209__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i10/Q  (SLICE_R13C4B)
Path End         : scannerFSM/clk_div_209__i10/D  (SLICE_R13C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i10/CK   scannerFSM/clk_div_209__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i10/CK->scannerFSM/clk_div_209__i10/Q
                                          SLICE_R13C4B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
scannerFSM/n7                                                NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_11/C0->scannerFSM/clk_div_209_add_4_11/S0
                                          SLICE_R13C4B       C0_TO_F0_DELAY   0.252                  4.997  1       
scannerFSM/n69[9]                                            NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i10/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i10/CK   scannerFSM/clk_div_209__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : scannerFSM/clk_div_209__i11/Q  (SLICE_R13C4B)
Path End         : scannerFSM/clk_div_209__i11/D  (SLICE_R13C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i10/CK   scannerFSM/clk_div_209__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
scannerFSM/clk_div_209__i11/CK->scannerFSM/clk_div_209__i11/Q
                                          SLICE_R13C4B       CLK_TO_Q1_DELAY  0.779                  3.863  1       
scannerFSM/n6                                                NET DELAY        0.882                  4.745  1       
scannerFSM/clk_div_209_add_4_11/C1->scannerFSM/clk_div_209_add_4_11/S1
                                          SLICE_R13C4B       C1_TO_F1_DELAY   0.252                  4.997  1       
scannerFSM/n69[10]                                           NET DELAY        0.000                  4.997  1       
scannerFSM/clk_div_209__i11/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  36      
sdw/int_osc                                                  NET DELAY        3.084                  3.084  36      
{scannerFSM/clk_div_209__i10/CK   scannerFSM/clk_div_209__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



