<?xml version="1.0" encoding="ISO-8859-1"?>
<BiblioData DataBase="ESPACENET" Version="221" Datum="2012-07-14">
<SubDatabase>
espacenet
</SubDatabase>
<Title>
GROWN NANOFIN TRANSISTORS
</Title>
<PublicationNumber>
EP2002470A2
</PublicationNumber>
<Inventor>
<Name>
FORBES LEONARD [US]
</Name>
<Name>
FORBES, LEONARD
</Name>
</Inventor>
<Applicant>
<Name>
MICRON TECHNOLOGY INC [US]
</Name>
<Name>
MICRON TECHNOLOGY, INC
</Name>
</Applicant>
<RequestedPatent>
EP2002470
</RequestedPatent>
<ApplicationElem>
<Number>
EP20070809002
</Number>
</ApplicationElem>
<ApplicationDate>
2007-04-03
</ApplicationDate>
<PriorityElem>
<PriorityNumber>
WO2007US08084
</PriorityNumber>
<PriorityDate>
2007-04-03
</PriorityDate>
<PriorityNumber>
US20060397527
</PriorityNumber>
<PriorityDate>
2006-04-04
</PriorityDate>
<PriorityNumber>
US20060397430
</PriorityNumber>
<PriorityDate>
2006-04-04
</PriorityDate>
<PriorityNumber>
US20060397358
</PriorityNumber>
<PriorityDate>
2006-04-04
</PriorityDate>
<PriorityNumber>
US20060397413
</PriorityNumber>
<PriorityDate>
2006-04-04
</PriorityDate>
<PriorityNumber>
US20060397406
</PriorityNumber>
<PriorityDate>
2006-04-04
</PriorityDate>
</PriorityElem>
<IPC>
<Class>
H01L21/336
</Class>
<Class>
H01L21/8242
</Class>
<Class>
H01L29/06
</Class>
<Class>
H01L29/78
</Class>
<Class>
H01L29/786
</Class>
</IPC>
<NCL>
<Class>
B82Y10/00
</Class>
<Class>
H01L21/8239
</Class>
<Class>
H01L27/105
</Class>
<Class>
H01L29/06C6
</Class>
<Class>
H01L29/06C6W2
</Class>
<Class>
H01L29/423D2B8G
</Class>
<Class>
H01L29/66M6T6F12
</Class>
<Class>
H01L29/78C
</Class>
</NCL>
<Abstract>
One aspect of the present subject matter relates to a method for forming a transistor. According to an embodiment, a fin is formed from a crystalline substrate. A first source/drain region is formed in the substrate beneath the fin. A surrounding gate insulator is formed around the fin. A surrounding gate is formed around the fin and separated from the fin by the surrounding gate insulator. A second source/drain region is formed in a top portion of the fin. Various embodiments etch a hole in a layer over the substrate, form sidewall spacers in the hole, form a fin pattern from the sidewall spacers, and etch into the crystalline substrate to form the fin from the substrate using a mask corresponding to the fin pattern. Other aspects are provided herein.
</Abstract>
<Claims>
<P>
What is claimed is:
</P>
<P>
1. A method for forming a transistor, comprising: forming a fin from a crystalline substrate; forming a first source/drain region in the substrate beneath the fin; forming a surrounding gate insulator around the fin; forming a surrounding gate around the fin and separated from the fin by the surrounding gate insulator; and forming a second source/drain region in a top portion of the fin.
</P>
<P>
2. The method of claim 1, wherein the fin has a cross-sectional thickness in a first direction corresponding to a minimum feature length and a cross-sectional thickness in a second direction orthogonal to the first direction less than the minimum feature length.
</P>
<P>
3. The method of claim 1, wherein forming a fin from a crystalline substrate includes forming a fin from a crystalline silicon substrate.
</P>
<P>
4. The method of claim 1, wherein forming a fin from a crystalline substrate includes etching the crystalline substrate to form the fin.
</P>
<P>
5. The method of claim 1, wherein forming a first source/drain region in the substrate beneath the fin includes implanting a dopant in a trench adjacent to the substrate and diffusing the dopant underneath the fin.
</P>
<P>
6. The method of claim 5, wherein diffusing includes diffusing the dopant into a bottom portion of the fin.
</P>
<P>
7. The method of claim 1, wherein forming a surrounding gate insulator includes forming a silicon oxide.
</P>
<P>
8. The method of claim 1, wherein forming a surrounding gate includes forming a polysilicon gate.
</P>
<P>
9. The method of claim 1, further comprising recessing the surrounding gate such that the surrounding gate has a height less than a height of the fin.
</P>
<P>
10. The method of claim 1 , further comprising forming a gate contact adjacent to and in contact with the surrounding gate.
</P>
<P>
11. The method of claim 1, further comprising forming at least one gate line adjacent to and in contact with the surrounding gate.
</P>
<P>
12. The method of claim 11, wherein forming at least one gate line adjacent to and in contact with the surrounding gate includes forming a first gate line adjacent to and in contact with a first side of the surrounding gate and a second gate line adjacent to and in contact with a second side of the surrounding gate, the first and second sides being positioned on opposing sides of the fin.
</P>
<P>
13. The method of claim 11, wherein the fin has a rectangular footprint with a short side and a long side, wherein forming at least one gate line adjacent to and in contact with the surrounding gate includes forming a gate line to contact the surrounding gate on the long side.
</P>
<P>
14. The method of claim 113 wherein the fin has a rectangular footprint with a short side and a long side, wherein forming at least one gate line adjacent to and in contact with the surrounding gate includes forming a gate line to contact the surrounding gate on the short side.
</P>
<P>
15. The method of claim 1, wherein forming a surrounding gate includes forming a polysilicon surrounding gate.
</P>
<P>
16. A method for forming a transistor, comprising: etching a fin from a crystalline silicon substrate, the fin having a cross- sectional thickness in a first direction corresponding to a minimum feature length and a cross-sectional thickness in a second direction orthogonal to the first direction less than the minimum feature length; forming a first source/drain region in the substrate beneath the fin; forming a surrounding gate oxide around the fin; forming a polysilicon surrounding gate around the fin and separated from the fin by the surrounding gate oxide; and forming a second source/drain region in a top portion of the fin.
</P>
<P>
17. The method of claim 16, wherein forming a surrounding gate oxide includes thermally oxidizing the silicon fin etched from the crystalline silicon substrate.
</P>
<P>
18. The method of claim 16, wherein etching a fin from a crystalline silicon substrate includes: etching a hole in a layer over the substrate; &amp;lt;&apos;&amp;gt; forming sidewall spacers in the hole; forming a fin pattern from the sidewall spacers; and etching into the crystalline substrate to form the fin from the substrate using a mask corresponding to the fin pattern.
</P>
<P>
19. A method for forming a transistor, comprising: etching a fin from a crystalline substrate, the fin having a cross-sectional thickness in a first direction corresponding to a minimum feature length and a cross-sectional thickness in a second direction orthogonal to the first direction less than the minimum feature length, wherein etching a fin includes: etching a hole in a layer over the substrate; forming sidewall spacers in the hole; forming a fin pattern from the sidewall spacers; etching into the crystalline substrate to form the fin from the substrate using a mask corresponding to the fin pattern; forming a first source/drain region in the substrate beneath the fin; forming a surrounding gate insulator around the fin; forming a surrounding gate .around the fin and .separated from the fin by the surrounding gate insulator; and forming a second source/drain region in a top portion of the fin.
</P>
<P>
20. The method of claim 19, wherein forming a surrounding gate oxide includes thermally oxidizing the silicon fin etched from the crystalline silicon substrate.
</P>
<P>
21. The method of claim 19, wherein forming a surrounding gate includes etching the gate so that the top of the gate is below the top surface of the fin.
</P>
<P>
22. A method for forming an array of transistors, comprising: forming a nitride layer on a silicon wafer; forming an amorphous silicon layer on the nitride layer; patterning and etching at least one hole in the amorphous silicon layer; oxidizing the amorphous silicon layer, which results in oxide sidewall spacers on sidewalls of the amorphous silicon layer; backfilling the hole with amorphous silicon; planarizing to expose the oxide sidewalls; patterning and etching the oxide sidewalls into a fin pattern; removing the amorphous silicon; etching the nitride layer, leaving a fin pattern of nitride beneath the fin pattern of oxide sidewalls; etching the silicon wafer, using the fin pattern of nitride as a mask, to etch silicon fins from the silicon wafer; implanting dopant and diffusing the dopant to form a conduction line beneath the etched silicon fins, the dopant providing first source/drain regions for the silicon fins; forming a surrounding gate insulator on the silicon fins; forming a surrounding gate around and separated from the silicon fins by the surrounding gate insulator; forming gate lines adjacent to and in contact with the surrounding gates for adjacent transistors in the array; and forming second source/drain regions for the silicon fins.
</P>
<P>
23. The method of claim 22, wherein forming a surrounding gate insulator includes thermally oxidizing the silicon fin etched from the crystalline silicon substrate.
</P>
<P>
24. The method of claim 22, wherein forming a surrounding gate includes forming a polysilicon gate.
</P>
<P>
25. A transistor, comprising: a crystalline substrate, with trenches etched therein to form a crystalline semiconductor fin from the substrate, the fin having a cross-sectional dimension that is less than a minimum feature size; a first source/drain region formed in the crystalline substrate at a bottom of the fin, and a second source/drain region formed in a top portion of the fin to define a vertically-oriented channel region in the fin between the first and second source/drain regions; a gate insulator formed around the fin; and a surrounding gate formed around and separated from the fin by the gate insulator.
</P>
<P>
26. The transistor of claim 25, wherein the crystalline substrate includes silicon.
</P>
<P>
27. The transistor of claim 25, wherein the crystalline substrate is a crystalline silicon wafer.
</P>
<P>
28. The transistor of claim 25, wherein the surrounding gate insulator includes silicon oxide.
</P>
<P>
29. The transistor of claim 25, wherein the surrounding gate includes polysilicon.
</P>
<P>
30. The transistor of claim 25, wherein the surrounding gate includes metal.
</P>
<P>
31. A transistor, comprising: a crystalline silicon wafer, with trenches etched therein to form a crystalline semiconductor fin from the wafer, the fin having a cross-sectional dimension in a first direction that is less than a minimum feature size and a cross-sectional dimension in a second direction orthogonal to the first direction that corresponds to the minimum feature size; a first source/drain region formed in the crystalline wafer at a bottom of the fin, and a second source/drain region formed in a top portion of the fin to define a vertically-oriented channel region in the fin between the first and second source/drain regions; a gate insulator formed around the fin; and a surrounding gate formed around and separated from the fin by the gate insulator.
</P>
<P>
32. The transistor of claim 31, wherein the gate insulator includes a silicon oxide.
</P>
<P>
33. The transistor of claim 32, wherein the silicon oxide gate insulator is thermally-grown silicon oxide.
</P>
<P>
34. The transistor of claim 31 , wherein the surrounding gate includes a polysilicon surrounding gate.
</P>
<P>
35. The transistor of claim 31 , wherein the surrounding gate includes a metal surrounding gate.
</P>
<P>
36. A semiconductor structure, comprising: an array of transistors arranged in columns and rows, each transistor including a first source/drain region, a second source/drain region above the first source/drain region, and a vertically-oriented channel region between the first and second source/drain regions, the channel region being formed in a crystalline semiconductor fin having a cross-sectional thickness that is less than a minimum feature size, the fin being formed from a crystalline wafer by etching trenches to define the fin, each transistor further including a gate insulator formed around the fin and a surrounding gate formed around and separated from the fin by the gate insulator.
</P>
<P>
37. The structure of claim 36, further comprising at least one gate line along the fins in contact with the surrounding gate.
</P>
<P>
38. The structure of claim 37, wherein the fin has a rectangular cross-section with a long side and a short side, and the at least one gate line contacts the surrounding gate on the short side.
</P>
<P>
39. The structure of claim 37, wherein the fin has a rectangular cross-section with a long side and a short side, and the at least one gate line contacts the surrounding gate on the short side.
</P>
<P>
40. The structure of claim 37, wherein the at least one gate line includes two gate lines on opposing sides of the fins.
</P>
<P>
41. The structure of claim 36, wherein a first row and an adjacent second row has a center-to-center spacing of a minimum feature size interval (NF) less the thickness of the fin structures, and the second row and an adjacent third row has a center-to-center spacing of the minimum feature size interval (NF) plus the thickness of the fin structures.
</P>
</Claims>
<Also_published_as>
WO2007114927A1;WO2007120493A1;WO2007120492A1;WO2007136461A2;WO2007136461A3;SG172643A1;SG170827A1;KR20090007397A;KR20090006169A;KR20090005149A;KR20090007393A;JP2009532907A;JP2009532905A;JP2009532904A;JP2009532903A;EP2008309A1;EP2002469A1;EP2002468A1
</Also_published_as>
</BiblioData>
