// Seed: 520425613
module module_0;
  wire id_1;
  id_2(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 ();
  wire id_1;
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input wand id_5
    , id_22,
    output tri0 id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri1 id_12,
    input wire id_13,
    input tri id_14,
    input tri1 id_15,
    output tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    output uwire id_19,
    input uwire id_20
);
  wire id_23;
  xor (
      id_11,
      id_13,
      id_14,
      id_15,
      id_17,
      id_18,
      id_2,
      id_20,
      id_22,
      id_23,
      id_4,
      id_5,
      id_7,
      id_8,
      id_9);
  module_0();
endmodule
