// Seed: 32947476
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri id_5,
    output tri0 id_6
    , id_19,
    output tri id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    output tri0 id_12,
    output uwire id_13,
    input tri id_14,
    input wor id_15,
    output supply1 id_16,
    output tri id_17
);
  wire id_20;
  assign id_16 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    output supply0 id_5,
    input wor id_6,
    input wand id_7,
    input tri id_8
);
  wire id_10;
  module_0(
      id_6,
      id_7,
      id_7,
      id_1,
      id_4,
      id_7,
      id_1,
      id_1,
      id_1,
      id_8,
      id_7,
      id_3,
      id_2,
      id_1,
      id_8,
      id_3,
      id_5,
      id_2
  );
endmodule
