/*
 * stm32f407xx.h
 *
 *  Created on: Apr 8, 2025
 *      Author: nhduong
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_


/********************************** START: Peripheral Memory Map **********************************/

/*
 * Base addresses of Flash and SRAM memories
 */
#define FLASH_BASE				0x08000000U		/*!< FLASH(up to 1 MB) base address in the alias region          */
#define SRAM1_BASE				0x20000000U 	/*!< SRAM1(112 KB) base address in the alias region              */
#define SRAM2_BASE				0x2001C000U		/*!< SRAM2(16 KB) base address in the alias region          	 */
#define ROM_BASE				0x1FFF0000U
#define SRAM_BASE				SRAM1_BASE

/*
 * AHBx and APBx Bus Peripheral base address
 */
#define PERIPH_BASE				0x40000000U






#endif /* INC_STM32F407XX_H_ */
