// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "08/19/2025 15:24:18"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ULA (
	A,
	B,
	Sel0,
	Sel1,
	CarryIn,
	Out,
	Overflow,
	Neg,
	Zero);
input 	[9:0] A;
input 	[9:0] B;
input 	[1:0] Sel0;
input 	[1:0] Sel1;
input 	[1:0] CarryIn;
output 	[9:0] Out;
output 	[1:0] Overflow;
output 	[1:0] Neg;
output 	[1:0] Zero;

// Design Ports Information
// Out[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[5]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[6]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[8]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[9]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Overflow[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Overflow[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Neg[0]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Neg[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Zero[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sel1[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sel1[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sel0[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sel0[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[8]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[9]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[9]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[8]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// A[6]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CarryIn[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CarryIn[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \muxOut0|Mux2|g2|G0|out~0_combout ;
wire \muxOut0|Mux2|g2|G1|out~1_combout ;
wire \muxOut1|Mux2|g2|G0|out~0_combout ;
wire \muxOut1|Mux2|g2|G1|out~1_combout ;
wire \muxOut2|Mux2|g2|G0|out~0_combout ;
wire \muxOut2|Mux2|g2|G1|out~1_combout ;
wire \muxOut3|Mux2|g2|G0|out~0_combout ;
wire \muxOut3|Mux2|g2|G1|out~1_combout ;
wire \muxOut4|Mux2|g2|G0|out~0_combout ;
wire \muxOut4|Mux2|g2|G1|out~1_combout ;
wire \over|over5|G0|out~0_combout ;
wire \over|over5|G1|out~1_combout ;
wire \negDetector|g10|G0|out~0_combout ;
wire \negDetector|g10|G1|out~1_combout ;
wire \zero|g3|G1|out~1_combout ;
wire \zero|g3|G0|out~0_combout ;
wire \over|g2|G1|comb~0_combout ;
wire \over|g2|G1|comb~1_combout ;
wire \over|g2|G1|out~0_combout ;
wire \over|g0|G1|out~0_combout ;
wire \over|over1|G0|comb~0_combout ;
wire \over|over1|G0|comb~1_combout ;
wire \A4|G1|out~0_combout ;
wire \A4|G1|out~1_combout ;
wire \A4|G1|out~2_combout ;
wire \A4|G0|out~0_combout ;
wire \X4|G1|out~1_combout ;
wire \X4|G0|out~1_combout ;
wire \Op0|SS0|Gout10|G1|out~1_combout ;
wire \Op0|SS0|Gout10|G0|out~0_combout ;
wire \A0|G0|out~0_combout ;
wire \X0|G0|comb~0_combout ;
wire \X0|G0|comb~1_combout ;
wire \X0|G0|out~1_combout ;
wire \X0|G1|out~1_combout ;
wire \A0|G1|out~0_combout ;
wire \A0|G1|out~1_combout ;
wire \Op0|SS1|Gout10|G1|out~1_combout ;
wire \Op0|SS1|Gout10|G0|out~0_combout ;
wire \A1|G0|out~0_combout ;
wire \X1|G0|comb~0_combout ;
wire \X1|G0|comb~1_combout ;
wire \X1|G0|out~1_combout ;
wire \X1|G1|out~1_combout ;
wire \A1|G1|out~0_combout ;
wire \A1|G1|out~1_combout ;
wire \Op0|SS2|Gout10|G1|out~1_combout ;
wire \Op0|SS2|Gout10|G0|out~0_combout ;
wire \A2|G0|out~0_combout ;
wire \X2|G0|comb~0_combout ;
wire \X2|G0|comb~1_combout ;
wire \X2|G0|out~1_combout ;
wire \X2|G1|out~1_combout ;
wire \A2|G1|out~0_combout ;
wire \A2|G1|out~1_combout ;
wire \Op0|SS3|Gout10|G1|out~1_combout ;
wire \Op0|SS3|Gout10|G0|out~0_combout ;
wire \A3|G0|out~0_combout ;
wire \trojan0|g2|G1|out~1_combout ;
wire \trojan0|g2|G0|out~0_combout ;
wire \A3|G1|comb~0_combout ;
wire \A3|G1|out~0_combout ;
wire \A3|G1|out~1_combout ;
wire \Op0|SS4|Gout10|G1|out~1_combout ;
wire \Op0|SS4|Gout10|G0|out~0_combout ;
wire \Op0|SS0|Gout7|G1|out~0_combout ;
wire \trojan1|G0|out~0_combout ;
wire \X3|G0|out~1_combout ;
wire \X3|G1|out~1_combout ;
wire \trojan1|G1|out~0_combout ;
wire \Sel1[1]~input_o ;
wire \Sel1[0]~input_o ;
wire \Sel0[1]~input_o ;
wire \Sel0[0]~input_o ;
wire \A[8]~input_o ;
wire \A[9]~input_o ;
wire \B[9]~input_o ;
wire \B[8]~input_o ;
wire \A[1]~input_o ;
wire \B[1]~input_o ;
wire \A[0]~input_o ;
wire \B[0]~input_o ;
wire \A[3]~input_o ;
wire \B[3]~input_o ;
wire \A[2]~input_o ;
wire \B[2]~input_o ;
wire \A[5]~input_o ;
wire \B[5]~input_o ;
wire \A[4]~input_o ;
wire \B[4]~input_o ;
wire \B[7]~input_o ;
wire \A[7]~input_o ;
wire \B[6]~input_o ;
wire \A[6]~input_o ;
wire \CarryIn[1]~input_o ;
wire \CarryIn[0]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;


SumSub Op0(
	.comb(\over|g2|G1|comb~1_combout ),
	.comb1(\over|over1|G0|comb~1_combout ),
	.out(\A4|G1|out~0_combout ),
	.out1(\A4|G1|out~1_combout ),
	.out2(\Op0|SS0|Gout10|G1|out~1_combout ),
	.out3(\Op0|SS0|Gout10|G0|out~0_combout ),
	.comb2(\X0|G0|comb~0_combout ),
	.comb3(\X0|G0|comb~1_combout ),
	.out4(\A0|G1|out~0_combout ),
	.out5(\Op0|SS1|Gout10|G1|out~1_combout ),
	.out6(\Op0|SS1|Gout10|G0|out~0_combout ),
	.comb4(\X1|G0|comb~0_combout ),
	.comb5(\X1|G0|comb~1_combout ),
	.out7(\A1|G1|out~0_combout ),
	.out8(\Op0|SS2|Gout10|G1|out~1_combout ),
	.out9(\Op0|SS2|Gout10|G0|out~0_combout ),
	.comb6(\X2|G0|comb~0_combout ),
	.comb7(\X2|G0|comb~1_combout ),
	.out10(\A2|G1|out~0_combout ),
	.out11(\Op0|SS3|Gout10|G1|out~1_combout ),
	.out12(\Op0|SS3|Gout10|G0|out~0_combout ),
	.comb8(\A3|G1|comb~0_combout ),
	.out13(\A3|G1|out~0_combout ),
	.out14(\Op0|SS4|Gout10|G1|out~1_combout ),
	.out15(\Op0|SS4|Gout10|G0|out~0_combout ),
	.out16(\Op0|SS0|Gout7|G1|out~0_combout ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.A_8(\A[8]~input_o ),
	.A_9(\A[9]~input_o ),
	.B_9(\B[9]~input_o ),
	.B_8(\B[8]~input_o ),
	.A_1(\A[1]~input_o ),
	.B_1(\B[1]~input_o ),
	.A_0(\A[0]~input_o ),
	.B_0(\B[0]~input_o ),
	.A_3(\A[3]~input_o ),
	.B_3(\B[3]~input_o ),
	.A_2(\A[2]~input_o ),
	.B_2(\B[2]~input_o ),
	.A_5(\A[5]~input_o ),
	.B_5(\B[5]~input_o ),
	.A_4(\A[4]~input_o ),
	.B_4(\B[4]~input_o ),
	.B_7(\B[7]~input_o ),
	.A_7(\A[7]~input_o ),
	.B_6(\B[6]~input_o ),
	.A_6(\A[6]~input_o ),
	.CarryIn_1(\CarryIn[1]~input_o ),
	.CarryIn_0(\CarryIn[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_4 X1(
	.comb(\X1|G0|comb~0_combout ),
	.comb1(\X1|G0|comb~1_combout ),
	.out(\X1|G0|out~1_combout ),
	.out1(\X1|G1|out~1_combout ),
	.A_3(\A[3]~input_o ),
	.B_3(\B[3]~input_o ),
	.A_2(\A[2]~input_o ),
	.B_2(\B[2]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_3 X0(
	.comb(\X0|G0|comb~0_combout ),
	.comb1(\X0|G0|comb~1_combout ),
	.out(\X0|G0|out~1_combout ),
	.out1(\X0|G1|out~1_combout ),
	.A_1(\A[1]~input_o ),
	.B_1(\B[1]~input_o ),
	.A_0(\A[0]~input_o ),
	.B_0(\B[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_5 X2(
	.comb(\X2|G0|comb~0_combout ),
	.comb1(\X2|G0|comb~1_combout ),
	.out(\X2|G0|out~1_combout ),
	.out1(\X2|G1|out~1_combout ),
	.A_5(\A[5]~input_o ),
	.B_5(\B[5]~input_o ),
	.A_4(\A[4]~input_o ),
	.B_4(\B[4]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_7 X4(
	.comb(\over|over1|G0|comb~1_combout ),
	.out(\A4|G1|out~0_combout ),
	.out1(\X4|G1|out~1_combout ),
	.out2(\X4|G0|out~1_combout ),
	.A_8(\A[8]~input_o ),
	.A_9(\A[9]~input_o ),
	.B_9(\B[9]~input_o ),
	.B_8(\B[8]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_125 trojan1(
	.comb(\A3|G1|comb~0_combout ),
	.out(\A3|G1|out~0_combout ),
	.out1(\trojan1|G0|out~0_combout ),
	.out2(\trojan1|G1|out~0_combout ),
	.B_7(\B[7]~input_o ),
	.A_7(\A[7]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_6 X3(
	.comb(\A3|G1|comb~0_combout ),
	.out(\X3|G0|out~1_combout ),
	.out1(\X3|G1|out~1_combout ),
	.B_7(\B[7]~input_o ),
	.A_7(\A[7]~input_o ),
	.B_6(\B[6]~input_o ),
	.A_6(\A[6]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL trojan0(
	.out(\trojan0|g2|G1|out~1_combout ),
	.out1(\trojan0|g2|G0|out~0_combout ),
	.out2(\Op0|SS0|Gout7|G1|out~0_combout ),
	.out3(\trojan1|G0|out~0_combout ),
	.out4(\X3|G0|out~1_combout ),
	.out5(\X3|G1|out~1_combout ),
	.out6(\trojan1|G1|out~0_combout ),
	.CarryIn_1(\CarryIn[1]~input_o ),
	.CarryIn_0(\CarryIn[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_122 A2(
	.out(\A2|G0|out~0_combout ),
	.comb(\X2|G0|comb~0_combout ),
	.comb1(\X2|G0|comb~1_combout ),
	.out1(\A2|G1|out~0_combout ),
	.out2(\A2|G1|out~1_combout ),
	.A_5(\A[5]~input_o ),
	.B_5(\B[5]~input_o ),
	.A_4(\A[4]~input_o ),
	.B_4(\B[4]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_120 A0(
	.out(\A0|G0|out~0_combout ),
	.comb(\X0|G0|comb~0_combout ),
	.comb1(\X0|G0|comb~1_combout ),
	.out1(\A0|G1|out~0_combout ),
	.out2(\A0|G1|out~1_combout ),
	.A_1(\A[1]~input_o ),
	.B_1(\B[1]~input_o ),
	.A_0(\A[0]~input_o ),
	.B_0(\B[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_121 A1(
	.out(\A1|G0|out~0_combout ),
	.comb(\X1|G0|comb~0_combout ),
	.comb1(\X1|G0|comb~1_combout ),
	.out1(\A1|G1|out~0_combout ),
	.out2(\A1|G1|out~1_combout ),
	.A_3(\A[3]~input_o ),
	.B_3(\B[3]~input_o ),
	.A_2(\A[2]~input_o ),
	.B_2(\B[2]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_123 A3(
	.out(\A3|G0|out~0_combout ),
	.comb(\A3|G1|comb~0_combout ),
	.out1(\A3|G1|out~0_combout ),
	.out2(\A3|G1|out~1_combout ),
	.B_7(\B[7]~input_o ),
	.A_7(\A[7]~input_o ),
	.B_6(\B[6]~input_o ),
	.A_6(\A[6]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_124 A4(
	.comb(\over|over1|G0|comb~1_combout ),
	.out(\A4|G1|out~0_combout ),
	.out1(\A4|G1|out~1_combout ),
	.out2(\A4|G1|out~2_combout ),
	.out3(\A4|G0|out~0_combout ),
	.A_8(\A[8]~input_o ),
	.A_9(\A[9]~input_o ),
	.B_9(\B[9]~input_o ),
	.B_8(\B[8]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

detector negDetector(
	.out(\over|over5|G0|out~0_combout ),
	.out1(\over|over5|G1|out~1_combout ),
	.out2(\negDetector|g10|G0|out~0_combout ),
	.out3(\negDetector|g10|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.out4(\over|g2|G1|out~0_combout ),
	.out5(\over|g0|G1|out~0_combout ),
	.comb2(\over|over1|G0|comb~0_combout ),
	.out6(\A4|G1|out~2_combout ),
	.out7(\A4|G0|out~0_combout ),
	.out8(\X4|G1|out~1_combout ),
	.out9(\X4|G0|out~1_combout ),
	.out10(\Op0|SS4|Gout10|G1|out~1_combout ),
	.out11(\Op0|SS4|Gout10|G0|out~0_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

zeroDetector zero(
	.out(\muxOut0|Mux2|g2|G0|out~0_combout ),
	.out1(\muxOut0|Mux2|g2|G1|out~1_combout ),
	.out2(\muxOut1|Mux2|g2|G0|out~0_combout ),
	.out3(\muxOut1|Mux2|g2|G1|out~1_combout ),
	.out4(\muxOut2|Mux2|g2|G0|out~0_combout ),
	.out5(\muxOut2|Mux2|g2|G1|out~1_combout ),
	.out6(\muxOut3|Mux2|g2|G0|out~0_combout ),
	.out7(\muxOut3|Mux2|g2|G1|out~1_combout ),
	.out8(\muxOut4|Mux2|g2|G0|out~0_combout ),
	.out9(\muxOut4|Mux2|g2|G1|out~1_combout ),
	.out10(\zero|g3|G1|out~1_combout ),
	.out11(\zero|g3|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

overDetector over(
	.out(\over|over5|G0|out~0_combout ),
	.out1(\over|over5|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.out2(\over|g2|G1|out~0_combout ),
	.out3(\over|g0|G1|out~0_combout ),
	.comb2(\over|over1|G0|comb~0_combout ),
	.comb3(\over|over1|G0|comb~1_combout ),
	.out4(\A4|G1|out~0_combout ),
	.out5(\Op0|SS4|Gout10|G1|out~1_combout ),
	.out6(\Op0|SS4|Gout10|G0|out~0_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.A_8(\A[8]~input_o ),
	.A_9(\A[9]~input_o ),
	.B_9(\B[9]~input_o ),
	.B_8(\B[8]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX4to1_NCL muxOut0(
	.out(\muxOut0|Mux2|g2|G0|out~0_combout ),
	.out1(\muxOut0|Mux2|g2|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.out2(\Op0|SS0|Gout10|G1|out~1_combout ),
	.out3(\Op0|SS0|Gout10|G0|out~0_combout ),
	.out4(\A0|G0|out~0_combout ),
	.out5(\X0|G0|out~1_combout ),
	.out6(\X0|G1|out~1_combout ),
	.out7(\A0|G1|out~1_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX4to1_NCL_1 muxOut1(
	.out(\muxOut1|Mux2|g2|G0|out~0_combout ),
	.out1(\muxOut1|Mux2|g2|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.out2(\Op0|SS1|Gout10|G1|out~1_combout ),
	.out3(\Op0|SS1|Gout10|G0|out~0_combout ),
	.out4(\A1|G0|out~0_combout ),
	.out5(\X1|G0|out~1_combout ),
	.out6(\X1|G1|out~1_combout ),
	.out7(\A1|G1|out~1_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX4to1_NCL_2 muxOut2(
	.out(\muxOut2|Mux2|g2|G0|out~0_combout ),
	.out1(\muxOut2|Mux2|g2|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.out2(\Op0|SS2|Gout10|G1|out~1_combout ),
	.out3(\Op0|SS2|Gout10|G0|out~0_combout ),
	.out4(\A2|G0|out~0_combout ),
	.out5(\X2|G0|out~1_combout ),
	.out6(\X2|G1|out~1_combout ),
	.out7(\A2|G1|out~1_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX4to1_NCL_3 muxOut3(
	.out(\muxOut3|Mux2|g2|G0|out~0_combout ),
	.out1(\muxOut3|Mux2|g2|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.out2(\Op0|SS3|Gout10|G1|out~1_combout ),
	.out3(\Op0|SS3|Gout10|G0|out~0_combout ),
	.out4(\A3|G0|out~0_combout ),
	.out5(\trojan0|g2|G1|out~1_combout ),
	.out6(\trojan0|g2|G0|out~0_combout ),
	.out7(\A3|G1|out~1_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX4to1_NCL_4 muxOut4(
	.out(\muxOut4|Mux2|g2|G0|out~0_combout ),
	.out1(\muxOut4|Mux2|g2|G1|out~1_combout ),
	.comb(\over|g2|G1|comb~0_combout ),
	.comb1(\over|g2|G1|comb~1_combout ),
	.comb2(\over|over1|G0|comb~0_combout ),
	.out2(\A4|G1|out~2_combout ),
	.out3(\A4|G0|out~0_combout ),
	.out4(\X4|G1|out~1_combout ),
	.out5(\X4|G0|out~1_combout ),
	.out6(\Op0|SS4|Gout10|G1|out~1_combout ),
	.out7(\Op0|SS4|Gout10|G0|out~0_combout ),
	.Sel1_1(\Sel1[1]~input_o ),
	.Sel1_0(\Sel1[0]~input_o ),
	.Sel0_1(\Sel0[1]~input_o ),
	.Sel0_0(\Sel0[0]~input_o ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOIBUF_X58_Y54_N22
fiftyfivenm_io_ibuf \Sel1[1]~input (
	.i(Sel1[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Sel1[1]~input_o ));
// synopsys translate_off
defparam \Sel1[1]~input .bus_hold = "false";
defparam \Sel1[1]~input .listen_to_nsleep_signal = "false";
defparam \Sel1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y54_N29
fiftyfivenm_io_ibuf \Sel1[0]~input (
	.i(Sel1[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Sel1[0]~input_o ));
// synopsys translate_off
defparam \Sel1[0]~input .bus_hold = "false";
defparam \Sel1[0]~input .listen_to_nsleep_signal = "false";
defparam \Sel1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N8
fiftyfivenm_io_ibuf \Sel0[1]~input (
	.i(Sel0[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Sel0[1]~input_o ));
// synopsys translate_off
defparam \Sel0[1]~input .bus_hold = "false";
defparam \Sel0[1]~input .listen_to_nsleep_signal = "false";
defparam \Sel0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N29
fiftyfivenm_io_ibuf \Sel0[0]~input (
	.i(Sel0[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Sel0[0]~input_o ));
// synopsys translate_off
defparam \Sel0[0]~input .bus_hold = "false";
defparam \Sel0[0]~input .listen_to_nsleep_signal = "false";
defparam \Sel0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \A[8]~input (
	.i(A[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[8]~input_o ));
// synopsys translate_off
defparam \A[8]~input .bus_hold = "false";
defparam \A[8]~input .listen_to_nsleep_signal = "false";
defparam \A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N1
fiftyfivenm_io_ibuf \A[9]~input (
	.i(A[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[9]~input_o ));
// synopsys translate_off
defparam \A[9]~input .bus_hold = "false";
defparam \A[9]~input .listen_to_nsleep_signal = "false";
defparam \A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \B[9]~input (
	.i(B[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[9]~input_o ));
// synopsys translate_off
defparam \B[9]~input .bus_hold = "false";
defparam \B[9]~input .listen_to_nsleep_signal = "false";
defparam \B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \B[8]~input (
	.i(B[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[8]~input_o ));
// synopsys translate_off
defparam \B[8]~input .bus_hold = "false";
defparam \B[8]~input .listen_to_nsleep_signal = "false";
defparam \B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N29
fiftyfivenm_io_ibuf \A[1]~input (
	.i(A[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[1]~input_o ));
// synopsys translate_off
defparam \A[1]~input .bus_hold = "false";
defparam \A[1]~input .listen_to_nsleep_signal = "false";
defparam \A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \B[1]~input (
	.i(B[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[1]~input_o ));
// synopsys translate_off
defparam \B[1]~input .bus_hold = "false";
defparam \B[1]~input .listen_to_nsleep_signal = "false";
defparam \B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N22
fiftyfivenm_io_ibuf \A[0]~input (
	.i(A[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[0]~input_o ));
// synopsys translate_off
defparam \A[0]~input .bus_hold = "false";
defparam \A[0]~input .listen_to_nsleep_signal = "false";
defparam \A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \B[0]~input (
	.i(B[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[0]~input_o ));
// synopsys translate_off
defparam \B[0]~input .bus_hold = "false";
defparam \B[0]~input .listen_to_nsleep_signal = "false";
defparam \B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N1
fiftyfivenm_io_ibuf \A[3]~input (
	.i(A[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[3]~input_o ));
// synopsys translate_off
defparam \A[3]~input .bus_hold = "false";
defparam \A[3]~input .listen_to_nsleep_signal = "false";
defparam \A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \B[3]~input (
	.i(B[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[3]~input_o ));
// synopsys translate_off
defparam \B[3]~input .bus_hold = "false";
defparam \B[3]~input .listen_to_nsleep_signal = "false";
defparam \B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \A[2]~input (
	.i(A[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[2]~input_o ));
// synopsys translate_off
defparam \A[2]~input .bus_hold = "false";
defparam \A[2]~input .listen_to_nsleep_signal = "false";
defparam \A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N15
fiftyfivenm_io_ibuf \B[2]~input (
	.i(B[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[2]~input_o ));
// synopsys translate_off
defparam \B[2]~input .bus_hold = "false";
defparam \B[2]~input .listen_to_nsleep_signal = "false";
defparam \B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N22
fiftyfivenm_io_ibuf \A[5]~input (
	.i(A[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[5]~input_o ));
// synopsys translate_off
defparam \A[5]~input .bus_hold = "false";
defparam \A[5]~input .listen_to_nsleep_signal = "false";
defparam \A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N8
fiftyfivenm_io_ibuf \B[5]~input (
	.i(B[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[5]~input_o ));
// synopsys translate_off
defparam \B[5]~input .bus_hold = "false";
defparam \B[5]~input .listen_to_nsleep_signal = "false";
defparam \B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y54_N1
fiftyfivenm_io_ibuf \A[4]~input (
	.i(A[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[4]~input_o ));
// synopsys translate_off
defparam \A[4]~input .bus_hold = "false";
defparam \A[4]~input .listen_to_nsleep_signal = "false";
defparam \A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N15
fiftyfivenm_io_ibuf \B[4]~input (
	.i(B[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[4]~input_o ));
// synopsys translate_off
defparam \B[4]~input .bus_hold = "false";
defparam \B[4]~input .listen_to_nsleep_signal = "false";
defparam \B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N8
fiftyfivenm_io_ibuf \B[7]~input (
	.i(B[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[7]~input_o ));
// synopsys translate_off
defparam \B[7]~input .bus_hold = "false";
defparam \B[7]~input .listen_to_nsleep_signal = "false";
defparam \B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N29
fiftyfivenm_io_ibuf \A[7]~input (
	.i(A[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[7]~input_o ));
// synopsys translate_off
defparam \A[7]~input .bus_hold = "false";
defparam \A[7]~input .listen_to_nsleep_signal = "false";
defparam \A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N22
fiftyfivenm_io_ibuf \B[6]~input (
	.i(B[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B[6]~input_o ));
// synopsys translate_off
defparam \B[6]~input .bus_hold = "false";
defparam \B[6]~input .listen_to_nsleep_signal = "false";
defparam \B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N8
fiftyfivenm_io_ibuf \A[6]~input (
	.i(A[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A[6]~input_o ));
// synopsys translate_off
defparam \A[6]~input .bus_hold = "false";
defparam \A[6]~input .listen_to_nsleep_signal = "false";
defparam \A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \CarryIn[1]~input (
	.i(CarryIn[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CarryIn[1]~input_o ));
// synopsys translate_off
defparam \CarryIn[1]~input .bus_hold = "false";
defparam \CarryIn[1]~input .listen_to_nsleep_signal = "false";
defparam \CarryIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N8
fiftyfivenm_io_ibuf \CarryIn[0]~input (
	.i(CarryIn[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CarryIn[0]~input_o ));
// synopsys translate_off
defparam \CarryIn[0]~input .bus_hold = "false";
defparam \CarryIn[0]~input .listen_to_nsleep_signal = "false";
defparam \CarryIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \Out[0]~output (
	.i(\muxOut0|Mux2|g2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[0]),
	.obar());
// synopsys translate_off
defparam \Out[0]~output .bus_hold = "false";
defparam \Out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \Out[1]~output (
	.i(\muxOut0|Mux2|g2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[1]),
	.obar());
// synopsys translate_off
defparam \Out[1]~output .bus_hold = "false";
defparam \Out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \Out[2]~output (
	.i(\muxOut1|Mux2|g2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[2]),
	.obar());
// synopsys translate_off
defparam \Out[2]~output .bus_hold = "false";
defparam \Out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \Out[3]~output (
	.i(\muxOut1|Mux2|g2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[3]),
	.obar());
// synopsys translate_off
defparam \Out[3]~output .bus_hold = "false";
defparam \Out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \Out[4]~output (
	.i(\muxOut2|Mux2|g2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[4]),
	.obar());
// synopsys translate_off
defparam \Out[4]~output .bus_hold = "false";
defparam \Out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \Out[5]~output (
	.i(\muxOut2|Mux2|g2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[5]),
	.obar());
// synopsys translate_off
defparam \Out[5]~output .bus_hold = "false";
defparam \Out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Out[6]~output (
	.i(\muxOut3|Mux2|g2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[6]),
	.obar());
// synopsys translate_off
defparam \Out[6]~output .bus_hold = "false";
defparam \Out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \Out[7]~output (
	.i(\muxOut3|Mux2|g2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[7]),
	.obar());
// synopsys translate_off
defparam \Out[7]~output .bus_hold = "false";
defparam \Out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \Out[8]~output (
	.i(\muxOut4|Mux2|g2|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[8]),
	.obar());
// synopsys translate_off
defparam \Out[8]~output .bus_hold = "false";
defparam \Out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \Out[9]~output (
	.i(\muxOut4|Mux2|g2|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[9]),
	.obar());
// synopsys translate_off
defparam \Out[9]~output .bus_hold = "false";
defparam \Out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \Overflow[0]~output (
	.i(\over|over5|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Overflow[0]),
	.obar());
// synopsys translate_off
defparam \Overflow[0]~output .bus_hold = "false";
defparam \Overflow[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \Overflow[1]~output (
	.i(\over|over5|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Overflow[1]),
	.obar());
// synopsys translate_off
defparam \Overflow[1]~output .bus_hold = "false";
defparam \Overflow[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \Neg[0]~output (
	.i(\negDetector|g10|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Neg[0]),
	.obar());
// synopsys translate_off
defparam \Neg[0]~output .bus_hold = "false";
defparam \Neg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Neg[1]~output (
	.i(\negDetector|g10|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Neg[1]),
	.obar());
// synopsys translate_off
defparam \Neg[1]~output .bus_hold = "false";
defparam \Neg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \Zero[0]~output (
	.i(\zero|g3|G1|out~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero[0]),
	.obar());
// synopsys translate_off
defparam \Zero[0]~output .bus_hold = "false";
defparam \Zero[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \Zero[1]~output (
	.i(\zero|g3|G0|out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Zero[1]),
	.obar());
// synopsys translate_off
defparam \Zero[1]~output .bus_hold = "false";
defparam \Zero[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule

module detector (
	out,
	out1,
	out2,
	out3,
	comb,
	comb1,
	out4,
	out5,
	comb2,
	out6,
	out7,
	out8,
	out9,
	out10,
	out11,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	comb;
input 	comb1;
input 	out4;
input 	out5;
input 	comb2;
input 	out6;
input 	out7;
input 	out8;
input 	out9;
input 	out10;
input 	out11;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g9|G0|out~0_combout ;
wire \g8|G0|out~0_combout ;
wire \g8|G1|out~1_combout ;
wire \g9|G1|out~1_combout ;
wire \g7|G1|out~1_combout ;
wire \g5|G1|out~1_combout ;
wire \g3|G1|out~1_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g3|G0|out~0_combout ;
wire \g5|G0|out~0_combout ;
wire \g7|G0|out~0_combout ;
wire \g6|G1|out~1_combout ;
wire \g6|G0|out~0_combout ;
wire \g4|G1|out~1_combout ;
wire \g4|G0|out~0_combout ;
wire \gNeg|G1|out~1_combout ;
wire \g2|G1|out~0_combout ;
wire \g2|G0|out~0_combout ;
wire \gNeg|G0|out~0_combout ;
wire \g0|G1|out~0_combout ;
wire \g0|G0|out~0_combout ;


THDR_AND_1 g1(
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(\gNeg|G1|out~1_combout ),
	.out3(\gNeg|G0|out~0_combout ),
	.out4(\g0|G1|out~0_combout ),
	.out5(\g0|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_8 gNeg(
	.out(out),
	.out1(out1),
	.comb(comb2),
	.out2(\gNeg|G1|out~1_combout ),
	.out3(\gNeg|G0|out~0_combout ),
	.out4(out10),
	.out5(out11),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_2 g2(
	.comb(comb),
	.comb1(comb1),
	.out(out4),
	.out1(\g2|G1|out~0_combout ),
	.out2(\g2|G0|out~0_combout ),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND g0(
	.comb(comb),
	.comb1(comb1),
	.out(out5),
	.out1(\g0|G1|out~0_combout ),
	.out2(\g0|G0|out~0_combout ),
	.Sel1_0(Sel1_0),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_4 g4(
	.comb(comb),
	.comb1(comb1),
	.out(\g4|G1|out~1_combout ),
	.out1(\g4|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_3 g3(
	.out(\g3|G1|out~1_combout ),
	.out1(\g3|G0|out~0_combout ),
	.out2(\gNeg|G1|out~1_combout ),
	.out3(\g2|G1|out~0_combout ),
	.out4(\g2|G0|out~0_combout ),
	.out5(\gNeg|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_5 g5(
	.out(\g5|G1|out~1_combout ),
	.out1(\g5|G0|out~0_combout ),
	.out2(out8),
	.out3(\g4|G1|out~1_combout ),
	.out4(\g4|G0|out~0_combout ),
	.out5(out9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_7 g7(
	.out(\g7|G1|out~1_combout ),
	.out1(\g7|G0|out~0_combout ),
	.out2(out6),
	.out3(\g6|G1|out~1_combout ),
	.out4(\g6|G0|out~0_combout ),
	.out5(out7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_6 g6(
	.comb(comb),
	.comb1(comb1),
	.out(\g6|G1|out~1_combout ),
	.out1(\g6|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR g10(
	.out(out2),
	.out1(out3),
	.out2(\g9|G0|out~0_combout ),
	.out3(\g8|G0|out~0_combout ),
	.out4(\g8|G1|out~1_combout ),
	.out5(\g9|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_2 g9(
	.out(\g9|G0|out~0_combout ),
	.out1(\g9|G1|out~1_combout ),
	.out2(\g7|G1|out~1_combout ),
	.out3(\g5|G1|out~1_combout ),
	.out4(\g5|G0|out~0_combout ),
	.out5(\g7|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_1 g8(
	.out(\g8|G0|out~0_combout ),
	.out1(\g8|G1|out~1_combout ),
	.out2(\g3|G1|out~1_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g3|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND (
	comb,
	comb1,
	out,
	out1,
	out2,
	Sel1_0,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;
output 	out2;
input 	Sel1_0;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22 G0(
	.out(out2),
	.Sel1_0(Sel1_0),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22 (
	out,
	Sel1_0,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel1_0;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (\Sel1[0]~input_o ))) # (!out & (\Sel0[0]~input_o  & \Sel1[0]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd (
	comb,
	comb1,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(comb1),
	.datab(out1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h4CFF;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_1 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_1 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_1 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_1 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out1) # (out))) # (!out & (out1 & out))

	.dataa(out),
	.datab(out1),
	.datac(gnd),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_1 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y53_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out1))))

	.dataa(out),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((out) # ((out1) # (out)))) # (!out2 & (out & ((out) # (out1))))

	.dataa(out1),
	.datab(out4),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_2 (
	comb,
	comb1,
	out,
	out1,
	out2,
	Sel1_0,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;
output 	out2;
input 	Sel1_0;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_2 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_2 G0(
	.out(out2),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_2 (
	out,
	Sel1_0,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel1_0;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (\Sel1[0]~input_o ))) # (!\Sel0[1]~input_o  & (out & \Sel1[0]~input_o ))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_2 (
	comb,
	comb1,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(comb1),
	.datab(out1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h4CFF;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_3 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_3 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_3 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_3 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out1) # (out))) # (!out & (out1 & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_3 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y53_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out1))))

	.dataa(out),
	.datab(out4),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((out1) # ((out) # (out)))) # (!out2 & (out & ((out1) # (out))))

	.dataa(out2),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_4 (
	comb,
	comb1,
	out,
	out1,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_4 G0(
	.out(out1),
	.Sel1_1(Sel1_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_4 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_4 (
	out,
	Sel1_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel1_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel1[1]~input_o  & ((\Sel0[0]~input_o ) # (out))) # (!\Sel1[1]~input_o  & (\Sel0[0]~input_o  & out))

	.dataa(Sel1_1),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_4 (
	comb,
	comb1,
	out,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y53_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & ((\Sel1[1]~input_o ) # ((\Sel1[0]~input_o )))) # (!\Sel0[1]~input_o  & (((\Sel0[0]~input_o  & \Sel1[0]~input_o ))))

	.dataa(Sel0_1),
	.datab(Sel1_1),
	.datac(Sel0_0),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_5 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_5 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_5 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_5 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out1))) # (!out & (out & out1))

	.dataa(gnd),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_5 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y53_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out4),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out) # ((out) # (out)))) # (!out1 & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_6 (
	comb,
	comb1,
	out,
	out1,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_6 G0(
	.out(out1),
	.Sel1_1(Sel1_1),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_6 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_6 (
	out,
	Sel1_1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel1_1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel1[1]~input_o  & ((\Sel0[1]~input_o ) # (out))) # (!\Sel1[1]~input_o  & (\Sel0[1]~input_o  & out))

	.dataa(Sel1_1),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_6 (
	comb,
	comb1,
	out,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y53_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[0]~input_o  & (((\Sel1[1]~input_o ) # (\Sel1[0]~input_o )))) # (!\Sel0[0]~input_o  & (\Sel0[1]~input_o  & ((\Sel1[0]~input_o ))))

	.dataa(Sel0_1),
	.datab(Sel1_1),
	.datac(Sel0_0),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_7 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_7 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_7 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_7 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(out),
	.datac(gnd),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_7 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y53_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((out) # ((out) # (out)))) # (!out2 & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out3),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_8 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	comb;
output 	out2;
output 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_8 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_8 G1(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(out2),
	.out3(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_8 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((out) # (out))) # (!out1 & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_8 (
	out,
	out1,
	comb,
	out2,
	out3,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	comb;
output 	out2;
input 	out3;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X69_Y53_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((!comb & ((out) # (out2))))

	.dataa(out1),
	.datab(out2),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF0E;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((out) # ((out)))) # (!out2 & (((out & out))))

	.dataa(out1),
	.datab(out2),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8C8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_9 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_9 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_9 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out1),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_9 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y53_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out4),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(out4),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_1 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_10 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_10 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_10 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_10 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y53_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out4),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_2 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_11 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_11 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_11 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_11 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out4),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_10 g1(
	.out(out2),
	.out1(\g1|G1|out~1_combout ),
	.out2(\g1|G0|out~0_combout ),
	.out3(out4),
	.out4(out5),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_9 g0(
	.out(\g0|G0|out~0_combout ),
	.out1(out2),
	.out2(\g0|G1|out~1_combout ),
	.out3(out3),
	.out4(out6),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_3 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_9 (
	out,
	out1,
	out2,
	out3,
	out4,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
output 	out2;
input 	out3;
input 	out4;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_12 G0(
	.out(out),
	.out1(out3),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_12 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_12 (
	out,
	out1,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y51_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\CarryIn[1]~input_o ) # (out))) # (!out & (\CarryIn[1]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(CarryIn_1),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_12 (
	out,
	out1,
	out2,
	out3,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;
input 	out3;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y52_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((out1) # (!out))) # (!out1 & (out1 & !out)))

	.dataa(out3),
	.datab(out1),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF8FE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # (\CarryIn[0]~input_o )))

	.dataa(out1),
	.datab(gnd),
	.datac(CarryIn_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_10 (
	out,
	out1,
	out2,
	out3,
	out4,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
output 	out2;
input 	out3;
input 	out4;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_13 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.out3(out4),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_13 G0(
	.out(out2),
	.out1(out3),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_13 (
	out,
	out1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (\CarryIn[0]~input_o ))) # (!out & (out & \CarryIn[0]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_13 (
	out,
	out1,
	out2,
	out3,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;
input 	out3;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y51_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out & ((out1) # (!out))) # (!out & (out1 & !out)))

	.dataa(out3),
	.datab(out1),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF8FE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\CarryIn[1]~input_o ) # (out1)))

	.dataa(CarryIn_1),
	.datab(out2),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hCC88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_3 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_14 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_14 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_14 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out1) # (out1))) # (!out & (out1 & out1))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_14 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y51_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out))))

	.dataa(out),
	.datab(out4),
	.datac(\out~0_combout ),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # ((out) # (out)))) # (!out & (out & ((out1) # (out))))

	.dataa(out2),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX4to1_NCL (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Mux0|g2|G1|out~1_combout ;
wire \Mux0|g2|G0|out~0_combout ;
wire \Mux1|g2|G1|out~1_combout ;
wire \Mux1|g2|G0|out~0_combout ;


MUX2to1_NCL_1 Mux0(
	.out(\Mux0|g2|G1|out~1_combout ),
	.out1(\Mux0|g2|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_2 Mux1(
	.out(\Mux1|g2|G1|out~1_combout ),
	.out1(\Mux1|g2|G0|out~0_combout ),
	.comb(comb1),
	.out2(out4),
	.out3(out5),
	.out4(out6),
	.out5(out7),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_3 Mux2(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(\Mux0|g2|G1|out~1_combout ),
	.out3(\Mux0|g2|G0|out~0_combout ),
	.out4(\Mux1|g2|G1|out~1_combout ),
	.out5(\Mux1|g2|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module MUX2to1_NCL_1 (
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|comb~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_11 g0(
	.out(\g0|G0|out~0_combout ),
	.comb(\g1|G1|comb~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_12 g1(
	.comb(\g1|G1|comb~0_combout ),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_4 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_11 (
	out,
	comb,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_15 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_15 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_15 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_15 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y53_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(comb),
	.datab(out),
	.datac(gnd),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF88;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[0]~input_o  & (((out) # (out)))) # (!\Sel0[0]~input_o  & (\Sel0[1]~input_o  & ((out))))

	.dataa(Sel0_1),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_12 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_16 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_16 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_16 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out))) # (!out & (\Sel0[0]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_16 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y51_N18
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (\Sel0[1]~input_o ) # ((out) # ((\Sel0[0]~input_o ) # (out)))

	.dataa(Sel0_1),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(gnd),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCCC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & ((out) # ((out)))) # (!\Sel0[1]~input_o  & (((\Sel0[0]~input_o  & out))))

	.dataa(Sel0_1),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_4 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_17 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_17 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_17 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y53_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_17 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y53_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out3),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_2 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_13 g0(
	.comb(comb),
	.out(\g0|G0|out~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out5),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_5 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_14 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out3),
	.out3(out4),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_13 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_18 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_18 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_18 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X54_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_18 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X54_Y53_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out1) # (!comb1))) # (!out & (!comb1 & out1)))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFCE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (\Sel0[0]~input_o )))

	.dataa(out),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_14 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_19 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_19 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_19 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X54_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out))) # (!out & (\Sel0[0]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_19 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X54_Y53_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (!comb1))) # (!out & (!comb1 & out)))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(comb),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\Sel0[1]~input_o ) # (out)))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_5 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_20 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_20 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_20 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_20 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X54_Y53_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out3),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_3 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;


THDR_AND_15 g0(
	.comb(comb),
	.out(\g0|G1|out~1_combout ),
	.out1(\g0|G0|out~0_combout ),
	.out2(out4),
	.out3(out5),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_16 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_6 g2(
	.out(out),
	.out1(out1),
	.out2(\g1|G1|out~1_combout ),
	.out3(\g0|G1|out~1_combout ),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g1|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_15 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_21 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_21 G0(
	.out(out1),
	.out1(out2),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_21 (
	out,
	out1,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel1[1]~input_o  & ((out) # (out))) # (!\Sel1[1]~input_o  & (out & out))

	.dataa(gnd),
	.datab(Sel1_1),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_21 (
	comb,
	out,
	out1,
	out2,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y53_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hCFCE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((\Sel1[0]~input_o ) # (out)))) # (!out & (out & ((out))))

	.dataa(out1),
	.datab(out2),
	.datac(Sel1_0),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_16 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_22 G0(
	.out(out1),
	.out1(out2),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_22 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_22 (
	out,
	out1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (\Sel1[0]~input_o ))) # (!out & (out & \Sel1[0]~input_o ))

	.dataa(out),
	.datab(out1),
	.datac(gnd),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_22 (
	comb,
	out,
	out1,
	out2,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y53_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF0FE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((out) # (out)))) # (!out & (\Sel1[1]~input_o  & ((out))))

	.dataa(out),
	.datab(Sel1_1),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_6 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_23 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_23 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_23 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(out2),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_23 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y53_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out4),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out4),
	.datab(out1),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX4to1_NCL_1 (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Mux0|g2|G1|out~1_combout ;
wire \Mux0|g2|G0|out~0_combout ;
wire \Mux1|g2|G1|out~1_combout ;
wire \Mux1|g2|G0|out~0_combout ;


MUX2to1_NCL_4 Mux0(
	.out(\Mux0|g2|G1|out~1_combout ),
	.out1(\Mux0|g2|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_5 Mux1(
	.out(\Mux1|g2|G1|out~1_combout ),
	.out1(\Mux1|g2|G0|out~0_combout ),
	.comb(comb1),
	.out2(out4),
	.out3(out5),
	.out4(out6),
	.out5(out7),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_6 Mux2(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(\Mux0|g2|G1|out~1_combout ),
	.out3(\Mux0|g2|G0|out~0_combout ),
	.out4(\Mux1|g2|G1|out~1_combout ),
	.out5(\Mux1|g2|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module MUX2to1_NCL_4 (
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|comb~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_17 g0(
	.out(\g0|G0|out~0_combout ),
	.comb(\g1|G1|comb~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_7 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_18 g1(
	.comb(\g1|G1|comb~0_combout ),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_17 (
	out,
	comb,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_24 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_24 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_24 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_24 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y53_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(out),
	.datab(gnd),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFA0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[0]~input_o  & (((out) # (out)))) # (!\Sel0[0]~input_o  & (\Sel0[1]~input_o  & (out)))

	.dataa(Sel0_1),
	.datab(Sel0_0),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_18 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_25 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_25 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_25 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out))) # (!out & (\Sel0[0]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_25 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (\Sel0[1]~input_o ) # ((\Sel0[0]~input_o ) # ((out) # (out)))

	.dataa(Sel0_1),
	.datab(Sel0_0),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(gnd),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((\Sel0[1]~input_o ) # (\Sel0[0]~input_o )))) # (!out & (out & (\Sel0[1]~input_o )))

	.dataa(out2),
	.datab(out1),
	.datac(Sel0_1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_7 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_26 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_26 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_26 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y53_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_26 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y53_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_5 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_20 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out3),
	.out3(out4),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_19 g0(
	.comb(comb),
	.out(\g0|G0|out~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out5),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_8 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_19 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_27 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_27 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_27 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(gnd),
	.datab(Sel0_1),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_27 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y52_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out1) # (!comb1))) # (!out & (out1 & !comb1)))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEAFE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_20 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_28 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_28 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_28 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (\Sel0[0]~input_o ))) # (!out & (out & \Sel0[0]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_28 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y52_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (!comb1))) # (!out & (out & !comb1)))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEAFE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\Sel0[1]~input_o ) # (out)))

	.dataa(Sel0_1),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF0A0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_8 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_29 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_29 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_29 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_29 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y53_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(out3),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_6 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;


THDR_AND_21 g0(
	.comb(comb),
	.out(\g0|G1|out~1_combout ),
	.out1(\g0|G0|out~0_combout ),
	.out2(out4),
	.out3(out5),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_22 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_9 g2(
	.out(out),
	.out1(out1),
	.out2(\g1|G1|out~1_combout ),
	.out3(\g0|G1|out~1_combout ),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g1|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_21 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_30 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_30 G0(
	.out(out1),
	.out1(out2),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_30 (
	out,
	out1,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel1[1]~input_o  & ((out) # (out))) # (!\Sel1[1]~input_o  & (out & out))

	.dataa(gnd),
	.datab(Sel1_1),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_30 (
	comb,
	out,
	out1,
	out2,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y53_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF3F2;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out)))) # (!out & (((out & \Sel1[0]~input_o ))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8A8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_22 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_31 G0(
	.out(out1),
	.out1(out2),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_31 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_31 (
	out,
	out1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel1[0]~input_o ) # (out))) # (!out & (\Sel1[0]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel1_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_31 (
	comb,
	out,
	out1,
	out2,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y53_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF0FE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((out) # (out)))) # (!out & (\Sel1[1]~input_o  & ((out))))

	.dataa(out),
	.datab(Sel1_1),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_9 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_32 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_32 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_32 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_32 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X59_Y53_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out4),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX4to1_NCL_2 (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Mux0|g2|G1|out~1_combout ;
wire \Mux0|g2|G0|out~0_combout ;
wire \Mux1|g2|G1|out~1_combout ;
wire \Mux1|g2|G0|out~0_combout ;


MUX2to1_NCL_7 Mux0(
	.out(\Mux0|g2|G1|out~1_combout ),
	.out1(\Mux0|g2|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_8 Mux1(
	.out(\Mux1|g2|G1|out~1_combout ),
	.out1(\Mux1|g2|G0|out~0_combout ),
	.comb(comb1),
	.out2(out4),
	.out3(out5),
	.out4(out6),
	.out5(out7),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_9 Mux2(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(\Mux0|g2|G1|out~1_combout ),
	.out3(\Mux0|g2|G0|out~0_combout ),
	.out4(\Mux1|g2|G1|out~1_combout ),
	.out5(\Mux1|g2|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module MUX2to1_NCL_7 (
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|comb~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_OR_10 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_23 g0(
	.out(\g0|G0|out~0_combout ),
	.comb(\g1|G1|comb~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_24 g1(
	.comb(\g1|G1|comb~0_combout ),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_23 (
	out,
	comb,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_33 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_33 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_33 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y52_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[1]~input_o ) # (out))) # (!out & (\Sel0[1]~input_o  & out))

	.dataa(out),
	.datab(Sel0_1),
	.datac(out1),
	.datad(gnd),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hE8E8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_33 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y51_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(out),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF8F8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[0]~input_o  & ((out) # ((out)))) # (!\Sel0[0]~input_o  & (((\Sel0[1]~input_o  & out))))

	.dataa(Sel0_0),
	.datab(out1),
	.datac(Sel0_1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_24 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_34 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_34 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_34 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y51_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (\Sel0[0]~input_o ))) # (!out & (out & \Sel0[0]~input_o ))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_34 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y52_N22
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (\Sel0[0]~input_o ) # ((out) # ((\Sel0[1]~input_o ) # (out)))

	.dataa(Sel0_0),
	.datab(out1),
	.datac(Sel0_1),
	.datad(out2),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(gnd),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & (((out) # (out)))) # (!\Sel0[1]~input_o  & (\Sel0[0]~input_o  & (out)))

	.dataa(Sel0_1),
	.datab(Sel0_0),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_10 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_35 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_35 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_35 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y51_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_35 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y51_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out4),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_8 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_25 g0(
	.comb(comb),
	.out(\g0|G0|out~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out5),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_26 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out3),
	.out3(out4),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_11 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_25 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_36 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_36 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_36 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y51_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_36 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y51_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out1) # (!comb1))) # (!out & (out1 & !comb1)))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEAFE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_26 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_37 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_37 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_37 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y51_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out))) # (!out & (\Sel0[0]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_37 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y51_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (!comb1))) # (!out & (!comb1 & out)))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(comb),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\Sel0[1]~input_o ) # (out)))

	.dataa(Sel0_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_11 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_38 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_38 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_38 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(out1),
	.datac(gnd),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_38 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y51_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out3),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFECC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out1),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_9 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;


THDR_AND_27 g0(
	.comb(comb),
	.out(\g0|G1|out~1_combout ),
	.out1(\g0|G0|out~0_combout ),
	.out2(out4),
	.out3(out5),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_12 g2(
	.out(out),
	.out1(out1),
	.out2(\g1|G1|out~1_combout ),
	.out3(\g0|G1|out~1_combout ),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g1|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_28 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_27 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_39 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_39 G0(
	.out(out1),
	.out1(out2),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_39 (
	out,
	out1,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel1[1]~input_o  & ((out) # (out))) # (!\Sel1[1]~input_o  & (out & out))

	.dataa(Sel1_1),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_39 (
	comb,
	out,
	out1,
	out2,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y51_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(comb),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF32;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((\Sel1[0]~input_o )))) # (!out & (out & ((out))))

	.dataa(out1),
	.datab(out),
	.datac(Sel1_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_28 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_40 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_40 G0(
	.out(out1),
	.out1(out2),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_40 (
	out,
	out1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel1[0]~input_o ) # (out))) # (!out & (\Sel1[0]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(Sel1_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_40 (
	comb,
	out,
	out1,
	out2,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y51_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hAAFE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((out) # (out)))) # (!out & (\Sel1[1]~input_o  & ((out))))

	.dataa(out),
	.datab(Sel1_1),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_12 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_41 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_41 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_41 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y51_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_41 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y51_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out2),
	.datab(out),
	.datac(out4),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out3),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX4to1_NCL_3 (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Mux0|g2|G1|out~1_combout ;
wire \Mux0|g2|G0|out~0_combout ;
wire \Mux1|g2|G1|out~1_combout ;
wire \Mux1|g2|G0|out~0_combout ;


MUX2to1_NCL_10 Mux0(
	.out(\Mux0|g2|G1|out~1_combout ),
	.out1(\Mux0|g2|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_11 Mux1(
	.out(\Mux1|g2|G1|out~1_combout ),
	.out1(\Mux1|g2|G0|out~0_combout ),
	.comb(comb1),
	.out2(out4),
	.out3(out5),
	.out4(out6),
	.out5(out7),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_12 Mux2(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(\Mux0|g2|G1|out~1_combout ),
	.out3(\Mux0|g2|G0|out~0_combout ),
	.out4(\Mux1|g2|G1|out~1_combout ),
	.out5(\Mux1|g2|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module MUX2to1_NCL_10 (
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|comb~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_29 g0(
	.out(\g0|G0|out~0_combout ),
	.comb(\g1|G1|comb~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_30 g1(
	.comb(\g1|G1|comb~0_combout ),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_13 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_29 (
	out,
	comb,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_42 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_42 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_42 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(Sel0_1),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_42 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y52_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(\out~0_combout ),
	.datab(gnd),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\Sel0[1]~input_o ) # ((\Sel0[0]~input_o )))) # (!out & (((\Sel0[0]~input_o  & out))))

	.dataa(Sel0_1),
	.datab(out2),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8C8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_30 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_43 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_43 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_43 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out))) # (!out & (\Sel0[0]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_43 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y52_N28
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (out) # ((\Sel0[0]~input_o ) # ((\Sel0[1]~input_o ) # (out)))

	.dataa(out1),
	.datab(Sel0_0),
	.datac(Sel0_1),
	.datad(out2),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(out),
	.datab(gnd),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & ((out) # ((out)))) # (!\Sel0[1]~input_o  & (out & (\Sel0[0]~input_o )))

	.dataa(Sel0_1),
	.datab(out2),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_13 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_44 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_44 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_44 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_44 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y52_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out4),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out3),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_11 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_31 g0(
	.comb(comb),
	.out(\g0|G0|out~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out5),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_14 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_32 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out3),
	.out3(out4),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_31 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_45 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_45 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_45 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & ((out) # (out))) # (!\Sel0[1]~input_o  & (out & out))

	.dataa(Sel0_1),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_45 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y52_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (!comb1))) # (!out1 & (out & !comb1)))

	.dataa(out2),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF8FE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF0C0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_32 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_46 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_46 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_46 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y51_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out))) # (!out & (\Sel0[0]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_46 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y52_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb1 & ((out) # (out))))

	.dataa(out),
	.datab(comb),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF32;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out)))) # (!out & (out & (\Sel0[1]~input_o )))

	.dataa(out),
	.datab(out1),
	.datac(Sel0_1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_14 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_47 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_47 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_47 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_47 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y52_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_12 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;


THDR_AND_33 g0(
	.comb(comb),
	.out(\g0|G1|out~1_combout ),
	.out1(\g0|G0|out~0_combout ),
	.out2(out4),
	.out3(out5),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_34 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_15 g2(
	.out(out),
	.out1(out1),
	.out2(\g1|G1|out~1_combout ),
	.out3(\g0|G1|out~1_combout ),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g1|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_33 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_48 G0(
	.out(out1),
	.out1(out2),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_48 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_48 (
	out,
	out1,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel1[1]~input_o ) # (out))) # (!out & (\Sel1[1]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel1_1),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_48 (
	comb,
	out,
	out1,
	out2,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y52_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF0FE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((\Sel1[0]~input_o ) # (out)))) # (!out & (out & ((out))))

	.dataa(out2),
	.datab(Sel1_0),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_34 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_49 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_49 G0(
	.out(out1),
	.out1(out2),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_49 (
	out,
	out1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel1[0]~input_o ) # (out))) # (!out & (\Sel1[0]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel1_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_49 (
	comb,
	out,
	out1,
	out2,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y52_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(comb),
	.datab(out),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF54;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((out) # (out)))) # (!out & (\Sel1[1]~input_o  & ((out))))

	.dataa(Sel1_1),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_15 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_50 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_50 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_50 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_50 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out4),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFECC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out4),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX4to1_NCL_4 (
	out,
	out1,
	comb,
	comb1,
	comb2,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	comb2;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Mux0|g2|G1|out~1_combout ;
wire \Mux0|g2|G0|out~0_combout ;
wire \Mux1|g2|G1|out~1_combout ;
wire \Mux1|g2|G0|out~0_combout ;


MUX2to1_NCL_13 Mux0(
	.out(\Mux0|g2|G1|out~1_combout ),
	.out1(\Mux0|g2|G0|out~0_combout ),
	.comb(comb1),
	.comb1(comb2),
	.out2(out6),
	.out3(out7),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_15 Mux2(
	.out(out),
	.out1(out1),
	.comb(comb),
	.out2(\Mux0|g2|G1|out~1_combout ),
	.out3(\Mux0|g2|G0|out~0_combout ),
	.out4(\Mux1|g2|G1|out~1_combout ),
	.out5(\Mux1|g2|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

MUX2to1_NCL_14 Mux1(
	.out(\Mux1|g2|G1|out~1_combout ),
	.out1(\Mux1|g2|G0|out~0_combout ),
	.comb(comb1),
	.out2(out2),
	.out3(out3),
	.out4(out4),
	.out5(out5),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module MUX2to1_NCL_13 (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_36 g1(
	.comb(comb),
	.comb1(comb1),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_35 g0(
	.comb(comb),
	.out(\g0|G0|out~0_combout ),
	.comb1(comb1),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_16 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_35 (
	comb,
	out,
	comb1,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	comb1;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_51 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_51 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_51 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[1]~input_o ) # (out))) # (!out & (\Sel0[1]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_1),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_51 (
	comb,
	comb1,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y53_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(out),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(comb1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[0]~input_o  & (((out) # (out)))) # (!\Sel0[0]~input_o  & (\Sel0[1]~input_o  & (out)))

	.dataa(Sel0_1),
	.datab(Sel0_0),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_36 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_52 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_52 G0(
	.out(out1),
	.out1(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_52 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (\Sel0[0]~input_o ))) # (!out & (out & \Sel0[0]~input_o ))

	.dataa(out1),
	.datab(out),
	.datac(gnd),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_52 (
	comb,
	comb1,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(out),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(comb1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & (((out) # (out)))) # (!\Sel0[1]~input_o  & (\Sel0[0]~input_o  & (out)))

	.dataa(Sel0_1),
	.datab(Sel0_0),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_16 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_53 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_53 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_53 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_53 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y53_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out3),
	.datab(out),
	.datac(out4),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_14 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g0|G0|out~0_combout ;
wire \g1|G1|out~1_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;


THDR_AND_37 g0(
	.comb(comb),
	.out(\g0|G0|out~0_combout ),
	.out1(\g0|G1|out~1_combout ),
	.out2(out2),
	.out3(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_38 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out4),
	.out3(out5),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_17 g2(
	.out(out),
	.out1(out1),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G1|out~1_combout ),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_37 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_54 G0(
	.out(out),
	.out1(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_54 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_54 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[1]~input_o ) # (out))) # (!out & (\Sel0[1]~input_o  & out))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_1),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_54 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y51_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out2) # (!comb1))) # (!out & (!comb1 & out2)))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(comb),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_38 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_55 G0(
	.out(out1),
	.out1(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_55 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_55 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (out1))) # (!out & (\Sel0[0]~input_o  & out1))

	.dataa(out),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_55 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y51_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out1) # (!comb1))) # (!out & (!comb1 & out1)))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFCE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((\Sel0[1]~input_o ) # (out)))

	.dataa(Sel0_1),
	.datab(gnd),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_17 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_56 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_56 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_56 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_56 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y51_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out4),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module MUX2to1_NCL_15 (
	out,
	out1,
	comb,
	out2,
	out3,
	out4,
	out5,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;


THDR_AND_39 g0(
	.comb(comb),
	.out(\g0|G1|out~1_combout ),
	.out1(\g0|G0|out~0_combout ),
	.out2(out4),
	.out3(out5),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_40 g1(
	.comb(comb),
	.out(\g1|G1|out~1_combout ),
	.out1(\g1|G0|out~0_combout ),
	.out2(out2),
	.out3(out3),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_18 g2(
	.out(out),
	.out1(out1),
	.out2(\g1|G1|out~1_combout ),
	.out3(\g0|G1|out~1_combout ),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g1|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_39 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_57 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_57 G0(
	.out(out1),
	.out1(out2),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_57 (
	out,
	out1,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel1[1]~input_o ) # (out))) # (!out & (\Sel1[1]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(Sel1_1),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_57 (
	comb,
	out,
	out1,
	out2,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y51_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF0E;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out)))) # (!out & (out & ((\Sel1[0]~input_o ))))

	.dataa(out),
	.datab(out1),
	.datac(out2),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_40 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel1_1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel1_1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_58 G0(
	.out(out1),
	.out1(out2),
	.Sel1_0(Sel1_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_58 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel1_1(Sel1_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_58 (
	out,
	out1,
	Sel1_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	Sel1_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel1[0]~input_o ) # (out))) # (!out & (\Sel1[0]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(Sel1_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_58 (
	comb,
	out,
	out1,
	out2,
	Sel1_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel1_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y53_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb & ((out) # (out))))

	.dataa(out),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF3F2;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\Sel1[1]~input_o ) # ((out)))) # (!out & (((out & out))))

	.dataa(out1),
	.datab(Sel1_1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8A8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_18 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_59 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_59 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_59 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_59 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out),
	.datac(out4),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module overDetector (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	comb2,
	comb3,
	out4,
	out5,
	out6,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
output 	comb;
output 	comb1;
output 	out2;
output 	out3;
output 	comb2;
output 	comb3;
input 	out4;
input 	out5;
input 	out6;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \over4|G1|out~1_combout ;
wire \over3|G1|out~1_combout ;
wire \over4|G0|out~0_combout ;
wire \over3|G0|out~0_combout ;
wire \g2|G1|out~1_combout ;
wire \over2|G1|out~1_combout ;
wire \over2|G0|out~0_combout ;
wire \g2|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \over0|G0|out~1_combout ;
wire \over1|G1|out~1_combout ;
wire \over1|G0|out~1_combout ;
wire \over0|G1|out~1_combout ;
wire \selSignalB|g2|G0|out~0_combout ;
wire \selSignalB|g2|G1|out~1_combout ;


MUX2to1_NCL_16 selSignalB(
	.comb(comb1),
	.out(out4),
	.out1(\selSignalB|g2|G0|out~0_combout ),
	.out2(\selSignalB|g2|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR over0(
	.out(\over0|G0|out~1_combout ),
	.out1(\over0|G1|out~1_combout ),
	.out2(\selSignalB|g2|G0|out~0_combout ),
	.out3(\selSignalB|g2|G1|out~1_combout ),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_45 over2(
	.out(\over2|G1|out~1_combout ),
	.out1(\over2|G0|out~0_combout ),
	.out2(\over0|G0|out~1_combout ),
	.out3(\over1|G1|out~1_combout ),
	.out4(\over1|G0|out~1_combout ),
	.out5(\over0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_43 g0(
	.comb(comb),
	.comb1(comb1),
	.out(out3),
	.out1(\g0|G1|out~1_combout ),
	.out2(\g0|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_1 over1(
	.comb(comb2),
	.comb1(comb3),
	.out(\over1|G1|out~1_combout ),
	.out1(\over1|G0|out~1_combout ),
	.out2(out5),
	.out3(out6),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_46 over3(
	.out(\over3|G1|out~1_combout ),
	.out1(\over3|G0|out~0_combout ),
	.out2(\over2|G1|out~1_combout ),
	.out3(\over2|G0|out~0_combout ),
	.out4(\g0|G1|out~1_combout ),
	.out5(\g0|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_44 g2(
	.comb(comb),
	.comb1(comb1),
	.out(out2),
	.out1(\g2|G1|out~1_combout ),
	.out2(\g2|G0|out~0_combout ),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_47 over4(
	.out(\over4|G1|out~1_combout ),
	.out1(\over4|G0|out~0_combout ),
	.out2(\g2|G1|out~1_combout ),
	.out3(\over2|G1|out~1_combout ),
	.out4(\over2|G0|out~0_combout ),
	.out5(\g2|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_20 over5(
	.out(out),
	.out1(out1),
	.out2(\over4|G1|out~1_combout ),
	.out3(\over3|G1|out~1_combout ),
	.out4(\over4|G0|out~0_combout ),
	.out5(\over3|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module MUX2to1_NCL_16 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	Sel0_1;
input 	Sel0_0;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g1|G1|out~1_combout ;
wire \g0|G1|out~1_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;


THDR_AND_42 g1(
	.comb(comb),
	.out(out),
	.out1(\g1|G1|out~1_combout ),
	.out2(\g1|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_41 g0(
	.comb(comb),
	.out(out),
	.out1(\g0|G1|out~1_combout ),
	.out2(\g0|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_19 g2(
	.out(out1),
	.out1(out2),
	.out2(\g1|G1|out~1_combout ),
	.out3(\g0|G1|out~1_combout ),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g1|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_41 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	Sel0_1;
input 	Sel0_0;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_60 G0(
	.out(out2),
	.Sel0_1(Sel0_1),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_60 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_60 (
	out,
	Sel0_1,
	B_8,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel0_1;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y50_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[8]~input_o  & ((\Sel0[1]~input_o ) # (out))) # (!\B[8]~input_o  & (\Sel0[1]~input_o  & out))

	.dataa(B_8),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_60 (
	comb,
	out,
	out1,
	Sel0_1,
	Sel0_0,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	Sel0_1;
input 	Sel0_0;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y50_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!out) # (!comb1))))

	.dataa(comb),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF7F0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[9]~input_o  & (((\Sel0[1]~input_o ) # (\Sel0[0]~input_o )))) # (!\B[9]~input_o  & (\B[8]~input_o  & ((\Sel0[0]~input_o ))))

	.dataa(B_8),
	.datab(B_9),
	.datac(Sel0_1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_42 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	Sel0_1;
input 	Sel0_0;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_61 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_61 G0(
	.out(out2),
	.Sel0_0(Sel0_0),
	.B_9(B_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_61 (
	out,
	Sel0_0,
	B_9,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel0_0;
input 	B_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y50_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[9]~input_o  & ((out) # (\Sel0[0]~input_o ))) # (!\B[9]~input_o  & (out & \Sel0[0]~input_o ))

	.dataa(B_9),
	.datab(out),
	.datac(gnd),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_61 (
	comb,
	out,
	out1,
	Sel0_1,
	Sel0_0,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	Sel0_1;
input 	Sel0_0;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!out) # (!comb1))))

	.dataa(comb),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF7F0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[8]~input_o  & (((\Sel0[1]~input_o ) # (\Sel0[0]~input_o )))) # (!\B[8]~input_o  & (\B[9]~input_o  & (\Sel0[1]~input_o )))

	.dataa(B_8),
	.datab(B_9),
	.datac(Sel0_1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_19 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_62 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_62 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_62 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y50_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out1 & ((out1) # (out))) # (!out1 & (out1 & out))

	.dataa(out1),
	.datab(out2),
	.datac(gnd),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_62 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y50_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out))))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out1) # (out)))) # (!out & (out & ((out) # (out1))))

	.dataa(out4),
	.datab(out1),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_43 (
	comb,
	comb1,
	out,
	out1,
	out2,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
output 	out2;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_63 G0(
	.out(out2),
	.Sel1_0(Sel1_0),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_63 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_63 (
	out,
	Sel1_0,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel1_0;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (\Sel1[0]~input_o ))) # (!out & (\Sel0[0]~input_o  & \Sel1[0]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_63 (
	comb,
	comb1,
	out,
	out1,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel0[1]~input_o  & (!\Sel1[1]~input_o  & ((!\Sel1[0]~input_o )))) # (!\Sel0[1]~input_o  & (((!\Sel0[0]~input_o )) # (!\Sel1[1]~input_o )))

	.dataa(Sel0_1),
	.datab(Sel1_1),
	.datac(Sel0_0),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h1537;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(out1),
	.datab(comb1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h2AFF;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_44 (
	comb,
	comb1,
	out,
	out1,
	out2,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
output 	out2;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_64 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.Sel1_1(Sel1_1),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_64 G0(
	.out(out2),
	.Sel1_0(Sel1_0),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_64 (
	out,
	Sel1_0,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel1_0;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[1]~input_o ) # (\Sel1[0]~input_o ))) # (!out & (\Sel0[1]~input_o  & \Sel1[0]~input_o ))

	.dataa(out),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_64 (
	comb,
	comb1,
	out,
	out1,
	Sel1_1,
	Sel1_0,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
input 	Sel1_1;
input 	Sel1_0;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y53_N30
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!\Sel1[1]~input_o  & !\Sel1[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(Sel1_1),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N20
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!\Sel0[1]~input_o  & !\Sel0[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h000F;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\Sel1[1]~input_o  & (!\Sel0[1]~input_o  & (!\Sel0[0]~input_o ))) # (!\Sel1[1]~input_o  & (((!\Sel1[0]~input_o ) # (!\Sel0[0]~input_o ))))

	.dataa(Sel0_1),
	.datab(Sel1_1),
	.datac(Sel0_0),
	.datad(Sel1_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h0737;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(out1),
	.datab(comb1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h2AFF;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_45 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_65 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_65 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_65 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_65 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y53_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out4),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_46 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_66 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_66 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_66 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_66 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y53_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(out),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # ((out) # (out)))) # (!out & (out1 & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_47 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_67 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_67 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_67 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_67 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y53_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out4),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out) # ((out) # (out)))) # (!out1 & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_20 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_68 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_68 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_68 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_68 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(out4),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR (
	out,
	out1,
	out2,
	out3,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \G1|comb~0_combout ;


THXor G0(
	.comb(\G1|comb~0_combout ),
	.out(out),
	.out1(out2),
	.out2(out3),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_1 G1(
	.comb(\G1|comb~0_combout ),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor (
	comb,
	out,
	out1,
	out2,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y50_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(gnd),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCCC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\A[9]~input_o ) # ((out & \A[8]~input_o )))) # (!out & (out & ((\A[8]~input_o ))))

	.dataa(out1),
	.datab(out2),
	.datac(A_9),
	.datad(A_8),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_1 (
	comb,
	out,
	out1,
	out2,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
input 	out1;
input 	out2;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y50_N26
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (out) # ((out) # ((\A[9]~input_o ) # (\A[8]~input_o )))

	.dataa(out1),
	.datab(out2),
	.datac(A_9),
	.datad(A_8),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(\out~0_combout ),
	.datab(gnd),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\A[8]~input_o ) # ((out & \A[9]~input_o )))) # (!out & (out & (\A[9]~input_o )))

	.dataa(out1),
	.datab(out2),
	.datac(A_9),
	.datad(A_8),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_1 (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THXor_2 G0(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_3 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out2),
	.out2(out3),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_2 (
	comb,
	comb1,
	out,
	out1,
	out2,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
input 	out1;
input 	out2;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X69_Y53_N20
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!out & !out)

	.dataa(gnd),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N4
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!\A[8]~input_o  & !\A[9]~input_o )

	.dataa(gnd),
	.datab(A_8),
	.datac(gnd),
	.datad(A_9),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h0033;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[9]~input_o  & ((out) # ((\A[8]~input_o  & out)))) # (!\A[9]~input_o  & (\A[8]~input_o  & (out)))

	.dataa(A_9),
	.datab(A_8),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_3 (
	comb,
	comb1,
	out,
	out1,
	out2,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	out1;
input 	out2;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X69_Y53_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[9]~input_o  & ((out) # ((\A[8]~input_o  & out)))) # (!\A[9]~input_o  & (\A[8]~input_o  & ((out))))

	.dataa(A_9),
	.datab(A_8),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module SumSub (
	comb,
	comb1,
	out,
	out1,
	out2,
	out3,
	comb2,
	comb3,
	out4,
	out5,
	out6,
	comb4,
	comb5,
	out7,
	out8,
	out9,
	comb6,
	comb7,
	out10,
	out11,
	out12,
	comb8,
	out13,
	out14,
	out15,
	out16,
	Sel0_1,
	Sel0_0,
	A_8,
	A_9,
	B_9,
	B_8,
	A_1,
	B_1,
	A_0,
	B_0,
	A_3,
	B_3,
	A_2,
	B_2,
	A_5,
	B_5,
	A_4,
	B_4,
	B_7,
	A_7,
	B_6,
	A_6,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	comb2;
input 	comb3;
input 	out4;
output 	out5;
output 	out6;
input 	comb4;
input 	comb5;
input 	out7;
output 	out8;
output 	out9;
input 	comb6;
input 	comb7;
input 	out10;
output 	out11;
output 	out12;
input 	comb8;
input 	out13;
output 	out14;
output 	out15;
output 	out16;
input 	Sel0_1;
input 	Sel0_0;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \SS0|Gout20|G0|out~0_combout ;
wire \SS0|Gout20|G1|out~1_combout ;
wire \SS1|Gout20|G0|out~0_combout ;
wire \SS1|Gout20|G1|out~1_combout ;
wire \SS2|Gout20|G0|out~0_combout ;
wire \SS2|Gout20|G1|out~1_combout ;
wire \SS3|Gout20|G0|out~0_combout ;
wire \SS3|Gout20|G1|out~1_combout ;
wire \Trojan2|G0|out~1_combout ;
wire \Trojan2|G1|out~1_combout ;
wire \Trojan0|G0|out~0_combout ;
wire \Trojan0|G1|out~1_combout ;


THDR_AND_118 Trojan0(
	.comb(comb),
	.out(out16),
	.out1(\Trojan0|G0|out~0_combout ),
	.out2(\Trojan0|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_XOR_2 Trojan2(
	.out(\Trojan2|G0|out~1_combout ),
	.out1(\Trojan2|G1|out~1_combout ),
	.out2(\Trojan0|G0|out~0_combout ),
	.out3(\Trojan0|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

Full_sum_sub SS0(
	.out(out2),
	.out1(out3),
	.comb(comb2),
	.comb1(comb3),
	.out2(out4),
	.out3(out16),
	.out4(\SS0|Gout20|G0|out~0_combout ),
	.out5(\SS0|Gout20|G1|out~1_combout ),
	.out6(\Trojan2|G0|out~1_combout ),
	.out7(\Trojan2|G1|out~1_combout ),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

Full_sum_sub_1 SS1(
	.comb(comb),
	.out(out5),
	.out1(out6),
	.comb1(comb4),
	.comb2(comb5),
	.out2(out7),
	.out3(\SS0|Gout20|G0|out~0_combout ),
	.out4(\SS0|Gout20|G1|out~1_combout ),
	.out5(\SS1|Gout20|G0|out~0_combout ),
	.out6(\SS1|Gout20|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

Full_sum_sub_2 SS2(
	.comb(comb),
	.out(out8),
	.out1(out9),
	.comb1(comb6),
	.comb2(comb7),
	.out2(out10),
	.out3(\SS1|Gout20|G0|out~0_combout ),
	.out4(\SS1|Gout20|G1|out~1_combout ),
	.out5(\SS2|Gout20|G0|out~0_combout ),
	.out6(\SS2|Gout20|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

Full_sum_sub_3 SS3(
	.comb(comb),
	.out(out11),
	.out1(out12),
	.comb1(comb8),
	.out2(out13),
	.out3(\SS2|Gout20|G0|out~0_combout ),
	.out4(\SS2|Gout20|G1|out~1_combout ),
	.out5(\SS3|Gout20|G0|out~0_combout ),
	.out6(\SS3|Gout20|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

Full_sum_sub_4 SS4(
	.comb(comb1),
	.out(out),
	.out1(out1),
	.out2(out14),
	.out3(out15),
	.out4(\SS3|Gout20|G0|out~0_combout ),
	.out5(\SS3|Gout20|G1|out~1_combout ),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module Full_sum_sub (
	out,
	out1,
	comb,
	comb1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	A_1,
	B_1,
	A_0,
	B_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	comb;
input 	comb1;
input 	out2;
output 	out3;
output 	out4;
output 	out5;
input 	out6;
input 	out7;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Gout8|G1|out~1_combout ;
wire \Gout9|G0|out~0_combout ;
wire \Gout9|G1|out~1_combout ;
wire \Gout8|G0|out~0_combout ;
wire \Gout1|G0|out~0_combout ;
wire \Gout3|G0|out~0_combout ;
wire \Gout5|G1|out~1_combout ;
wire \Gout5|G0|out~0_combout ;
wire \Gout7|G0|out~0_combout ;
wire \Gout0|G0|out~0_combout ;
wire \Gout2|G1|out~0_combout ;
wire \Gout2|G0|out~0_combout ;
wire \Gout0|G1|out~1_combout ;
wire \Gout6|G1|out~1_combout ;
wire \Gout6|G0|out~0_combout ;
wire \Gout4|G1|out~1_combout ;
wire \Gout4|G0|out~0_combout ;
wire \Gout19|G0|out~0_combout ;
wire \Gout17|G0|out~0_combout ;
wire \Gout19|G1|out~1_combout ;
wire \Gout17|G1|out~1_combout ;
wire \Gout18|G0|out~0_combout ;
wire \Gout16|G1|out~1_combout ;
wire \Gout16|G1|out~2_combout ;
wire \Gout11|G1|out~1_combout ;
wire \Gout18|G1|out~1_combout ;
wire \Gout16|G0|out~0_combout ;
wire \Gout11|G0|out~0_combout ;
wire \Gout13|G0|out~0_combout ;
wire \Gout15|G1|out~1_combout ;
wire \Gout14|G1|out~1_combout ;
wire \Gout12|G1|out~1_combout ;
wire \Gout12|G0|out~0_combout ;
wire \Gout14|G0|out~0_combout ;
wire \Gout15|G0|out~0_combout ;
wire \Gout13|G1|out~1_combout ;
wire \Gout7|G1|out~2_combout ;
wire \Gout1|G1|out~1_combout ;
wire \Gout3|G1|out~1_combout ;


THDR_AND_56 Gout2(
	.comb(comb),
	.comb1(comb1),
	.out(out2),
	.out1(\Gout2|G1|out~0_combout ),
	.out2(\Gout2|G0|out~0_combout ),
	.A_1(A_1),
	.B_1(B_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_49 Gout1(
	.out(\Gout1|G0|out~0_combout ),
	.out1(\Gout0|G0|out~0_combout ),
	.out2(\Gout0|G1|out~1_combout ),
	.out3(\Gout1|G1|out~1_combout ),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_48 Gout0(
	.comb(comb),
	.comb1(comb1),
	.out(\Gout0|G0|out~0_combout ),
	.out1(\Gout0|G1|out~1_combout ),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_58 Gout4(
	.comb(comb),
	.out(out3),
	.out1(\Gout4|G1|out~1_combout ),
	.out2(\Gout4|G0|out~0_combout ),
	.A_1(A_1),
	.A_0(A_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_60 Gout6(
	.comb(comb),
	.comb1(comb1),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_57 Gout3(
	.out(\Gout3|G0|out~0_combout ),
	.out1(\Gout2|G1|out~0_combout ),
	.out2(\Gout2|G0|out~0_combout ),
	.out3(\Gout3|G1|out~1_combout ),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_61 Gout7(
	.out(out3),
	.out1(\Gout7|G0|out~0_combout ),
	.out2(\Gout6|G1|out~1_combout ),
	.out3(\Gout6|G0|out~0_combout ),
	.out4(\Gout7|G1|out~2_combout ),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_26 Gout8(
	.out(\Gout8|G1|out~1_combout ),
	.out1(\Gout8|G0|out~0_combout ),
	.out2(\Gout1|G0|out~0_combout ),
	.out3(\Gout3|G0|out~0_combout ),
	.out4(\Gout1|G1|out~1_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_59 Gout5(
	.out(\Gout5|G1|out~1_combout ),
	.out1(\Gout5|G0|out~0_combout ),
	.out2(\Gout4|G1|out~1_combout ),
	.out3(\Gout4|G0|out~0_combout ),
	.B_1(B_1),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_51 Gout12(
	.out(\Gout16|G1|out~1_combout ),
	.out1(out6),
	.out2(out7),
	.out3(\Gout12|G1|out~1_combout ),
	.out4(\Gout12|G0|out~0_combout ),
	.A_1(A_1),
	.A_0(A_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_21 Gout10(
	.out(out),
	.out1(out1),
	.out2(\Gout8|G1|out~1_combout ),
	.out3(\Gout9|G0|out~0_combout ),
	.out4(\Gout9|G1|out~1_combout ),
	.out5(\Gout8|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_50 Gout11(
	.comb(comb1),
	.out(out3),
	.out1(\Gout11|G1|out~1_combout ),
	.out2(\Gout11|G0|out~0_combout ),
	.B_1(B_1),
	.B_0(B_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_27 Gout9(
	.out(\Gout9|G0|out~0_combout ),
	.out1(\Gout9|G1|out~1_combout ),
	.out2(\Gout5|G1|out~1_combout ),
	.out3(\Gout5|G0|out~0_combout ),
	.out4(\Gout7|G0|out~0_combout ),
	.out5(\Gout7|G1|out~2_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_52 Gout13(
	.out(\Gout13|G0|out~0_combout ),
	.out1(\Gout12|G1|out~1_combout ),
	.out2(\Gout12|G0|out~0_combout ),
	.out3(\Gout13|G1|out~1_combout ),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_23 Gout18(
	.out(\Gout18|G0|out~0_combout ),
	.out1(\Gout18|G1|out~1_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout14|G1|out~1_combout ),
	.out4(\Gout14|G0|out~0_combout ),
	.out5(\Gout15|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_54 Gout15(
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.out2(\Gout16|G1|out~1_combout ),
	.out3(\Gout15|G1|out~1_combout ),
	.out4(out6),
	.out5(out7),
	.out6(\Gout15|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_22 Gout17(
	.out(\Gout17|G0|out~0_combout ),
	.out1(\Gout17|G1|out~1_combout ),
	.out2(\Gout11|G1|out~1_combout ),
	.out3(\Gout11|G0|out~0_combout ),
	.out4(\Gout13|G0|out~0_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_24 Gout19(
	.out(\Gout19|G0|out~0_combout ),
	.out1(\Gout19|G1|out~1_combout ),
	.out2(\Gout18|G0|out~0_combout ),
	.out3(\Gout16|G1|out~2_combout ),
	.out4(\Gout18|G1|out~1_combout ),
	.out5(\Gout16|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_53 Gout14(
	.out(\Gout4|G1|out~1_combout ),
	.out1(\Gout4|G0|out~0_combout ),
	.out2(\Gout16|G1|out~1_combout ),
	.out3(\Gout14|G1|out~1_combout ),
	.out4(out6),
	.out5(out7),
	.out6(\Gout14|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_55 Gout16(
	.out(\Gout2|G1|out~0_combout ),
	.out1(\Gout2|G0|out~0_combout ),
	.out2(\Gout16|G1|out~1_combout ),
	.out3(\Gout16|G1|out~2_combout ),
	.out4(\Gout16|G0|out~0_combout ),
	.out5(out6),
	.out6(out7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_25 Gout20(
	.out(out4),
	.out1(out5),
	.out2(\Gout19|G0|out~0_combout ),
	.out3(\Gout17|G0|out~0_combout ),
	.out4(\Gout19|G1|out~1_combout ),
	.out5(\Gout17|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_48 (
	comb,
	comb1,
	out,
	out1,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_69 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_69 G0(
	.out(out),
	.A_1(A_1),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_69 (
	out,
	A_1,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_1;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[0]~input_o  & ((out) # (\A[1]~input_o ))) # (!\B[0]~input_o  & (out & \A[1]~input_o ))

	.dataa(gnd),
	.datab(B_0),
	.datac(out),
	.datad(A_1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_69 (
	comb,
	comb1,
	out,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X55_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[1]~input_o  & ((\A[0]~input_o ) # ((\A[1]~input_o )))) # (!\B[1]~input_o  & (\A[0]~input_o  & (\B[0]~input_o )))

	.dataa(B_1),
	.datab(A_0),
	.datac(B_0),
	.datad(A_1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_49 (
	out,
	out1,
	out2,
	out3,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_76 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_76 G0(
	.out(out),
	.out1(out1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_50 (
	comb,
	out,
	out1,
	out2,
	B_1,
	B_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	B_1;
input 	B_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_70 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.B_1(B_1),
	.B_0(B_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_70 G0(
	.out(out2),
	.B_1(B_1),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_70 (
	out,
	B_1,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_1;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X54_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[1]~input_o  & ((\CarryIn[1]~input_o ) # (out))) # (!\B[1]~input_o  & (\CarryIn[1]~input_o  & out))

	.dataa(gnd),
	.datab(B_1),
	.datac(CarryIn_1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_70 (
	comb,
	out,
	out1,
	B_1,
	B_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	B_1;
input 	B_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y53_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!out) # (!comb1))))

	.dataa(out1),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[0]~input_o  & ((\CarryIn[1]~input_o ) # ((\CarryIn[0]~input_o )))) # (!\B[0]~input_o  & (((\B[1]~input_o  & \CarryIn[0]~input_o ))))

	.dataa(B_0),
	.datab(CarryIn_1),
	.datac(B_1),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_51 (
	out,
	out1,
	out2,
	out3,
	out4,
	A_1,
	A_0,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	A_1;
input 	A_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_71 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.A_1(A_1),
	.A_0(A_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_71 G0(
	.out(out2),
	.out1(out4),
	.A_1(A_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_71 (
	out,
	out1,
	A_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out & ((out1) # (\A[1]~input_o ))) # (!out & (out1 & \A[1]~input_o ))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(A_1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_71 (
	out,
	out1,
	out2,
	A_1,
	A_0,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	A_1;
input 	A_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y52_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out2) # (\A[0]~input_o ))))

	.dataa(out2),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(A_0),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((\A[0]~input_o ) # ((\A[1]~input_o )))) # (!out2 & (((\A[1]~input_o  & out))))

	.dataa(out2),
	.datab(A_0),
	.datac(A_1),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8A8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_52 (
	out,
	out1,
	out2,
	out3,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_72 G0(
	.out(out),
	.out1(out2),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_72 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_72 (
	out,
	out1,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\CarryIn[1]~input_o  & ((out) # (out1))) # (!\CarryIn[1]~input_o  & (out & out1))

	.dataa(gnd),
	.datab(CarryIn_1),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_72 (
	out,
	out1,
	out2,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout  & ((out2) # ((out1) # (out2)))) # (!\out~0_combout  & (out2 & ((out1) # (out2))))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEE8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\CarryIn[0]~input_o ) # ((\CarryIn[1]~input_o  & ((out2) # (!out1))))

	.dataa(CarryIn_0),
	.datab(CarryIn_1),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEAE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_53 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	out4;
input 	out5;
output 	out6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_73 G0(
	.out(out1),
	.out1(out4),
	.out2(out6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_73 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_73 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out & ((out) # (out2))) # (!out & (out & out2))

	.dataa(out),
	.datab(out1),
	.datac(gnd),
	.datad(out2),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_73 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y52_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((out2) # (out1))) # (!out3 & (out2 & out1)))

	.dataa(\out~0_combout ),
	.datab(out3),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (out3)))

	.dataa(out4),
	.datab(gnd),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_54 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	out4;
input 	out5;
output 	out6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_74 G0(
	.out(out1),
	.out1(out4),
	.out2(out6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_74 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_74 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out2 & ((out) # (out))) # (!out2 & (out & out))

	.dataa(out2),
	.datab(out1),
	.datac(gnd),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_74 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X55_Y53_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out2 & ((out3) # (out))) # (!out2 & (out3 & out)))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (out3)))

	.dataa(out4),
	.datab(out3),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_55 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
output 	out4;
input 	out5;
input 	out6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_75 G0(
	.out(out1),
	.out1(out4),
	.out2(out6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_75 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.out5(out6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_75 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out & ((out1) # (out))) # (!out & (out1 & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_75 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y51_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out) # (out)

	.dataa(out5),
	.datab(gnd),
	.datac(gnd),
	.datad(out4),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N10
fiftyfivenm_lcell_comb \out~2 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((out2) # (out1))) # (!out3 & (out2 & out1)))

	.dataa(out3),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'hFEF8;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # (out3)))

	.dataa(out4),
	.datab(gnd),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module TH22_76 (
	out,
	out1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (\CarryIn[0]~input_o ))) # (!out & (out & \CarryIn[0]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_76 (
	out,
	out1,
	out2,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X55_Y53_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out) # ((out) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out) # (out))))

	.dataa(out2),
	.datab(out),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\CarryIn[1]~input_o ) # ((\CarryIn[0]~input_o  & ((out) # (!out))))

	.dataa(CarryIn_1),
	.datab(out),
	.datac(out1),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFBAA;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_56 (
	comb,
	comb1,
	out,
	out1,
	out2,
	A_1,
	B_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;
output 	out2;
input 	A_1;
input 	B_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_77 G0(
	.out(out2),
	.A_1(A_1),
	.B_1(B_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_77 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_77 (
	out,
	A_1,
	B_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_1;
input 	B_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[1]~input_o  & ((out) # (\A[1]~input_o ))) # (!\B[1]~input_o  & (out & \A[1]~input_o ))

	.dataa(gnd),
	.datab(B_1),
	.datac(out),
	.datad(A_1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_77 (
	comb,
	comb1,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(comb1),
	.datab(out1),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h4FCF;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_57 (
	out,
	out1,
	out2,
	out3,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_78 G0(
	.out(out),
	.out1(out2),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_78 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_78 (
	out,
	out1,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\CarryIn[1]~input_o  & ((out) # (out))) # (!\CarryIn[1]~input_o  & (out & out))

	.dataa(CarryIn_1),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_78 (
	out,
	out1,
	out2,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X55_Y53_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out) # ((out1) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out) # (out1))))

	.dataa(out2),
	.datab(out1),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\CarryIn[0]~input_o ) # ((\CarryIn[1]~input_o  & ((out1) # (!out))))

	.dataa(CarryIn_1),
	.datab(out1),
	.datac(out),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFFA2;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_58 (
	comb,
	out,
	out1,
	out2,
	A_1,
	A_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	A_1;
input 	A_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_79 G0(
	.out(out2),
	.A_0(A_0),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_79 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.A_1(A_1),
	.A_0(A_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_79 (
	out,
	A_0,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_0;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\CarryIn[1]~input_o ) # (\A[0]~input_o ))) # (!out & (\CarryIn[1]~input_o  & \A[0]~input_o ))

	.dataa(out),
	.datab(gnd),
	.datac(CarryIn_1),
	.datad(A_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_79 (
	comb,
	out,
	out1,
	A_1,
	A_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	A_1;
input 	A_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y53_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!out) # (!comb))))

	.dataa(out1),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[1]~input_o  & ((\CarryIn[1]~input_o ) # ((\CarryIn[0]~input_o )))) # (!\A[1]~input_o  & (((\A[0]~input_o  & \CarryIn[0]~input_o ))))

	.dataa(A_1),
	.datab(CarryIn_1),
	.datac(A_0),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_59 (
	out,
	out1,
	out2,
	out3,
	B_1,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	B_1;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_80 G0(
	.out(out1),
	.out1(out3),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_80 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.B_1(B_1),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_80 (
	out,
	out1,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[0]~input_o  & ((out) # (out))) # (!\B[0]~input_o  & (out & out))

	.dataa(gnd),
	.datab(B_0),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_80 (
	out,
	out1,
	out2,
	B_1,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	B_1;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y53_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((\B[0]~input_o  & ((out) # (out1))))

	.dataa(B_0),
	.datab(out),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[1]~input_o  & ((out1) # ((out) # (out)))) # (!\B[1]~input_o  & (out & ((out1) # (out))))

	.dataa(out1),
	.datab(out2),
	.datac(B_1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_60 (
	comb,
	comb1,
	out,
	out1,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_81 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_81 G0(
	.out(out1),
	.B_1(B_1),
	.A_0(A_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_81 (
	out,
	B_1,
	A_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_1;
input 	A_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[1]~input_o  & ((out) # (\A[0]~input_o ))) # (!\B[1]~input_o  & (out & \A[0]~input_o ))

	.dataa(gnd),
	.datab(B_1),
	.datac(out),
	.datad(A_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_81 (
	comb,
	comb1,
	out,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X55_Y53_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(out),
	.datab(comb1),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[0]~input_o  & (((\A[1]~input_o ) # (\A[0]~input_o )))) # (!\B[0]~input_o  & (\B[1]~input_o  & (\A[1]~input_o )))

	.dataa(B_1),
	.datab(B_0),
	.datac(A_1),
	.datad(A_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_61 (
	out,
	out1,
	out2,
	out3,
	out4,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
output 	out4;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_82 G0(
	.out(out1),
	.out1(out3),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_82 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_82 (
	out,
	out1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\CarryIn[0]~input_o ) # (out))) # (!out & (\CarryIn[0]~input_o  & out))

	.dataa(out),
	.datab(gnd),
	.datac(CarryIn_0),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_82 (
	out,
	out1,
	out2,
	out3,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~1_combout ;


// Location: LCCOMB_X57_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (!\CarryIn[1]~input_o  & !\CarryIn[0]~input_o )

	.dataa(gnd),
	.datab(CarryIn_1),
	.datac(gnd),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h0033;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N30
fiftyfivenm_lcell_comb \out~2 (
// Equation(s):
// out3 = (out3 & ((out) # ((out) # (\out~1_combout )))) # (!out3 & (\out~1_combout  & ((out) # (out))))

	.dataa(out3),
	.datab(out2),
	.datac(out1),
	.datad(\out~1_combout ),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'hFEA8;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// \out~1_combout  = (\CarryIn[1]~input_o ) # ((\CarryIn[0]~input_o  & ((out) # (!out))))

	.dataa(CarryIn_1),
	.datab(out2),
	.datac(out1),
	.datad(CarryIn_0),
	.cin(gnd),
	.combout(\out~1_combout ),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFBAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_21 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_83 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_83 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_83 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_83 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y53_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(out),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_22 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_84 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_84 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_84 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out1))) # (!out & (out2 & out1))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_84 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y52_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out))))

	.dataa(out1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # ((out) # (out)))) # (!out & (out & ((out2) # (out))))

	.dataa(out2),
	.datab(out4),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_23 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_85 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_85 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_85 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out3) # (out3))) # (!out & (out3 & out3))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_85 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out3 & ((out) # (out2))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((out2) # ((out) # (out3)))) # (!out2 & (out & ((out2) # (out3))))

	.dataa(out4),
	.datab(out3),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_24 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_86 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_86 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_86 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out3))) # (!out & (out & out3))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_86 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y52_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out1))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out1),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out3) # ((out1) # (out)))) # (!out & (out & ((out3) # (out1))))

	.dataa(out2),
	.datab(out4),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_25 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_87 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_87 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_87 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_87 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y52_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out4),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out4),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_26 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_88 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_88 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_88 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out2))) # (!out & (out2 & out2))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_88 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y53_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out2) # (out)))) # (!out & (out & ((out) # (out2))))

	.dataa(out1),
	.datab(out2),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_27 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_89 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_89 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_89 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out3))) # (!out & (out & out3))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_89 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y53_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out1),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out3)))) # (!out & (out & ((out) # (out3))))

	.dataa(out3),
	.datab(out2),
	.datac(out),
	.datad(out4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module Full_sum_sub_1 (
	comb,
	out,
	out1,
	comb1,
	comb2,
	out2,
	out3,
	out4,
	out5,
	out6,
	Sel0_1,
	Sel0_0,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	comb1;
input 	comb2;
input 	out2;
input 	out3;
input 	out4;
output 	out5;
output 	out6;
input 	Sel0_1;
input 	Sel0_0;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Gout8|G1|out~1_combout ;
wire \Gout9|G0|out~0_combout ;
wire \Gout9|G1|out~1_combout ;
wire \Gout8|G0|out~0_combout ;
wire \Gout1|G0|out~0_combout ;
wire \Gout3|G0|out~0_combout ;
wire \Gout5|G1|out~1_combout ;
wire \Gout5|G0|out~0_combout ;
wire \Gout7|G0|out~0_combout ;
wire \Gout0|G0|out~0_combout ;
wire \Gout2|G1|out~0_combout ;
wire \Gout2|G0|out~0_combout ;
wire \Gout0|G1|out~1_combout ;
wire \Gout6|G1|out~1_combout ;
wire \Gout6|G0|out~0_combout ;
wire \Gout7|G1|out~0_combout ;
wire \Gout4|G1|out~1_combout ;
wire \Gout4|G0|out~0_combout ;
wire \Gout19|G0|out~0_combout ;
wire \Gout17|G0|out~0_combout ;
wire \Gout19|G1|out~1_combout ;
wire \Gout17|G1|out~1_combout ;
wire \Gout18|G0|out~0_combout ;
wire \Gout16|G1|out~1_combout ;
wire \Gout11|G1|out~1_combout ;
wire \Gout18|G1|out~1_combout ;
wire \Gout16|G0|out~0_combout ;
wire \Gout11|G0|out~0_combout ;
wire \Gout13|G0|out~0_combout ;
wire \Gout15|G1|out~1_combout ;
wire \Gout14|G1|out~1_combout ;
wire \Gout12|G1|out~1_combout ;
wire \Gout12|G0|out~0_combout ;
wire \Gout14|G0|out~0_combout ;
wire \Gout15|G0|out~0_combout ;
wire \Gout13|G1|out~1_combout ;
wire \Gout7|G1|out~2_combout ;
wire \Gout1|G1|out~1_combout ;
wire \Gout3|G1|out~1_combout ;


THDR_AND_63 Gout1(
	.out(\Gout1|G0|out~0_combout ),
	.out1(out3),
	.out2(\Gout0|G0|out~0_combout ),
	.out3(out4),
	.out4(\Gout0|G1|out~1_combout ),
	.out5(\Gout1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_70 Gout2(
	.comb(comb1),
	.comb1(comb2),
	.out(out2),
	.out1(\Gout2|G1|out~0_combout ),
	.out2(\Gout2|G0|out~0_combout ),
	.A_3(A_3),
	.B_3(B_3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_62 Gout0(
	.comb(comb1),
	.comb1(comb2),
	.out(\Gout0|G0|out~0_combout ),
	.out1(\Gout0|G1|out~1_combout ),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_71 Gout3(
	.out(\Gout3|G0|out~0_combout ),
	.out1(out3),
	.out2(\Gout2|G1|out~0_combout ),
	.out3(out4),
	.out4(\Gout2|G0|out~0_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_72 Gout4(
	.comb(comb1),
	.out(out3),
	.out1(out4),
	.out2(\Gout7|G1|out~0_combout ),
	.out3(\Gout4|G1|out~1_combout ),
	.out4(\Gout4|G0|out~0_combout ),
	.A_3(A_3),
	.A_2(A_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_73 Gout5(
	.out(\Gout5|G1|out~1_combout ),
	.out1(\Gout5|G0|out~0_combout ),
	.out2(\Gout4|G1|out~1_combout ),
	.out3(\Gout4|G0|out~0_combout ),
	.B_3(B_3),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_74 Gout6(
	.comb(comb1),
	.comb1(comb2),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_75 Gout7(
	.out(\Gout7|G0|out~0_combout ),
	.out1(out3),
	.out2(out4),
	.out3(\Gout6|G1|out~1_combout ),
	.out4(\Gout6|G0|out~0_combout ),
	.out5(\Gout7|G1|out~0_combout ),
	.out6(\Gout7|G1|out~2_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_33 Gout8(
	.out(\Gout8|G1|out~1_combout ),
	.out1(\Gout8|G0|out~0_combout ),
	.out2(\Gout1|G0|out~0_combout ),
	.out3(\Gout3|G0|out~0_combout ),
	.out4(\Gout1|G1|out~1_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_34 Gout9(
	.out(\Gout9|G0|out~0_combout ),
	.out1(\Gout9|G1|out~1_combout ),
	.out2(\Gout5|G1|out~1_combout ),
	.out3(\Gout5|G0|out~0_combout ),
	.out4(\Gout7|G0|out~0_combout ),
	.out5(\Gout7|G1|out~2_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_64 Gout11(
	.comb(comb2),
	.out(out3),
	.out1(out4),
	.out2(\Gout7|G1|out~0_combout ),
	.out3(\Gout11|G1|out~1_combout ),
	.out4(\Gout11|G0|out~0_combout ),
	.B_3(B_3),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_65 Gout12(
	.comb(comb),
	.out(\Gout12|G1|out~1_combout ),
	.out1(\Gout12|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.A_3(A_3),
	.A_2(A_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_66 Gout13(
	.out(out3),
	.out1(out4),
	.out2(\Gout13|G0|out~0_combout ),
	.out3(\Gout12|G1|out~1_combout ),
	.out4(\Gout12|G0|out~0_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_28 Gout10(
	.out(out),
	.out1(out1),
	.out2(\Gout8|G1|out~1_combout ),
	.out3(\Gout9|G0|out~0_combout ),
	.out4(\Gout9|G1|out~1_combout ),
	.out5(\Gout8|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_68 Gout15(
	.comb(comb),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout15|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_67 Gout14(
	.comb(comb),
	.out(\Gout4|G1|out~1_combout ),
	.out1(\Gout4|G0|out~0_combout ),
	.out2(\Gout14|G1|out~1_combout ),
	.out3(\Gout14|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_29 Gout17(
	.out(\Gout17|G0|out~0_combout ),
	.out1(\Gout17|G1|out~1_combout ),
	.out2(\Gout11|G1|out~1_combout ),
	.out3(\Gout11|G0|out~0_combout ),
	.out4(\Gout13|G0|out~0_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_69 Gout16(
	.comb(comb),
	.out(\Gout2|G1|out~0_combout ),
	.out1(\Gout2|G0|out~0_combout ),
	.out2(\Gout16|G1|out~1_combout ),
	.out3(\Gout16|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_30 Gout18(
	.out(\Gout18|G0|out~0_combout ),
	.out1(\Gout18|G1|out~1_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout14|G1|out~1_combout ),
	.out4(\Gout14|G0|out~0_combout ),
	.out5(\Gout15|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_32 Gout20(
	.out(out5),
	.out1(out6),
	.out2(\Gout19|G0|out~0_combout ),
	.out3(\Gout17|G0|out~0_combout ),
	.out4(\Gout19|G1|out~1_combout ),
	.out5(\Gout17|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_31 Gout19(
	.out(\Gout19|G0|out~0_combout ),
	.out1(\Gout19|G1|out~1_combout ),
	.out2(\Gout18|G0|out~0_combout ),
	.out3(\Gout16|G1|out~1_combout ),
	.out4(\Gout18|G1|out~1_combout ),
	.out5(\Gout16|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_62 (
	comb,
	comb1,
	out,
	out1,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_90 G0(
	.out(out),
	.A_3(A_3),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_90 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_90 (
	out,
	A_3,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_3;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[2]~input_o  & ((out) # (\A[3]~input_o ))) # (!\B[2]~input_o  & (out & \A[3]~input_o ))

	.dataa(B_2),
	.datab(gnd),
	.datac(out),
	.datad(A_3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_90 (
	comb,
	comb1,
	out,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y52_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[3]~input_o  & (((\A[3]~input_o ) # (\A[2]~input_o )))) # (!\B[3]~input_o  & (\B[2]~input_o  & ((\A[2]~input_o ))))

	.dataa(B_3),
	.datab(B_2),
	.datac(A_3),
	.datad(A_2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_63 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_97 G0(
	.out(out),
	.out1(out1),
	.out2(out2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_97 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_64 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	B_3,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	B_3;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_91 G0(
	.out(out1),
	.out1(out4),
	.B_3(B_3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_91 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.B_3(B_3),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_91 (
	out,
	out1,
	B_3,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	B_3;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\B[3]~input_o  & ((out) # (out1))) # (!\B[3]~input_o  & (out & out1))

	.dataa(B_3),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_91 (
	comb,
	out,
	out1,
	out2,
	out3,
	B_3,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_3;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y52_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((!comb1) # (!out4))))

	.dataa(out2),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out3),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF7F0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[2]~input_o  & (((out) # (out)))) # (!\B[2]~input_o  & (\B[3]~input_o  & ((out))))

	.dataa(B_2),
	.datab(B_3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_65 (
	comb,
	out,
	out1,
	Sel0_1,
	Sel0_0,
	A_3,
	A_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	Sel0_1;
input 	Sel0_0;
input 	A_3;
input 	A_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_92 G1(
	.comb(comb),
	.out(out),
	.Sel0_1(Sel0_1),
	.A_3(A_3),
	.A_2(A_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_92 G0(
	.out(out1),
	.Sel0_0(Sel0_0),
	.A_3(A_3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_92 (
	out,
	Sel0_0,
	A_3,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel0_0;
input 	A_3;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\A[3]~input_o ) # (\Sel0[0]~input_o ))) # (!out & (\A[3]~input_o  & \Sel0[0]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(A_3),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_92 (
	comb,
	out,
	Sel0_1,
	A_3,
	A_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	Sel0_1;
input 	A_3;
input 	A_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb1 & ((out) # (\A[2]~input_o ))))

	.dataa(comb),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(A_2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hDDDC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\A[2]~input_o ) # ((\A[3]~input_o )))) # (!out & (((\A[3]~input_o  & \Sel0[1]~input_o ))))

	.dataa(A_2),
	.datab(out),
	.datac(A_3),
	.datad(Sel0_1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8C8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_66 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_93 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_93 G0(
	.out(out1),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_93 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X55_Y52_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((out) # (out))) # (!out1 & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_93 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out2),
	.datab(out4),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out1),
	.datab(out3),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAF2;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_67 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_94 G0(
	.out(out1),
	.out1(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_94 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_94 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\Sel0[1]~input_o ) # (out1))) # (!out1 & (\Sel0[1]~input_o  & out1))

	.dataa(gnd),
	.datab(out1),
	.datac(Sel0_1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_94 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out3) # (!comb1))) # (!out2 & (!comb1 & out3)))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out2) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out2),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_68 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_95 G0(
	.out(out1),
	.out1(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_95 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_95 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\Sel0[1]~input_o ) # (out))) # (!out1 & (\Sel0[1]~input_o  & out))

	.dataa(out1),
	.datab(Sel0_1),
	.datac(out),
	.datad(gnd),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hE8E8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_95 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out) # (!comb1))) # (!out2 & (!comb1 & out)))

	.dataa(\out~0_combout ),
	.datab(out2),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # (\Sel0[0]~input_o )))

	.dataa(out2),
	.datab(gnd),
	.datac(out1),
	.datad(Sel0_0),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF0A0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_69 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_96 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_96 G0(
	.out(out1),
	.out1(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_96 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\Sel0[0]~input_o ) # (out))) # (!out1 & (\Sel0[0]~input_o  & out))

	.dataa(gnd),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_96 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y52_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out1) # (!comb1))) # (!out2 & (out1 & !comb1)))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hECFE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # (\Sel0[1]~input_o )))

	.dataa(out2),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module TH22_97 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_97 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y52_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out4),
	.datab(out1),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out),
	.datab(out1),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFFA2;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_70 (
	comb,
	comb1,
	out,
	out1,
	out2,
	A_3,
	B_3,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;
output 	out2;
input 	A_3;
input 	B_3;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_98 G0(
	.out(out2),
	.A_3(A_3),
	.B_3(B_3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_98 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_98 (
	out,
	A_3,
	B_3,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_3;
input 	B_3;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[3]~input_o  & ((out) # (\A[3]~input_o ))) # (!\B[3]~input_o  & (out & \A[3]~input_o ))

	.dataa(gnd),
	.datab(B_3),
	.datac(out),
	.datad(A_3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_98 (
	comb,
	comb1,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(comb1),
	.datab(out1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h4CFF;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_71 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_99 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_99 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_99 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_99 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out1) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out1) # (out))))

	.dataa(out4),
	.datab(out1),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out1) # (!out))))

	.dataa(out2),
	.datab(out3),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAF2;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_72 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	A_3,
	A_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	A_3;
input 	A_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_100 G0(
	.out(out1),
	.out1(out4),
	.A_2(A_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_100 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.A_3(A_3),
	.A_2(A_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_100 (
	out,
	out1,
	A_2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\A[2]~input_o ) # (out))) # (!out1 & (\A[2]~input_o  & out))

	.dataa(out1),
	.datab(gnd),
	.datac(A_2),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_100 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_3,
	A_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	A_3;
input 	A_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y52_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((!comb) # (!out4))))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(out3),
	.datad(comb),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hDCFC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[3]~input_o  & ((out) # ((out)))) # (!\A[3]~input_o  & (((\A[2]~input_o  & out))))

	.dataa(A_3),
	.datab(out1),
	.datac(A_2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_73 (
	out,
	out1,
	out2,
	out3,
	B_3,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	B_3;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_101 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.B_3(B_3),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_101 G0(
	.out(out1),
	.out1(out3),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_101 (
	out,
	out1,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[2]~input_o  & ((out) # (out1))) # (!\B[2]~input_o  & (out & out1))

	.dataa(B_2),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_101 (
	out,
	out1,
	out2,
	B_3,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	B_3;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y52_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((\B[2]~input_o  & ((out3) # (out))))

	.dataa(out1),
	.datab(B_2),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\B[3]~input_o ) # ((out1) # (out3)))) # (!out & (\B[3]~input_o  & ((out1) # (out3))))

	.dataa(out),
	.datab(B_3),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_74 (
	comb,
	comb1,
	out,
	out1,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_102 G0(
	.out(out1),
	.B_3(B_3),
	.A_2(A_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_102 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_102 (
	out,
	B_3,
	A_2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_3;
input 	A_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X59_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[3]~input_o  & ((out) # (\A[2]~input_o ))) # (!\B[3]~input_o  & (out & \A[2]~input_o ))

	.dataa(gnd),
	.datab(B_3),
	.datac(out),
	.datad(A_2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_102 (
	comb,
	comb1,
	out,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y52_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(out),
	.datab(comb1),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF2A;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[2]~input_o  & (((\A[3]~input_o ) # (\A[2]~input_o )))) # (!\B[2]~input_o  & (\B[3]~input_o  & (\A[3]~input_o )))

	.dataa(B_3),
	.datab(B_2),
	.datac(A_3),
	.datad(A_2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_75 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;
output 	out6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_103 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.out5(out6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_103 G0(
	.out(out),
	.out1(out1),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_103 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_103 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~1_combout ;


// Location: LCCOMB_X57_Y52_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out4 = (!out & !out)

	.dataa(gnd),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h000F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
fiftyfivenm_lcell_comb \out~2 (
// Equation(s):
// out5 = (out5 & ((out) # ((out) # (\out~1_combout )))) # (!out5 & (\out~1_combout  & ((out) # (out))))

	.dataa(out2),
	.datab(out5),
	.datac(out3),
	.datad(\out~1_combout ),
	.cin(gnd),
	.combout(out5),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'hFEC8;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// \out~1_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out),
	.datab(out3),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~1_combout ),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAF2;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_28 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_104 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_104 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_104 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out2),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_104 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y52_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(out),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out1),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_29 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_105 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_105 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_105 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out3) # (out4))) # (!out & (out3 & out4))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_105 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out3 & ((out) # (out1))))

	.dataa(out),
	.datab(out1),
	.datac(\out~0_combout ),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out1) # ((out4) # (out)))) # (!out1 & (out & ((out1) # (out4))))

	.dataa(out2),
	.datab(out3),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_30 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_106 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_106 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_106 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out2))) # (!out & (out2 & out2))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_106 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y52_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out1))))

	.dataa(out),
	.datab(out2),
	.datac(\out~0_combout ),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out2) # ((out1) # (out)))) # (!out1 & (out & ((out2) # (out1))))

	.dataa(out1),
	.datab(out4),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_31 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_107 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_107 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_107 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out))) # (!out & (out2 & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_107 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out1))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out1),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # ((out2) # (out)))) # (!out & (out & ((out1) # (out2))))

	.dataa(out4),
	.datab(out),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_32 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_108 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_108 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_108 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out2),
	.datab(out1),
	.datac(gnd),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_108 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y52_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out4),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFECC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out),
	.datac(out4),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_33 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_109 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_109 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_109 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out4 & ((out4) # (out))) # (!out4 & (out4 & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_109 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y52_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out4 & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out4) # (out)))) # (!out & (out & ((out) # (out4))))

	.dataa(out2),
	.datab(out4),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_34 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_110 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_110 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_110 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X57_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out5))) # (!out & (out & out5))

	.dataa(gnd),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_110 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X57_Y52_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out5) # (out)))) # (!out & (out & ((out) # (out5))))

	.dataa(out3),
	.datab(out4),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module Full_sum_sub_2 (
	comb,
	out,
	out1,
	comb1,
	comb2,
	out2,
	out3,
	out4,
	out5,
	out6,
	Sel0_1,
	Sel0_0,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	comb1;
input 	comb2;
input 	out2;
input 	out3;
input 	out4;
output 	out5;
output 	out6;
input 	Sel0_1;
input 	Sel0_0;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Gout8|G1|out~1_combout ;
wire \Gout9|G0|out~0_combout ;
wire \Gout9|G1|out~1_combout ;
wire \Gout8|G0|out~0_combout ;
wire \Gout1|G0|out~0_combout ;
wire \Gout3|G0|out~0_combout ;
wire \Gout5|G1|out~1_combout ;
wire \Gout5|G0|out~0_combout ;
wire \Gout7|G0|out~0_combout ;
wire \Gout0|G0|out~0_combout ;
wire \Gout2|G1|out~0_combout ;
wire \Gout2|G0|out~0_combout ;
wire \Gout0|G1|out~1_combout ;
wire \Gout6|G1|out~1_combout ;
wire \Gout6|G0|out~0_combout ;
wire \Gout7|G1|out~0_combout ;
wire \Gout4|G1|out~1_combout ;
wire \Gout4|G0|out~0_combout ;
wire \Gout19|G0|out~0_combout ;
wire \Gout17|G0|out~0_combout ;
wire \Gout19|G1|out~1_combout ;
wire \Gout17|G1|out~1_combout ;
wire \Gout18|G0|out~0_combout ;
wire \Gout16|G1|out~1_combout ;
wire \Gout11|G1|out~1_combout ;
wire \Gout18|G1|out~1_combout ;
wire \Gout16|G0|out~0_combout ;
wire \Gout11|G0|out~0_combout ;
wire \Gout13|G0|out~0_combout ;
wire \Gout15|G1|out~1_combout ;
wire \Gout14|G1|out~1_combout ;
wire \Gout12|G1|out~1_combout ;
wire \Gout12|G0|out~0_combout ;
wire \Gout14|G0|out~0_combout ;
wire \Gout15|G0|out~0_combout ;
wire \Gout13|G1|out~1_combout ;
wire \Gout7|G1|out~2_combout ;
wire \Gout1|G1|out~1_combout ;
wire \Gout3|G1|out~1_combout ;


THDR_AND_87 Gout5(
	.out(\Gout5|G1|out~1_combout ),
	.out1(\Gout5|G0|out~0_combout ),
	.out2(\Gout4|G1|out~1_combout ),
	.out3(\Gout4|G0|out~0_combout ),
	.B_5(B_5),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_86 Gout4(
	.comb(comb1),
	.out(out3),
	.out1(out4),
	.out2(\Gout7|G1|out~0_combout ),
	.out3(\Gout4|G1|out~1_combout ),
	.out4(\Gout4|G0|out~0_combout ),
	.A_5(A_5),
	.A_4(A_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_84 Gout2(
	.comb(comb1),
	.comb1(comb2),
	.out(out2),
	.out1(\Gout2|G1|out~0_combout ),
	.out2(\Gout2|G0|out~0_combout ),
	.A_5(A_5),
	.B_5(B_5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_77 Gout1(
	.out(\Gout1|G0|out~0_combout ),
	.out1(out3),
	.out2(\Gout0|G0|out~0_combout ),
	.out3(out4),
	.out4(\Gout0|G1|out~1_combout ),
	.out5(\Gout1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_85 Gout3(
	.out(\Gout3|G0|out~0_combout ),
	.out1(out3),
	.out2(\Gout2|G1|out~0_combout ),
	.out3(out4),
	.out4(\Gout2|G0|out~0_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_76 Gout0(
	.comb(comb1),
	.comb1(comb2),
	.out(\Gout0|G0|out~0_combout ),
	.out1(\Gout0|G1|out~1_combout ),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_89 Gout7(
	.out(\Gout7|G0|out~0_combout ),
	.out1(out3),
	.out2(out4),
	.out3(\Gout6|G1|out~1_combout ),
	.out4(\Gout6|G0|out~0_combout ),
	.out5(\Gout7|G1|out~0_combout ),
	.out6(\Gout7|G1|out~2_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_40 Gout8(
	.out(\Gout8|G1|out~1_combout ),
	.out1(\Gout8|G0|out~0_combout ),
	.out2(\Gout1|G0|out~0_combout ),
	.out3(\Gout3|G0|out~0_combout ),
	.out4(\Gout1|G1|out~1_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_79 Gout12(
	.comb(comb),
	.out(\Gout12|G1|out~1_combout ),
	.out1(\Gout12|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.A_5(A_5),
	.A_4(A_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_81 Gout14(
	.comb(comb),
	.out(\Gout4|G1|out~1_combout ),
	.out1(\Gout4|G0|out~0_combout ),
	.out2(\Gout14|G1|out~1_combout ),
	.out3(\Gout14|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_88 Gout6(
	.comb(comb1),
	.comb1(comb2),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_41 Gout9(
	.out(\Gout9|G0|out~0_combout ),
	.out1(\Gout9|G1|out~1_combout ),
	.out2(\Gout5|G1|out~1_combout ),
	.out3(\Gout5|G0|out~0_combout ),
	.out4(\Gout7|G0|out~0_combout ),
	.out5(\Gout7|G1|out~2_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_35 Gout10(
	.out(out),
	.out1(out1),
	.out2(\Gout8|G1|out~1_combout ),
	.out3(\Gout9|G0|out~0_combout ),
	.out4(\Gout9|G1|out~1_combout ),
	.out5(\Gout8|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_78 Gout11(
	.comb(comb2),
	.out(out3),
	.out1(out4),
	.out2(\Gout7|G1|out~0_combout ),
	.out3(\Gout11|G1|out~1_combout ),
	.out4(\Gout11|G0|out~0_combout ),
	.B_5(B_5),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_80 Gout13(
	.out(out3),
	.out1(out4),
	.out2(\Gout13|G0|out~0_combout ),
	.out3(\Gout12|G1|out~1_combout ),
	.out4(\Gout12|G0|out~0_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_82 Gout15(
	.comb(comb),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout15|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_83 Gout16(
	.comb(comb),
	.out(\Gout2|G1|out~0_combout ),
	.out1(\Gout2|G0|out~0_combout ),
	.out2(\Gout16|G1|out~1_combout ),
	.out3(\Gout16|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_39 Gout20(
	.out(out5),
	.out1(out6),
	.out2(\Gout19|G0|out~0_combout ),
	.out3(\Gout17|G0|out~0_combout ),
	.out4(\Gout19|G1|out~1_combout ),
	.out5(\Gout17|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_37 Gout18(
	.out(\Gout18|G0|out~0_combout ),
	.out1(\Gout18|G1|out~1_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout14|G1|out~1_combout ),
	.out4(\Gout14|G0|out~0_combout ),
	.out5(\Gout15|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_36 Gout17(
	.out(\Gout17|G0|out~0_combout ),
	.out1(\Gout17|G1|out~1_combout ),
	.out2(\Gout11|G1|out~1_combout ),
	.out3(\Gout11|G0|out~0_combout ),
	.out4(\Gout13|G0|out~0_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_38 Gout19(
	.out(\Gout19|G0|out~0_combout ),
	.out1(\Gout19|G1|out~1_combout ),
	.out2(\Gout18|G0|out~0_combout ),
	.out3(\Gout16|G1|out~1_combout ),
	.out4(\Gout18|G1|out~1_combout ),
	.out5(\Gout16|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_76 (
	comb,
	comb1,
	out,
	out1,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_111 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_111 G0(
	.out(out),
	.A_5(A_5),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_111 (
	out,
	A_5,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_5;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[4]~input_o  & ((out) # (\A[5]~input_o ))) # (!\B[4]~input_o  & (out & \A[5]~input_o ))

	.dataa(B_4),
	.datab(gnd),
	.datac(out),
	.datad(A_5),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_111 (
	comb,
	comb1,
	out,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y51_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[5]~input_o  & (((\A[5]~input_o ) # (\A[4]~input_o )))) # (!\B[5]~input_o  & (\B[4]~input_o  & ((\A[4]~input_o ))))

	.dataa(B_5),
	.datab(B_4),
	.datac(A_5),
	.datad(A_4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_77 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_118 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_118 G0(
	.out(out),
	.out1(out1),
	.out2(out2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_78 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	B_5,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	B_5;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_112 G0(
	.out(out1),
	.out1(out4),
	.B_5(B_5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_112 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.B_5(B_5),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_112 (
	out,
	out1,
	B_5,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	B_5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\B[5]~input_o  & ((out1) # (out))) # (!\B[5]~input_o  & (out1 & out))

	.dataa(gnd),
	.datab(B_5),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_112 (
	comb,
	out,
	out1,
	out2,
	out3,
	B_5,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_5;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y52_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((!out4) # (!comb1))))

	.dataa(out3),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & (((\B[5]~input_o ) # (\B[4]~input_o )))) # (!out & (out & ((\B[4]~input_o ))))

	.dataa(out1),
	.datab(out),
	.datac(B_5),
	.datad(B_4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_79 (
	comb,
	out,
	out1,
	Sel0_1,
	Sel0_0,
	A_5,
	A_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	Sel0_1;
input 	Sel0_0;
input 	A_5;
input 	A_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_113 G1(
	.comb(comb),
	.out(out),
	.Sel0_1(Sel0_1),
	.A_5(A_5),
	.A_4(A_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_113 G0(
	.out(out1),
	.Sel0_0(Sel0_0),
	.A_5(A_5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_113 (
	out,
	Sel0_0,
	A_5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel0_0;
input 	A_5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (\A[5]~input_o ))) # (!out & (\Sel0[0]~input_o  & \A[5]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(A_5),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_113 (
	comb,
	out,
	Sel0_1,
	A_5,
	A_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	Sel0_1;
input 	A_5;
input 	A_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y52_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((!comb1 & ((out) # (\A[4]~input_o ))))

	.dataa(comb),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(A_4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hDDDC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\A[4]~input_o ) # ((\A[5]~input_o )))) # (!out & (((\Sel0[1]~input_o  & \A[5]~input_o ))))

	.dataa(out),
	.datab(A_4),
	.datac(Sel0_1),
	.datad(A_5),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_80 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_114 G0(
	.out(out1),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_114 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_114 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out & ((out1) # (out))) # (!out & (out1 & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_114 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y52_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out3),
	.datab(out4),
	.datac(out2),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out3),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCF4;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_81 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_115 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_115 G0(
	.out(out1),
	.out1(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_115 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((out1) # (\Sel0[1]~input_o ))) # (!out1 & (out1 & \Sel0[1]~input_o ))

	.dataa(out1),
	.datab(gnd),
	.datac(out),
	.datad(Sel0_1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_115 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y52_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out3) # (!comb1))) # (!out2 & (!comb1 & out3)))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFCE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out2) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out2),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_82 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_116 G0(
	.out(out1),
	.out1(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_116 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_116 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y52_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\Sel0[1]~input_o ) # (out))) # (!out1 & (\Sel0[1]~input_o  & out))

	.dataa(out1),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_116 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y52_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out) # (!comb1))) # (!out2 & (out & !comb1)))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hECFE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # (\Sel0[0]~input_o )))

	.dataa(gnd),
	.datab(out2),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_83 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_117 G0(
	.out(out1),
	.out1(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_117 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_117 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\Sel0[0]~input_o  & ((out1) # (out))) # (!\Sel0[0]~input_o  & (out1 & out))

	.dataa(Sel0_0),
	.datab(out1),
	.datac(gnd),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_117 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out1) # (!comb1))) # (!out2 & (!comb1 & out1)))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFCE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # (\Sel0[1]~input_o )))

	.dataa(out2),
	.datab(Sel0_1),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module TH22_118 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_118 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y52_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((\out~0_combout ) # (out)))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out1),
	.datab(out4),
	.datac(\out~0_combout ),
	.datad(out3),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCE8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out1),
	.datab(out2),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCDC;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_84 (
	comb,
	comb1,
	out,
	out1,
	out2,
	A_5,
	B_5,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;
output 	out2;
input 	A_5;
input 	B_5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_119 G0(
	.out(out2),
	.A_5(A_5),
	.B_5(B_5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_119 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.out1(out1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_119 (
	out,
	A_5,
	B_5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_5;
input 	B_5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[5]~input_o  & ((out) # (\A[5]~input_o ))) # (!\B[5]~input_o  & (out & \A[5]~input_o ))

	.dataa(gnd),
	.datab(B_5),
	.datac(out),
	.datad(A_5),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_119 (
	comb,
	comb1,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y51_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(out1),
	.datab(comb1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h2AFF;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_85 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_120 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_120 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_120 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(out),
	.datac(gnd),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_120 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y52_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((\out~0_combout ) # (out1)))) # (!out4 & (\out~0_combout  & ((out) # (out1))))

	.dataa(out4),
	.datab(out3),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAE8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out1) # (!out))))

	.dataa(out2),
	.datab(out3),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAF2;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_86 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	A_5,
	A_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
output 	out4;
input 	A_5;
input 	A_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_121 G0(
	.out(out1),
	.out1(out4),
	.A_4(A_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_121 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.A_5(A_5),
	.A_4(A_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_121 (
	out,
	out1,
	A_4,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\A[4]~input_o ) # (out))) # (!out1 & (\A[4]~input_o  & out))

	.dataa(gnd),
	.datab(out1),
	.datac(A_4),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_121 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_5,
	A_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
input 	out2;
output 	out3;
input 	A_5;
input 	A_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y52_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out3 = (\out~0_combout ) # ((out3 & ((!out4) # (!comb))))

	.dataa(out3),
	.datab(\out~0_combout ),
	.datac(comb),
	.datad(out2),
	.cin(gnd),
	.combout(out3),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hCEEE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[5]~input_o  & (((out) # (out)))) # (!\A[5]~input_o  & (\A[4]~input_o  & ((out))))

	.dataa(A_5),
	.datab(A_4),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_87 (
	out,
	out1,
	out2,
	out3,
	B_5,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	B_5;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_122 G0(
	.out(out1),
	.out1(out3),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_122 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.B_5(B_5),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_122 (
	out,
	out1,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[4]~input_o  & ((out1) # (out))) # (!\B[4]~input_o  & (out1 & out))

	.dataa(gnd),
	.datab(B_4),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_122 (
	out,
	out1,
	out2,
	B_5,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	B_5;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y52_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((\B[4]~input_o  & ((out) # (out3))))

	.dataa(out),
	.datab(B_4),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[5]~input_o  & ((out3) # ((out1) # (out)))) # (!\B[5]~input_o  & (out & ((out3) # (out1))))

	.dataa(out1),
	.datab(B_5),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_88 (
	comb,
	comb1,
	out,
	out1,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_123 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_123 G0(
	.out(out1),
	.B_5(B_5),
	.A_4(A_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_123 (
	out,
	B_5,
	A_4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_5;
input 	A_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[5]~input_o  & ((out) # (\A[4]~input_o ))) # (!\B[5]~input_o  & (out & \A[4]~input_o ))

	.dataa(B_5),
	.datab(out),
	.datac(gnd),
	.datad(A_4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_123 (
	comb,
	comb1,
	out,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y51_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[4]~input_o  & (((\A[5]~input_o ) # (\A[4]~input_o )))) # (!\B[4]~input_o  & (\B[5]~input_o  & (\A[5]~input_o )))

	.dataa(B_5),
	.datab(B_4),
	.datac(A_5),
	.datad(A_4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_89 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;
output 	out6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_124 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.out5(out6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_124 G0(
	.out(out),
	.out1(out1),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_124 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_124 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~1_combout ;


// Location: LCCOMB_X66_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out4 = (!out & !out)

	.dataa(gnd),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h0033;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N16
fiftyfivenm_lcell_comb \out~2 (
// Equation(s):
// out5 = (out5 & ((out) # ((out) # (\out~1_combout )))) # (!out5 & (\out~1_combout  & ((out) # (out))))

	.dataa(out5),
	.datab(out2),
	.datac(out3),
	.datad(\out~1_combout ),
	.cin(gnd),
	.combout(out5),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'hFEA8;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// \out~1_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out3),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~1_combout ),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCDC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_35 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_125 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_125 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_125 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y52_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_125 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y52_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out4),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out1),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_36 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_126 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_126 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_126 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out3) # (out4))) # (!out & (out3 & out4))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_126 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y52_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out3 & ((out) # (out1))))

	.dataa(out),
	.datab(out1),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out4) # ((out1) # (out)))) # (!out1 & (out & ((out4) # (out1))))

	.dataa(out4),
	.datab(out3),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_37 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_127 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_127 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_127 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out2))) # (!out & (out2 & out2))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_127 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y52_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out1))))

	.dataa(out),
	.datab(out2),
	.datac(out4),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out1) # ((out2) # (out)))) # (!out1 & (out & ((out1) # (out2))))

	.dataa(out4),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_38 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_128 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_128 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_128 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out))) # (!out & (out2 & out))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_128 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y52_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out1))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out4),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # ((out1) # (out)))) # (!out & (out & ((out2) # (out1))))

	.dataa(out2),
	.datab(out3),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_39 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_129 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_129 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_129 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y52_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(out1),
	.datac(gnd),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_129 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y52_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out4),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y52_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out3),
	.datab(out),
	.datac(out2),
	.datad(out4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_40 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_130 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_130 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_130 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out4) # (out4))) # (!out & (out4 & out4))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_130 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y52_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out4 & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y52_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out4) # (out)))) # (!out & (out & ((out) # (out4))))

	.dataa(out2),
	.datab(out4),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_41 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_131 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_131 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_131 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y52_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out5))) # (!out & (out & out5))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_131 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y52_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out1),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out5) # (out)))) # (!out & (out & ((out) # (out5))))

	.dataa(out3),
	.datab(out2),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module Full_sum_sub_3 (
	comb,
	out,
	out1,
	comb1,
	out2,
	out3,
	out4,
	out5,
	out6,
	Sel0_1,
	Sel0_0,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	comb1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;
output 	out6;
input 	Sel0_1;
input 	Sel0_0;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Gout8|G1|out~1_combout ;
wire \Gout9|G0|out~0_combout ;
wire \Gout9|G1|out~1_combout ;
wire \Gout8|G0|out~0_combout ;
wire \Gout1|G0|out~0_combout ;
wire \Gout3|G0|out~0_combout ;
wire \Gout5|G1|out~1_combout ;
wire \Gout5|G0|out~0_combout ;
wire \Gout7|G0|out~0_combout ;
wire \Gout0|G0|out~0_combout ;
wire \Gout2|G1|out~0_combout ;
wire \Gout2|G0|out~0_combout ;
wire \Gout0|G1|out~1_combout ;
wire \Gout6|G1|out~1_combout ;
wire \Gout6|G0|out~0_combout ;
wire \Gout4|G0|out~0_combout ;
wire \Gout19|G0|out~0_combout ;
wire \Gout17|G0|out~0_combout ;
wire \Gout19|G1|out~1_combout ;
wire \Gout17|G1|out~1_combout ;
wire \Gout18|G0|out~0_combout ;
wire \Gout16|G1|out~1_combout ;
wire \Gout18|G1|out~1_combout ;
wire \Gout16|G0|out~0_combout ;
wire \Gout11|G0|out~0_combout ;
wire \Gout13|G0|out~0_combout ;
wire \Gout15|G1|out~1_combout ;
wire \Gout14|G1|out~1_combout ;
wire \Gout12|G1|out~1_combout ;
wire \Gout12|G0|out~0_combout ;
wire \Gout14|G0|out~0_combout ;
wire \Gout15|G0|out~0_combout ;
wire \Gout11|G1|out~1_combout ;
wire \Gout13|G1|out~1_combout ;
wire \Gout4|G1|out~1_combout ;
wire \Gout7|G1|out~1_combout ;
wire \Gout1|G1|out~1_combout ;
wire \Gout3|G1|out~1_combout ;


THDR_AND_90 Gout0(
	.comb(comb1),
	.out(\Gout0|G0|out~0_combout ),
	.out1(\Gout0|G1|out~1_combout ),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_91 Gout1(
	.out(\Gout1|G0|out~0_combout ),
	.out1(out3),
	.out2(\Gout0|G0|out~0_combout ),
	.out3(out4),
	.out4(\Gout0|G1|out~1_combout ),
	.out5(\Gout1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_98 Gout2(
	.comb(comb1),
	.out(out2),
	.out1(\Gout2|G1|out~0_combout ),
	.out2(\Gout2|G0|out~0_combout ),
	.B_7(B_7),
	.A_7(A_7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_100 Gout4(
	.out(out3),
	.out1(out4),
	.out2(\Gout4|G0|out~0_combout ),
	.out3(\Gout4|G1|out~1_combout ),
	.A_7(A_7),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_102 Gout6(
	.comb(comb1),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_103 Gout7(
	.out(\Gout7|G0|out~0_combout ),
	.out1(out3),
	.out2(out4),
	.out3(\Gout6|G1|out~1_combout ),
	.out4(\Gout6|G0|out~0_combout ),
	.out5(\Gout7|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_101 Gout5(
	.out(\Gout5|G1|out~1_combout ),
	.out1(\Gout5|G0|out~0_combout ),
	.out2(\Gout4|G0|out~0_combout ),
	.out3(\Gout4|G1|out~1_combout ),
	.B_7(B_7),
	.B_6(B_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_99 Gout3(
	.out(\Gout3|G0|out~0_combout ),
	.out1(out3),
	.out2(\Gout2|G1|out~0_combout ),
	.out3(out4),
	.out4(\Gout2|G0|out~0_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_47 Gout8(
	.out(\Gout8|G1|out~1_combout ),
	.out1(\Gout8|G0|out~0_combout ),
	.out2(\Gout1|G0|out~0_combout ),
	.out3(\Gout3|G0|out~0_combout ),
	.out4(\Gout1|G1|out~1_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_42 Gout10(
	.out(out),
	.out1(out1),
	.out2(\Gout8|G1|out~1_combout ),
	.out3(\Gout9|G0|out~0_combout ),
	.out4(\Gout9|G1|out~1_combout ),
	.out5(\Gout8|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_94 Gout13(
	.out(out3),
	.out1(out4),
	.out2(\Gout13|G0|out~0_combout ),
	.out3(\Gout12|G1|out~1_combout ),
	.out4(\Gout12|G0|out~0_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_48 Gout9(
	.out(\Gout9|G0|out~0_combout ),
	.out1(\Gout9|G1|out~1_combout ),
	.out2(\Gout5|G1|out~1_combout ),
	.out3(\Gout5|G0|out~0_combout ),
	.out4(\Gout7|G0|out~0_combout ),
	.out5(\Gout7|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_92 Gout11(
	.out(out3),
	.out1(out4),
	.out2(\Gout11|G0|out~0_combout ),
	.out3(\Gout11|G1|out~1_combout ),
	.B_7(B_7),
	.B_6(B_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_93 Gout12(
	.comb(comb),
	.out(\Gout12|G1|out~1_combout ),
	.out1(\Gout12|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.A_7(A_7),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_96 Gout15(
	.comb(comb),
	.out(\Gout6|G1|out~1_combout ),
	.out1(\Gout6|G0|out~0_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout15|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_97 Gout16(
	.comb(comb),
	.out(\Gout2|G1|out~0_combout ),
	.out1(\Gout2|G0|out~0_combout ),
	.out2(\Gout16|G1|out~1_combout ),
	.out3(\Gout16|G0|out~0_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_95 Gout14(
	.comb(comb),
	.out(\Gout4|G0|out~0_combout ),
	.out1(\Gout14|G1|out~1_combout ),
	.out2(\Gout14|G0|out~0_combout ),
	.out3(\Gout4|G1|out~1_combout ),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_44 Gout18(
	.out(\Gout18|G0|out~0_combout ),
	.out1(\Gout18|G1|out~1_combout ),
	.out2(\Gout15|G1|out~1_combout ),
	.out3(\Gout14|G1|out~1_combout ),
	.out4(\Gout14|G0|out~0_combout ),
	.out5(\Gout15|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_43 Gout17(
	.out(\Gout17|G0|out~0_combout ),
	.out1(\Gout17|G1|out~1_combout ),
	.out2(\Gout11|G0|out~0_combout ),
	.out3(\Gout13|G0|out~0_combout ),
	.out4(\Gout11|G1|out~1_combout ),
	.out5(\Gout13|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_45 Gout19(
	.out(\Gout19|G0|out~0_combout ),
	.out1(\Gout19|G1|out~1_combout ),
	.out2(\Gout18|G0|out~0_combout ),
	.out3(\Gout16|G1|out~1_combout ),
	.out4(\Gout18|G1|out~1_combout ),
	.out5(\Gout16|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_46 Gout20(
	.out(out5),
	.out1(out6),
	.out2(\Gout19|G0|out~0_combout ),
	.out3(\Gout17|G0|out~0_combout ),
	.out4(\Gout19|G1|out~1_combout ),
	.out5(\Gout17|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_90 (
	comb,
	out,
	out1,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_132 G0(
	.out(out),
	.A_7(A_7),
	.B_6(B_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_132 G1(
	.comb(comb),
	.out(out1),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_132 (
	out,
	A_7,
	B_6,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_7;
input 	B_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y51_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[6]~input_o  & ((\A[7]~input_o ) # (out))) # (!\B[6]~input_o  & (\A[7]~input_o  & out))

	.dataa(gnd),
	.datab(B_6),
	.datac(A_7),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_132 (
	comb,
	out,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y51_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(\out~0_combout ),
	.datab(gnd),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[7]~input_o  & ((\A[7]~input_o ) # ((\A[6]~input_o )))) # (!\B[7]~input_o  & (((\A[6]~input_o  & \B[6]~input_o ))))

	.dataa(A_7),
	.datab(B_7),
	.datac(A_6),
	.datad(B_6),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8C8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_91 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_139 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_139 G0(
	.out(out),
	.out1(out1),
	.out2(out2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_92 (
	out,
	out1,
	out2,
	out3,
	B_7,
	B_6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	B_7;
input 	B_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_133 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.B_7(B_7),
	.B_6(B_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_133 G0(
	.out(out1),
	.out1(out2),
	.B_7(B_7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_133 (
	out,
	out1,
	B_7,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	B_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y51_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out & ((\B[7]~input_o ) # (out1))) # (!out & (\B[7]~input_o  & out1))

	.dataa(out),
	.datab(B_7),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_133 (
	out,
	out1,
	out2,
	B_7,
	B_6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	B_7;
input 	B_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y51_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out) # ((out) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out) # (out))))

	.dataa(out2),
	.datab(out1),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[6]~input_o ) # ((\B[7]~input_o  & ((out) # (!out))))

	.dataa(B_6),
	.datab(B_7),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAEE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_93 (
	comb,
	out,
	out1,
	Sel0_1,
	Sel0_0,
	A_7,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	Sel0_1;
input 	Sel0_0;
input 	A_7;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_134 G0(
	.out(out1),
	.Sel0_0(Sel0_0),
	.A_7(A_7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_134 G1(
	.comb(comb),
	.out(out),
	.Sel0_1(Sel0_1),
	.A_7(A_7),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_134 (
	out,
	Sel0_0,
	A_7,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel0_0;
input 	A_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\Sel0[0]~input_o ) # (\A[7]~input_o ))) # (!out & (\Sel0[0]~input_o  & \A[7]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_0),
	.datad(A_7),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_134 (
	comb,
	out,
	Sel0_1,
	A_7,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	Sel0_1;
input 	A_7;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N28
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((\A[6]~input_o ) # (!comb1))) # (!out & (!comb1 & \A[6]~input_o )))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(comb),
	.datad(A_6),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[7]~input_o  & ((out) # (\Sel0[1]~input_o )))

	.dataa(gnd),
	.datab(out),
	.datac(Sel0_1),
	.datad(A_7),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFC00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_94 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_135 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_135 G0(
	.out(out1),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_135 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y51_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((out) # (out))) # (!out1 & (out & out))

	.dataa(gnd),
	.datab(out1),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_135 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out4),
	.datab(out2),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out),
	.datab(out1),
	.datac(out3),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEAE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_95 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_136 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_136 G0(
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_136 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (\Sel0[1]~input_o  & ((out1) # (out1))) # (!\Sel0[1]~input_o  & (out1 & out1))

	.dataa(Sel0_1),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_136 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((out2) # (!comb1))) # (!out1 & (!comb1 & out2)))

	.dataa(\out~0_combout ),
	.datab(out1),
	.datac(comb),
	.datad(out2),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEFAE;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out1) # (\Sel0[0]~input_o )))

	.dataa(out1),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_96 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_137 G0(
	.out(out1),
	.out1(out3),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_137 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_137 (
	out,
	out1,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\Sel0[1]~input_o ) # (out))) # (!out1 & (\Sel0[1]~input_o  & out))

	.dataa(gnd),
	.datab(out1),
	.datac(Sel0_1),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_137 (
	comb,
	out,
	out1,
	out2,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out) # (!comb1))) # (!out2 & (out & !comb1)))

	.dataa(out2),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF8E;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out2) # (\Sel0[0]~input_o )))

	.dataa(out2),
	.datab(gnd),
	.datac(Sel0_0),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA00;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_97 (
	comb,
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_138 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.Sel0_1(Sel0_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_138 G0(
	.out(out1),
	.out1(out3),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_138 (
	out,
	out1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\Sel0[0]~input_o ) # (out))) # (!out1 & (\Sel0[0]~input_o  & out))

	.dataa(gnd),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_138 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
input 	Sel0_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N30
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out2 & ((out1) # (!comb1))) # (!out2 & (out1 & !comb1)))

	.dataa(out2),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF8E;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((\Sel0[1]~input_o ) # (out2)))

	.dataa(Sel0_1),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF0A0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module TH22_139 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_139 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y51_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out1),
	.datab(out4),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out3),
	.datab(out2),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECFC;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_98 (
	comb,
	out,
	out1,
	out2,
	B_7,
	A_7,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	B_7;
input 	A_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_140 G0(
	.out(out2),
	.B_7(B_7),
	.A_7(A_7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_140 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_140 (
	out,
	B_7,
	A_7,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_7;
input 	A_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[7]~input_o  & ((out) # (\A[7]~input_o ))) # (!\B[7]~input_o  & (out & \A[7]~input_o ))

	.dataa(gnd),
	.datab(B_7),
	.datac(out),
	.datad(A_7),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_140 (
	comb,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y51_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((comb & out1)) # (!out)

	.dataa(gnd),
	.datab(comb),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hCF0F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_99 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_141 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_141 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_141 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_141 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out1) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out1) # (out))))

	.dataa(out4),
	.datab(out1),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out1) # (!out))))

	.dataa(out2),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFF8A;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_100 (
	out,
	out1,
	out2,
	out3,
	A_7,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	A_7;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_142 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.A_7(A_7),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_142 G0(
	.out(out1),
	.out1(out2),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_142 (
	out,
	out1,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y51_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\A[6]~input_o ) # (out))) # (!out1 & (\A[6]~input_o  & out))

	.dataa(gnd),
	.datab(out1),
	.datac(A_6),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_142 (
	out,
	out1,
	out2,
	A_7,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	A_7;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out) # ((out) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out) # (out))))

	.dataa(out1),
	.datab(out2),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[7]~input_o ) # ((\A[6]~input_o  & ((out) # (!out))))

	.dataa(A_6),
	.datab(out1),
	.datac(out),
	.datad(A_7),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFFA2;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_101 (
	out,
	out1,
	out2,
	out3,
	B_7,
	B_6,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	B_7;
input 	B_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_143 G0(
	.out(out1),
	.out1(out2),
	.B_6(B_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_143 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.B_7(B_7),
	.B_6(B_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_143 (
	out,
	out1,
	B_6,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y51_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[6]~input_o  & ((out) # (out1))) # (!\B[6]~input_o  & (out & out1))

	.dataa(B_6),
	.datab(out),
	.datac(gnd),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_143 (
	out,
	out1,
	out2,
	B_7,
	B_6,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	B_7;
input 	B_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y51_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((\B[6]~input_o  & ((out) # (out2))))

	.dataa(out),
	.datab(B_6),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[7]~input_o  & ((out1) # ((out2) # (out)))) # (!\B[7]~input_o  & (out & ((out1) # (out2))))

	.dataa(B_7),
	.datab(out1),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_102 (
	comb,
	out,
	out1,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_144 G0(
	.out(out1),
	.B_7(B_7),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_144 G1(
	.comb(comb),
	.out(out),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_144 (
	out,
	B_7,
	A_6,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_7;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y51_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[7]~input_o  & ((out) # (\A[6]~input_o ))) # (!\B[7]~input_o  & (out & \A[6]~input_o ))

	.dataa(B_7),
	.datab(gnd),
	.datac(out),
	.datad(A_6),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_144 (
	comb,
	out,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y51_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(\out~0_combout ),
	.datab(gnd),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[7]~input_o  & ((\B[7]~input_o ) # ((\B[6]~input_o )))) # (!\A[7]~input_o  & (((\A[6]~input_o  & \B[6]~input_o ))))

	.dataa(A_7),
	.datab(B_7),
	.datac(A_6),
	.datad(B_6),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_103 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_145 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_145 G0(
	.out(out),
	.out1(out1),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_145 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y51_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_145 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y51_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out2),
	.datab(out4),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out2),
	.datab(out3),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFFB0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_42 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_146 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_146 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_146 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y51_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_146 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y51_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(\out~0_combout ),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out1),
	.datab(out),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_43 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_147 G0(
	.out(out),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_147 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_147 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out4) # (out2))) # (!out & (out4 & out2))

	.dataa(gnd),
	.datab(out),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_147 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out1))))

	.dataa(out3),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # ((out1) # (out4)))) # (!out & (out1 & ((out1) # (out4))))

	.dataa(out),
	.datab(out1),
	.datac(out2),
	.datad(out4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_44 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_148 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_148 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_148 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out1))) # (!out & (out2 & out1))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_148 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y53_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out1 & ((out) # (out1))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFAEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out1 & ((out1) # ((out2) # (out)))) # (!out1 & (out & ((out1) # (out2))))

	.dataa(out4),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_45 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_149 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_149 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_149 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out))) # (!out & (out2 & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_149 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y53_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out1))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out1),
	.datad(out4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out1) # ((out2) # (out)))) # (!out & (out & ((out1) # (out2))))

	.dataa(out4),
	.datab(out),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEC8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_46 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_150 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_150 G0(
	.out(out),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_150 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X66_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out1),
	.datab(gnd),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_150 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X66_Y53_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out4),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(out4),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_47 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_151 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_151 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_151 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y51_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out4) # (out4))) # (!out & (out4 & out4))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_151 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y53_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out4 & ((out) # (out))))

	.dataa(out),
	.datab(out3),
	.datac(\out~0_combout ),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out4) # (out)))) # (!out & (out & ((out) # (out4))))

	.dataa(out2),
	.datab(out4),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_48 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_152 G0(
	.out(out),
	.out1(out2),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_152 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_152 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X65_Y51_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out4))) # (!out & (out & out4))

	.dataa(gnd),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_152 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X65_Y51_N24
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out4) # (out)))) # (!out & (out & ((out) # (out4))))

	.dataa(out2),
	.datab(out3),
	.datac(out4),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module Full_sum_sub_4 (
	comb,
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	out4;
input 	out5;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \Gout8|G1|out~1_combout ;
wire \Gout9|G0|out~0_combout ;
wire \Gout9|G1|out~1_combout ;
wire \Gout8|G0|out~0_combout ;
wire \Gout1|G0|out~0_combout ;
wire \Gout3|G0|out~0_combout ;
wire \Gout5|G0|out~0_combout ;
wire \Gout7|G0|out~0_combout ;
wire \Gout0|G0|out~0_combout ;
wire \Gout2|G1|out~0_combout ;
wire \Gout2|G0|out~0_combout ;
wire \Gout0|G1|out~1_combout ;
wire \Gout6|G1|out~1_combout ;
wire \Gout6|G0|out~0_combout ;
wire \Gout4|G0|out~0_combout ;
wire \Gout4|G1|out~1_combout ;
wire \Gout5|G1|out~1_combout ;
wire \Gout7|G1|out~1_combout ;
wire \Gout1|G1|out~1_combout ;
wire \Gout3|G1|out~1_combout ;


THDR_AND_104 Gout0(
	.comb(comb),
	.out(out),
	.out1(\Gout0|G0|out~0_combout ),
	.out2(\Gout0|G1|out~1_combout ),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_105 Gout1(
	.out(\Gout1|G0|out~0_combout ),
	.out1(out4),
	.out2(\Gout0|G0|out~0_combout ),
	.out3(out5),
	.out4(\Gout0|G1|out~1_combout ),
	.out5(\Gout1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_113 Gout3(
	.out(\Gout3|G0|out~0_combout ),
	.out1(out4),
	.out2(\Gout2|G1|out~0_combout ),
	.out3(out5),
	.out4(\Gout2|G0|out~0_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_112 Gout2(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(\Gout2|G1|out~0_combout ),
	.out3(\Gout2|G0|out~0_combout ),
	.A_9(A_9),
	.B_9(B_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_55 Gout9(
	.out(\Gout9|G0|out~0_combout ),
	.out1(\Gout9|G1|out~1_combout ),
	.out2(\Gout5|G0|out~0_combout ),
	.out3(\Gout7|G0|out~0_combout ),
	.out4(\Gout5|G1|out~1_combout ),
	.out5(\Gout7|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_116 Gout6(
	.comb(comb),
	.out(out),
	.out1(\Gout6|G1|out~1_combout ),
	.out2(\Gout6|G0|out~0_combout ),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_114 Gout4(
	.out(out4),
	.out1(out5),
	.out2(\Gout4|G0|out~0_combout ),
	.out3(\Gout4|G1|out~1_combout ),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_115 Gout5(
	.out(\Gout5|G0|out~0_combout ),
	.out1(\Gout4|G0|out~0_combout ),
	.out2(\Gout4|G1|out~1_combout ),
	.out3(\Gout5|G1|out~1_combout ),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_117 Gout7(
	.out(\Gout7|G0|out~0_combout ),
	.out1(out4),
	.out2(out5),
	.out3(\Gout6|G1|out~1_combout ),
	.out4(\Gout6|G0|out~0_combout ),
	.out5(\Gout7|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_54 Gout8(
	.out(\Gout8|G1|out~1_combout ),
	.out1(\Gout8|G0|out~0_combout ),
	.out2(\Gout1|G0|out~0_combout ),
	.out3(\Gout3|G0|out~0_combout ),
	.out4(\Gout1|G1|out~1_combout ),
	.out5(\Gout3|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_OR_49 Gout10(
	.out(out2),
	.out1(out3),
	.out2(\Gout8|G1|out~1_combout ),
	.out3(\Gout9|G0|out~0_combout ),
	.out4(\Gout9|G1|out~1_combout ),
	.out5(\Gout8|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_104 (
	comb,
	out,
	out1,
	out2,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_153 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_153 G0(
	.out(out1),
	.A_9(A_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_153 (
	out,
	A_9,
	B_8,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[8]~input_o  & ((out) # (\A[9]~input_o ))) # (!\B[8]~input_o  & (out & \A[9]~input_o ))

	.dataa(gnd),
	.datab(B_8),
	.datac(out),
	.datad(A_9),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_153 (
	comb,
	out,
	out1,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X70_Y53_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb1) # (!out))))

	.dataa(out1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF2A;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[8]~input_o  & ((\B[8]~input_o ) # ((\B[9]~input_o )))) # (!\A[8]~input_o  & (((\B[9]~input_o  & \A[9]~input_o ))))

	.dataa(B_8),
	.datab(A_8),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8C8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_105 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_160 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_160 G0(
	.out(out),
	.out1(out1),
	.out2(out2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_160 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_160 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X70_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out1) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out1) # (out))))

	.dataa(out3),
	.datab(out4),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out1) # (!out))))

	.dataa(out2),
	.datab(out),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEAE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_112 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_9,
	B_9,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	A_9;
input 	B_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_161 G0(
	.out(out3),
	.A_9(A_9),
	.B_9(B_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_161 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_161 (
	out,
	A_9,
	B_9,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_9;
input 	B_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\B[9]~input_o ) # (\A[9]~input_o ))) # (!out & (\B[9]~input_o  & \A[9]~input_o ))

	.dataa(out),
	.datab(gnd),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_161 (
	comb,
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X70_Y53_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = ((out2 & ((!comb1) # (!out)))) # (!out1)

	.dataa(out2),
	.datab(out),
	.datac(out1),
	.datad(comb),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h2FAF;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_113 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_162 G0(
	.out(out),
	.out1(out3),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_162 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_162 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(gnd),
	.datab(out),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_162 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X70_Y53_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out2) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out2) # (out))))

	.dataa(out4),
	.datab(out1),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out2) # (!out))))

	.dataa(out2),
	.datab(out),
	.datac(out3),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEECE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_114 (
	out,
	out1,
	out2,
	out3,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_163 G0(
	.out(out1),
	.out1(out2),
	.A_8(A_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_163 G1(
	.out(out),
	.out1(out1),
	.out2(out3),
	.A_8(A_8),
	.A_9(A_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_163 (
	out,
	out1,
	A_8,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	A_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out1 & ((\A[8]~input_o ) # (out))) # (!out1 & (\A[8]~input_o  & out))

	.dataa(out1),
	.datab(A_8),
	.datac(out),
	.datad(gnd),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hE8E8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_163 (
	out,
	out1,
	out2,
	A_8,
	A_9,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	A_8;
input 	A_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y53_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out) # ((out) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out) # (out))))

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[9]~input_o ) # ((\A[8]~input_o  & ((out) # (!out))))

	.dataa(A_9),
	.datab(A_8),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEEAE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_115 (
	out,
	out1,
	out2,
	out3,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
output 	out3;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_164 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_164 G0(
	.out(out),
	.out1(out1),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_164 (
	out,
	out1,
	B_8,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X69_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[8]~input_o  & ((out) # (out1))) # (!\B[8]~input_o  & (out & out1))

	.dataa(gnd),
	.datab(B_8),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_164 (
	out,
	out1,
	out2,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y53_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (out2 & ((out2) # ((out1) # (\out~0_combout )))) # (!out2 & (\out~0_combout  & ((out2) # (out1))))

	.dataa(out2),
	.datab(out1),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[9]~input_o ) # ((\B[8]~input_o  & ((out2) # (!out1))))

	.dataa(B_8),
	.datab(B_9),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEECE;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_116 (
	comb,
	out,
	out1,
	out2,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_165 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_165 G0(
	.out(out2),
	.A_8(A_8),
	.B_9(B_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_165 (
	out,
	A_8,
	B_9,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_8;
input 	B_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X70_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\A[8]~input_o  & ((out) # (\B[9]~input_o ))) # (!\A[8]~input_o  & (out & \B[9]~input_o ))

	.dataa(gnd),
	.datab(A_8),
	.datac(out),
	.datad(B_9),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_165 (
	comb,
	out,
	out1,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X70_Y53_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb1) # (!out))))

	.dataa(out1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF2FA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[8]~input_o  & ((\A[8]~input_o ) # ((\A[9]~input_o )))) # (!\B[8]~input_o  & (((\B[9]~input_o  & \A[9]~input_o ))))

	.dataa(B_8),
	.datab(A_8),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFA88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_117 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_166 G0(
	.out(out),
	.out1(out1),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_166 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_166 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X69_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_166 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X70_Y53_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out1) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out1) # (out))))

	.dataa(out2),
	.datab(out3),
	.datac(out4),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEE0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out1) # (!out))))

	.dataa(out1),
	.datab(out3),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFABA;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_49 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_167 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_167 G0(
	.out(out1),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_167 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X69_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out) # (out))) # (!out & (out & out))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_167 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X69_Y53_N8
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((out) # (out))))

	.dataa(out3),
	.datab(out4),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFFC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out) # (out)))) # (!out & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out),
	.datac(out1),
	.datad(out3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_54 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_172 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_172 G0(
	.out(out1),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_172 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X69_Y53_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out4) # (out4))) # (!out & (out4 & out4))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_172 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X70_Y53_N0
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out4 & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out3),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEEEA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out4) # ((out) # (out)))) # (!out & (out & ((out4) # (out))))

	.dataa(out1),
	.datab(out4),
	.datac(out2),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEA8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_OR_55 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_173 G1(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_173 G0(
	.out(out),
	.out1(out4),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_173 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X69_Y53_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out4))) # (!out & (out2 & out4))

	.dataa(out),
	.datab(gnd),
	.datac(out1),
	.datad(out2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_173 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X69_Y53_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out))))

	.dataa(\out~0_combout ),
	.datab(out),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEAA;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y53_N0
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out) # ((out4) # (out)))) # (!out & (out & ((out) # (out4))))

	.dataa(out2),
	.datab(out4),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFEE0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_118 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	Sel0_1;
input 	Sel0_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_174 G0(
	.out(out1),
	.Sel0_1(Sel0_1),
	.CarryIn_1(CarryIn_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_174 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.CarryIn_1(CarryIn_1),
	.CarryIn_0(CarryIn_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_174 (
	out,
	Sel0_1,
	CarryIn_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	Sel0_1;
input 	CarryIn_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\CarryIn[1]~input_o  & ((\Sel0[1]~input_o ) # (out))) # (!\CarryIn[1]~input_o  & (\Sel0[1]~input_o  & out))

	.dataa(CarryIn_1),
	.datab(gnd),
	.datac(Sel0_1),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_174 (
	comb,
	out,
	out1,
	Sel0_1,
	Sel0_0,
	CarryIn_1,
	CarryIn_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	Sel0_1;
input 	Sel0_0;
input 	CarryIn_1;
input 	CarryIn_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb1) # (!out))))

	.dataa(out),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF7F0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\CarryIn[0]~input_o  & ((\Sel0[1]~input_o ) # ((\Sel0[0]~input_o )))) # (!\CarryIn[0]~input_o  & (((\Sel0[0]~input_o  & \CarryIn[1]~input_o ))))

	.dataa(Sel0_1),
	.datab(CarryIn_0),
	.datac(Sel0_0),
	.datad(CarryIn_1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF8C8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_2 (
	out,
	out1,
	out2,
	out3,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \G0|comb~0_combout ;


THXor_4 G0(
	.comb(\G0|comb~0_combout ),
	.out(out),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_5 G1(
	.comb(\G0|comb~0_combout ),
	.out(out1),
	.out1(out2),
	.out2(out3),
	.Sel0_1(Sel0_1),
	.Sel0_0(Sel0_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_4 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (\Sel0[1]~input_o ) # ((out) # ((\Sel0[0]~input_o ) # (out1)))

	.dataa(Sel0_1),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(gnd),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & ((out1) # ((out & \Sel0[0]~input_o )))) # (!\Sel0[1]~input_o  & (out & (\Sel0[0]~input_o )))

	.dataa(Sel0_1),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_5 (
	comb,
	out,
	out1,
	out2,
	Sel0_1,
	Sel0_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	out1;
input 	out2;
input 	Sel0_1;
input 	Sel0_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X56_Y51_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((comb & out))

	.dataa(gnd),
	.datab(comb),
	.datac(\out~0_combout ),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCF0;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\Sel0[1]~input_o  & ((out) # ((\Sel0[0]~input_o  & out1)))) # (!\Sel0[1]~input_o  & (((\Sel0[0]~input_o  & out1))))

	.dataa(Sel0_1),
	.datab(out1),
	.datac(Sel0_0),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF888;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_120 (
	out,
	comb,
	comb1,
	out1,
	out2,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
input 	comb1;
output 	out1;
output 	out2;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_176 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.out1(out2),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_176 G0(
	.out(out),
	.A_1(A_1),
	.B_1(B_1),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_176 (
	out,
	A_1,
	B_1,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_1;
input 	B_1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X54_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\B[1]~input_o ) # (\A[1]~input_o ))) # (!out & (\B[1]~input_o  & \A[1]~input_o ))

	.dataa(out),
	.datab(B_1),
	.datac(gnd),
	.datad(A_1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEE88;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_176 (
	comb,
	comb1,
	out,
	out1,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X56_Y53_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[0]~input_o  & (((!\A[1]~input_o  & !\A[0]~input_o )))) # (!\B[0]~input_o  & (((!\A[0]~input_o )) # (!\B[1]~input_o )))

	.dataa(B_0),
	.datab(B_1),
	.datac(A_1),
	.datad(A_0),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h115F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(out1),
	.datab(comb1),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h2FAF;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_121 (
	out,
	comb,
	comb1,
	out1,
	out2,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
input 	comb1;
output 	out1;
output 	out2;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_177 G0(
	.out(out),
	.A_3(A_3),
	.B_3(B_3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_177 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.out1(out2),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_177 (
	out,
	A_3,
	B_3,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_3;
input 	B_3;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y52_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[3]~input_o  & ((\A[3]~input_o ) # (out))) # (!\B[3]~input_o  & (\A[3]~input_o  & out))

	.dataa(B_3),
	.datab(gnd),
	.datac(A_3),
	.datad(out),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_177 (
	comb,
	comb1,
	out,
	out1,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X58_Y52_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[2]~input_o  & (((!\A[3]~input_o  & !\A[2]~input_o )))) # (!\B[2]~input_o  & (((!\A[2]~input_o )) # (!\B[3]~input_o )))

	.dataa(B_3),
	.datab(B_2),
	.datac(A_3),
	.datad(A_2),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h113F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(out),
	.datab(comb1),
	.datac(out1),
	.datad(comb),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h75F5;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_122 (
	out,
	comb,
	comb1,
	out1,
	out2,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	comb;
input 	comb1;
output 	out1;
output 	out2;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_178 G0(
	.out(out),
	.A_5(A_5),
	.B_5(B_5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_178 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.out1(out2),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_178 (
	out,
	A_5,
	B_5,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_5;
input 	B_5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X60_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\B[5]~input_o ) # (\A[5]~input_o ))) # (!out & (\B[5]~input_o  & \A[5]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(B_5),
	.datad(A_5),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_178 (
	comb,
	comb1,
	out,
	out1,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
output 	out1;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X64_Y51_N20
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[4]~input_o  & (((!\A[5]~input_o  & !\A[4]~input_o )))) # (!\B[4]~input_o  & (((!\A[4]~input_o )) # (!\B[5]~input_o )))

	.dataa(B_5),
	.datab(B_4),
	.datac(A_5),
	.datad(A_4),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h113F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = ((out1 & ((!comb) # (!comb1)))) # (!out)

	.dataa(comb1),
	.datab(out1),
	.datac(comb),
	.datad(out),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h4CFF;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_123 (
	out,
	comb,
	out1,
	out2,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	comb;
output 	out1;
output 	out2;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_179 G1(
	.comb(comb),
	.out(out1),
	.out1(out2),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_179 G0(
	.out(out),
	.B_7(B_7),
	.A_7(A_7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_179 (
	out,
	B_7,
	A_7,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_7;
input 	A_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X62_Y52_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\B[7]~input_o  & ((out) # (\A[7]~input_o ))) # (!\B[7]~input_o  & (out & \A[7]~input_o ))

	.dataa(gnd),
	.datab(B_7),
	.datac(out),
	.datad(A_7),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_179 (
	comb,
	out,
	out1,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	out;
output 	out1;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y51_N8
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (\A[7]~input_o ) # ((\B[7]~input_o ) # ((\A[6]~input_o ) # (\B[6]~input_o )))

	.dataa(A_7),
	.datab(B_7),
	.datac(A_6),
	.datad(B_6),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (\A[6]~input_o  & (((!\B[7]~input_o  & !\B[6]~input_o )))) # (!\A[6]~input_o  & (((!\B[6]~input_o )) # (!\A[7]~input_o )))

	.dataa(A_7),
	.datab(B_7),
	.datac(A_6),
	.datad(B_6),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h053F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = ((comb & out1)) # (!out)

	.dataa(out),
	.datab(gnd),
	.datac(comb),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF555;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_124 (
	comb,
	out,
	out1,
	out2,
	out3,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
output 	out2;
output 	out3;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_180 G0(
	.out(out3),
	.A_9(A_9),
	.B_9(B_9),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_180 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.out2(out2),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_180 (
	out,
	A_9,
	B_9,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	A_9;
input 	B_9;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y51_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\B[9]~input_o ) # (\A[9]~input_o ))) # (!out & (\B[9]~input_o  & \A[9]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_180 (
	comb,
	out,
	out1,
	out2,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
output 	out2;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X67_Y53_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (!\B[8]~input_o  & !\B[9]~input_o )

	.dataa(B_8),
	.datab(gnd),
	.datac(B_9),
	.datad(gnd),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'h0505;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y53_N14
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\B[8]~input_o  & (!\A[8]~input_o  & ((!\A[9]~input_o )))) # (!\B[8]~input_o  & (((!\B[9]~input_o )) # (!\A[8]~input_o )))

	.dataa(B_8),
	.datab(A_8),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'h1537;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N24
fiftyfivenm_lcell_comb \out~2 (
// Equation(s):
// out2 = ((out2 & ((!comb1) # (!out)))) # (!out1)

	.dataa(out),
	.datab(out2),
	.datac(out1),
	.datad(comb),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~2 .lut_mask = 16'h4FCF;
defparam \out~2 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_125 (
	comb,
	out,
	out1,
	out2,
	B_7,
	A_7,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	B_7;
input 	A_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_181 G1(
	.comb(comb),
	.out(out),
	.out1(out2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_181 G0(
	.out(out1),
	.B_7(B_7),
	.A_7(A_7),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_181 (
	out,
	B_7,
	A_7,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	B_7;
input 	A_7;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y51_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((\B[7]~input_o ) # (\A[7]~input_o ))) # (!out & (\B[7]~input_o  & \A[7]~input_o ))

	.dataa(gnd),
	.datab(out),
	.datac(B_7),
	.datad(A_7),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_181 (
	comb,
	out,
	out1,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X63_Y51_N12
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = ((comb & out1)) # (!out)

	.dataa(comb),
	.datab(gnd),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hAF0F;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_3 (
	comb,
	comb1,
	out,
	out1,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THXor_6 G0(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_7 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.A_1(A_1),
	.B_1(B_1),
	.A_0(A_0),
	.B_0(B_0),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_6 (
	comb,
	comb1,
	out,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X55_Y53_N28
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!\A[1]~input_o  & !\A[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(A_1),
	.datad(A_0),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N4
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!\B[0]~input_o  & !\B[1]~input_o )

	.dataa(gnd),
	.datab(B_0),
	.datac(gnd),
	.datad(B_1),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h0033;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N16
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[0]~input_o  & ((\A[1]~input_o ) # ((\B[1]~input_o  & \A[0]~input_o )))) # (!\B[0]~input_o  & (\B[1]~input_o  & (\A[0]~input_o )))

	.dataa(B_0),
	.datab(B_1),
	.datac(A_0),
	.datad(A_1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_7 (
	comb,
	comb1,
	out,
	A_1,
	B_1,
	A_0,
	B_0,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_1;
input 	B_1;
input 	A_0;
input 	B_0;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X54_Y53_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[0]~input_o  & ((\A[0]~input_o ) # ((\B[1]~input_o  & \A[1]~input_o )))) # (!\B[0]~input_o  & (\B[1]~input_o  & ((\A[1]~input_o ))))

	.dataa(B_0),
	.datab(B_1),
	.datac(A_0),
	.datad(A_1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_4 (
	comb,
	comb1,
	out,
	out1,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THXor_9 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_8 G0(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.A_3(A_3),
	.B_3(B_3),
	.A_2(A_2),
	.B_2(B_2),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_8 (
	comb,
	comb1,
	out,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X58_Y52_N22
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!\A[3]~input_o  & !\A[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(A_3),
	.datad(A_2),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N6
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!\B[2]~input_o  & !\B[3]~input_o )

	.dataa(B_2),
	.datab(gnd),
	.datac(gnd),
	.datad(B_3),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h0055;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(\out~0_combout ),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hF4FC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[2]~input_o  & ((\A[3]~input_o ) # ((\B[3]~input_o  & \A[2]~input_o )))) # (!\B[2]~input_o  & (\B[3]~input_o  & (\A[2]~input_o )))

	.dataa(B_2),
	.datab(B_3),
	.datac(A_2),
	.datad(A_3),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_9 (
	comb,
	comb1,
	out,
	A_3,
	B_3,
	A_2,
	B_2,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_3;
input 	B_3;
input 	A_2;
input 	B_2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X60_Y52_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[2]~input_o  & ((\A[2]~input_o ) # ((\B[3]~input_o  & \A[3]~input_o )))) # (!\B[2]~input_o  & (\B[3]~input_o  & (\A[3]~input_o )))

	.dataa(B_2),
	.datab(B_3),
	.datac(A_3),
	.datad(A_2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_5 (
	comb,
	comb1,
	out,
	out1,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
output 	out1;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THXor_10 G0(
	.comb(comb),
	.comb1(comb1),
	.out(out),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_11 G1(
	.comb(comb),
	.comb1(comb1),
	.out(out1),
	.A_5(A_5),
	.B_5(B_5),
	.A_4(A_4),
	.B_4(B_4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_10 (
	comb,
	comb1,
	out,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
output 	comb;
output 	comb1;
output 	out;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y51_N22
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// comb = (!\A[5]~input_o  & !\A[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(A_5),
	.datad(A_4),
	.cin(gnd),
	.combout(comb),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h000F;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N28
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// comb1 = (!\B[5]~input_o  & !\B[4]~input_o )

	.dataa(B_5),
	.datab(gnd),
	.datac(B_4),
	.datad(gnd),
	.cin(gnd),
	.combout(comb1),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h0505;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(out),
	.datab(comb1),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF2A;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N2
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[5]~input_o  & ((\A[4]~input_o ) # ((\B[4]~input_o  & \A[5]~input_o )))) # (!\B[5]~input_o  & (\B[4]~input_o  & (\A[5]~input_o )))

	.dataa(B_5),
	.datab(B_4),
	.datac(A_5),
	.datad(A_4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_11 (
	comb,
	comb1,
	out,
	A_5,
	B_5,
	A_4,
	B_4,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	comb1;
output 	out;
input 	A_5;
input 	B_5;
input 	A_4;
input 	B_4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X64_Y51_N18
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & ((!comb) # (!comb1))))

	.dataa(comb1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\B[5]~input_o  & ((\A[5]~input_o ) # ((\B[4]~input_o  & \A[4]~input_o )))) # (!\B[5]~input_o  & (\B[4]~input_o  & ((\A[4]~input_o ))))

	.dataa(B_5),
	.datab(B_4),
	.datac(A_5),
	.datad(A_4),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_6 (
	comb,
	out,
	out1,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
output 	out1;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THXor_12 G0(
	.comb(comb),
	.out(out),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_13 G1(
	.comb(comb),
	.out(out1),
	.B_7(B_7),
	.A_7(A_7),
	.B_6(B_6),
	.A_6(A_6),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_12 (
	comb,
	out,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y51_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(gnd),
	.datab(\out~0_combout ),
	.datac(out),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCCC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[7]~input_o  & ((\B[6]~input_o ) # ((\B[7]~input_o  & \A[6]~input_o )))) # (!\A[7]~input_o  & (\B[7]~input_o  & (\A[6]~input_o )))

	.dataa(A_7),
	.datab(B_7),
	.datac(A_6),
	.datad(B_6),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEAC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_13 (
	comb,
	out,
	B_7,
	A_7,
	B_6,
	A_6,
	devpor,
	devclrn,
	devoe);
input 	comb;
output 	out;
input 	B_7;
input 	A_7;
input 	B_6;
input 	A_6;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X63_Y51_N6
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out & comb))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(gnd),
	.datad(comb),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hEECC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[7]~input_o  & ((\B[7]~input_o ) # ((\A[6]~input_o  & \B[6]~input_o )))) # (!\A[7]~input_o  & (((\A[6]~input_o  & \B[6]~input_o ))))

	.dataa(A_7),
	.datab(B_7),
	.datac(A_6),
	.datad(B_6),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF888;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_XOR_7 (
	comb,
	out,
	out1,
	out2,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
output 	out2;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THXor_14 G0(
	.comb(comb),
	.out(out),
	.out1(out2),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THXor_15 G1(
	.comb(comb),
	.out(out),
	.out1(out1),
	.A_8(A_8),
	.A_9(A_9),
	.B_9(B_9),
	.B_8(B_8),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THXor_14 (
	comb,
	out,
	out1,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y53_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb1) # (!out))))

	.dataa(out1),
	.datab(out),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF2A;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N8
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[8]~input_o  & ((\B[9]~input_o ) # ((\B[8]~input_o  & \A[9]~input_o )))) # (!\A[8]~input_o  & (\B[8]~input_o  & ((\A[9]~input_o ))))

	.dataa(A_8),
	.datab(B_8),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hECA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THXor_15 (
	comb,
	out,
	out1,
	A_8,
	A_9,
	B_9,
	B_8,
	devpor,
	devclrn,
	devoe);
input 	comb;
input 	out;
output 	out1;
input 	A_8;
input 	A_9;
input 	B_9;
input 	B_8;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X67_Y53_N2
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out1 = (\out~0_combout ) # ((out1 & ((!comb1) # (!out))))

	.dataa(out),
	.datab(out1),
	.datac(comb),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFF4C;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y53_N28
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (\A[8]~input_o  & ((\B[8]~input_o ) # ((\B[9]~input_o  & \A[9]~input_o )))) # (!\A[8]~input_o  & (((\B[9]~input_o  & \A[9]~input_o ))))

	.dataa(A_8),
	.datab(B_8),
	.datac(B_9),
	.datad(A_9),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hF888;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module zeroDetector (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	out6,
	out7,
	out8,
	out9,
	out10,
	out11,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;
input 	out6;
input 	out7;
input 	out8;
input 	out9;
output 	out10;
output 	out11;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \g2|G1|out~1_combout ;
wire \g2|G0|out~0_combout ;
wire \g0|G0|out~0_combout ;
wire \g1|G0|out~0_combout ;
wire \g0|G1|out~1_combout ;
wire \g1|G1|out~1_combout ;


THDR_AND_127 g1(
	.out(out4),
	.out1(out5),
	.out2(out6),
	.out3(out7),
	.out4(\g1|G0|out~0_combout ),
	.out5(\g1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_126 g0(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(\g0|G0|out~0_combout ),
	.out5(\g0|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_128 g2(
	.out(\g2|G1|out~1_combout ),
	.out1(\g2|G0|out~0_combout ),
	.out2(\g0|G0|out~0_combout ),
	.out3(\g1|G0|out~0_combout ),
	.out4(\g0|G1|out~1_combout ),
	.out5(\g1|G1|out~1_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THDR_AND_129 g3(
	.out(out8),
	.out1(out9),
	.out2(out10),
	.out3(out11),
	.out4(\g2|G1|out~1_combout ),
	.out5(\g2|G0|out~0_combout ),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module THDR_AND_126 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_182 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_182 G0(
	.out(out),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_182 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y53_N24
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out2 & ((out) # (out))) # (!out2 & (out & out))

	.dataa(out2),
	.datab(gnd),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_182 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y53_N20
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out2),
	.datab(out4),
	.datac(out3),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEC8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N26
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out2),
	.datab(out3),
	.datac(out1),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFDF0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_127 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;
output 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



TH22_183 G0(
	.out(out),
	.out1(out2),
	.out2(out4),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

THAnd_183 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out3),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_183 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y53_N14
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out2 = (out2 & ((out) # (out))) # (!out2 & (out & out))

	.dataa(gnd),
	.datab(out2),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_183 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
input 	out2;
input 	out3;
output 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X62_Y51_N10
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out4 = (out4 & ((out) # ((out) # (\out~0_combout )))) # (!out4 & (\out~0_combout  & ((out) # (out))))

	.dataa(out4),
	.datab(out1),
	.datac(out),
	.datad(\out~0_combout ),
	.cin(gnd),
	.combout(out4),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFEA8;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out) # ((out & ((out) # (!out))))

	.dataa(out3),
	.datab(out1),
	.datac(out),
	.datad(out2),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hEFAA;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_128 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
output 	out;
output 	out1;
input 	out2;
input 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_184 G1(
	.out(out),
	.out1(out2),
	.out2(out3),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_184 G0(
	.out(out1),
	.out1(out2),
	.out2(out3),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_184 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y53_N10
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out = (out & ((out2) # (out2))) # (!out & (out2 & out2))

	.dataa(out),
	.datab(gnd),
	.datac(out2),
	.datad(out1),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAA0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_184 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
output 	out;
input 	out1;
input 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y53_N22
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out = (\out~0_combout ) # ((out2 & ((out) # (out4))))

	.dataa(out),
	.datab(\out~0_combout ),
	.datac(out2),
	.datad(out3),
	.cin(gnd),
	.combout(out),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFCEC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out & ((out4) # ((out4) # (out2)))) # (!out & (out4 & ((out4) # (out2))))

	.dataa(out),
	.datab(out3),
	.datac(out4),
	.datad(out1),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THDR_AND_129 (
	out,
	out1,
	out2,
	out3,
	out4,
	out5,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
output 	out3;
input 	out4;
input 	out5;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



THAnd_185 G1(
	.out(out),
	.out1(out1),
	.out2(out2),
	.out3(out4),
	.out4(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

TH22_185 G0(
	.out(out),
	.out1(out3),
	.out2(out5),
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

endmodule

module TH22_185 (
	out,
	out1,
	out2,
	devpor,
	devclrn,
	devoe);
input 	out;
output 	out1;
input 	out2;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;



// Location: LCCOMB_X61_Y53_N16
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// out1 = (out & ((out) # (out1))) # (!out & (out & out1))

	.dataa(gnd),
	.datab(out2),
	.datac(out),
	.datad(out1),
	.cin(gnd),
	.combout(out1),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFCC0;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule

module THAnd_185 (
	out,
	out1,
	out2,
	out3,
	out4,
	devpor,
	devclrn,
	devoe);
input 	out;
input 	out1;
output 	out2;
input 	out3;
input 	out4;

// Design Ports Information

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \out~0_combout ;


// Location: LCCOMB_X61_Y53_N12
fiftyfivenm_lcell_comb \out~1 (
// Equation(s):
// out2 = (\out~0_combout ) # ((out & ((out2) # (out))))

	.dataa(out2),
	.datab(\out~0_combout ),
	.datac(out1),
	.datad(out4),
	.cin(gnd),
	.combout(out2),
	.cout());
// synopsys translate_off
defparam \out~1 .lut_mask = 16'hFECC;
defparam \out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
fiftyfivenm_lcell_comb \out~0 (
// Equation(s):
// \out~0_combout  = (out2 & ((out) # ((out) # (out)))) # (!out2 & (out & ((out) # (out))))

	.dataa(out2),
	.datab(out1),
	.datac(out3),
	.datad(out),
	.cin(gnd),
	.combout(\out~0_combout ),
	.cout());
// synopsys translate_off
defparam \out~0 .lut_mask = 16'hFAE8;
defparam \out~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
