// Seed: 1813309446
module module_0 ();
  supply1 id_1;
  assign id_1#(.id_1(1'b0)) = id_1;
  assign id_1 = 1;
  logic [7:0] id_2;
  assign id_2[-1] = id_2 != 1;
  assign id_1 = -1 - id_1;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd60
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  localparam id_6 = -1;
  wire id_7;
  logic id_8, id_9;
  module_0 modCall_1 ();
  assign id_9[id_1] = -1;
  always @(posedge -1);
endmodule
