$date
	Sat Oct 22 21:23:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#905352
b100 !
1"
#905354
b100 &
b100 %
1$
#905355
0"
#905358
b10 &
b10 %
#905362
b1 &
b1 %
1#
#905366
b0 &
0#
b0 %
0$
#1958093
b10100 !
1"
#1958094
b10100 &
b10100 %
1$
#1958095
0"
#1958098
b1010 &
b1010 %
#1958102
b101 &
b101 %
#1958106
b10000 &
b10000 %
#1958110
b1000 &
b1000 %
#1958114
b100 &
b100 %
#1958118
b10 &
b10 %
#1958122
b1 &
b1 %
1#
#1958126
b0 &
0#
b0 %
0$
#2939883
b10111 !
1"
#2939886
b10111 &
b10111 %
1$
#2939887
0"
#2939890
b1000110 &
b1000110 %
#2939894
b100011 &
b100011 %
#2939898
b1101010 &
b1101010 %
#2939902
b110101 &
b110101 %
#2939906
b10100000 &
b10100000 %
#2939910
b1010000 &
b1010000 %
#2939914
b101000 &
b101000 %
#2939918
b10100 &
b10100 %
#2939922
b1010 &
b1010 %
#2939926
b101 &
b101 %
#2939930
b10000 &
b10000 %
#2939934
b1000 &
b1000 %
#2939938
b100 &
b100 %
#2939942
b10 &
b10 %
#2939946
b1 &
b1 %
1#
#2939950
b0 &
0#
b0 %
0$
#4500012
