name: DSIHOST
description: DSI Host
groupName: DSIHOST
baseAddress: 1073835008
registers:
- name: DSI_VR
  displayName: DSI_VR
  description: DSI Host version register
  addressOffset: 0
  size: 32
  resetValue: 825438250
  resetMask: 4294967295
  fields:
  - name: VERSION
    description: "Version of the DSI Host\nThis read-only register contains the version
      of the DSI Host"
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: DSI_CR
  displayName: DSI_CR
  description: DSI Host control register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "Enable\nThis bit configures the DSI Host in either power-up mode
      or to reset."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DSI Host disabled (under reset)
      value: 0
    - name: B_0x1
      description: DSI Host enabled
      value: 1
- name: DSI_CCR
  displayName: DSI_CCR
  description: DSI Host clock control register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TXECKDIV
    description: "TX escape clock division\nThis field indicates the division factor
      for the TX escape clock source (lanebyteclk). The values 0 and 1 stop the TX_ESC
      clock generation."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: TOCKDIV
    description: "Timeout clock division\nThis field indicates the division factor
      for the timeout clock used as the timing unit in the configuration of HS to
      LP and LP to HS transition error."
    bitOffset: 8
    bitWidth: 8
    access: read-write
- name: DSI_LVCIDR
  displayName: DSI_LVCIDR
  description: DSI Host LTDC VCID register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VCID
    description: "Virtual channel ID\nThese bits configure the virtual channel ID
      for the LTDC interface traffic."
    bitOffset: 0
    bitWidth: 2
    access: read-write
- name: DSI_LCOLCR
  displayName: DSI_LCOLCR
  description: DSI Host LTDC color coding register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: COLC
    description: "Color coding\nThis field configures the DPI color coding.\nOthers:
      Reserved"
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 16-bit configuration 1
      value: 0
    - name: B_0x1
      description: 16-bit configuration 2
      value: 1
    - name: B_0x2
      description: 16-bit configuration 3
      value: 2
    - name: B_0x3
      description: 18-bit configuration 1
      value: 3
    - name: B_0x4
      description: 18-bit configuration 2
      value: 4
    - name: B_0x5
      description: 24-bit
      value: 5
  - name: LPE
    description: "Loosely packet enable\nThis bit enables the loosely packed variant
      to 18-bit configuration"
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Loosely packet variant disabled
      value: 0
    - name: B_0x1
      description: Loosely packet variant enabled
      value: 1
- name: DSI_LPCR
  displayName: DSI_LPCR
  description: DSI Host LTDC polarity configuration register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DEP
    description: "Data enable polarity\nThis bit configures the polarity of data enable
      pin."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data enable pin active high (default)
      value: 0
    - name: B_0x1
      description: Data enable pin active low
      value: 1
  - name: VSP
    description: "VSYNC polarity\nThis bit configures the polarity of VSYNC pin."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Shutdown pin active high (default)
      value: 0
    - name: B_0x1
      description: Shutdown pin active low
      value: 1
  - name: HSP
    description: "HSYNC polarity\nThis bit configures the polarity of HSYNC pin."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: HSYNC pin active high (default)
      value: 0
    - name: B_0x1
      description: VSYNC pin active low
      value: 1
- name: DSI_LPMCR
  displayName: DSI_LPMCR
  description: DSI Host low-power mode configuration register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VLPSIZE
    description: "VACT largest packet size\nThis field is used for the transmission
      of commands in low-power mode. It defines the size, in bytes, of the largest
      packet that can fit in a line during VACT regions."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: LPSIZE
    description: "Largest packet size\nThis field is used for the transmission of
      commands in low-power mode. It defines the size, in bytes, of the largest packet
      that can fit in a line during VSA, VBP and VFP regions."
    bitOffset: 16
    bitWidth: 8
    access: read-write
- name: DSI_PCR
  displayName: DSI_PCR
  description: DSI Host protocol configuration register
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ETTXE
    description: "EoTp transmission enable\nThis bit enables the EoTP transmission."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: EoTp transmission is disabled.
      value: 0
    - name: B_0x1
      description: EoTp transmission is enabled.
      value: 1
  - name: ETRXE
    description: "EoTp reception enable\nThis bit enables the EoTp reception."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: EoTp reception is disabled.
      value: 0
    - name: B_0x1
      description: EoTp reception is enabled.
      value: 1
  - name: BTAE
    description: "Bus-turn-around enable\nThis bit enables the bus-turn-around (BTA)
      request."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bus-turn-around request is disabled.
      value: 0
    - name: B_0x1
      description: Bus-turn-around request is enabled.
      value: 1
  - name: ECCRXE
    description: "ECC reception enable\nThis bit enables the ECC reception, error
      correction and reporting."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ECC reception is disabled.
      value: 0
    - name: B_0x1
      description: ECC reception is enabled.
      value: 1
  - name: CRCRXE
    description: "CRC reception enable\nThis bit enables the CRC reception and error
      reporting."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CRC reception is disabled.
      value: 0
    - name: B_0x1
      description: CRC reception is enabled.
      value: 1
- name: DSI_GVCIDR
  displayName: DSI_GVCIDR
  description: DSI Host generic VCID register
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VCID
    description: "Virtual channel ID\nThis field indicates the generic interface read-back
      virtual channel identification."
    bitOffset: 0
    bitWidth: 2
    access: read-write
- name: DSI_MCR
  displayName: DSI_MCR
  description: DSI Host mode configuration register
  addressOffset: 52
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: CMDM
    description: "Command mode\nThis bit configures the DSI Host in either video or
      command mode."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DSI Host is configured in video mode.
      value: 0
    - name: B_0x1
      description: DSI Host is configured in command mode.
      value: 1
- name: DSI_VMCR
  displayName: DSI_VMCR
  description: DSI Host video mode configuration register
  addressOffset: 56
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VMT
    description: "Video mode type\nThis field configures the video mode transmission
      type :\n1x: Burst mode"
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Non-burst with sync pulses.
      value: 0
    - name: B_0x1
      description: Non-burst with sync events.
      value: 1
  - name: LPVSAE
    description: "Low-power vertical sync active enable\nThis bit enables to return
      to low-power inside the vertical sync time (VSA) period when timing allows."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VSA is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VSA is enabled
      value: 1
  - name: LPVBPE
    description: "Low-power vertical back-porch enable\nThis bit enables to return
      to low-power inside the vertical back-porch (VBP) period when timing allows."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VBP is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VBP is enabled.
      value: 1
  - name: LPVFPE
    description: "Low-power vertical front-porch enable\nThis bit enables to return
      to low-power inside the vertical front-porch (VFP) period when timing allows."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VFP is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VFP is enabled.
      value: 1
  - name: LPVAE
    description: "Low-power vertical active enable\nThis bit enables to return to
      low-power inside the vertical active (VACT) period when timing allows."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VACT is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VACT is enabled.
      value: 1
  - name: LPHBPE
    description: "Low-power horizontal back-porch enable\nThis bit enables the return
      to low-power inside the horizontal back-porch (HBP) period when timing allows."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the HBP period is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the HBP period is enabled.
      value: 1
  - name: LPHFPE
    description: "Low-power horizontal front-porch enable\nThis bit enables the return
      to low-power inside the horizontal front-porch (HFP) period when timing allows."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the HFP period is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the HFP period is enabled.
      value: 1
  - name: FBTAAE
    description: "Frame bus-turn-around acknowledge enable\nThis bit enables the request
      for an acknowledge response at the end of a frame."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Acknowledge response at the end of a frame is disabled.
      value: 0
    - name: B_0x1
      description: Acknowledge response at the end of a frame is enabled.
      value: 1
  - name: LPCE
    description: "Low-power command enable\nThis bit enables the command transmission
      only in low-power mode."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Command transmission in low-power mode is disabled.
      value: 0
    - name: B_0x1
      description: Command transmission in low-power mode is enabled.
      value: 1
  - name: PGE
    description: "Pattern generator enable\nThis bit enables the video mode pattern
      generator."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Pattern generator is disabled.
      value: 0
    - name: B_0x1
      description: Pattern generator is enabled.
      value: 1
  - name: PGM
    description: "Pattern generator mode\nThis bit configures the pattern generator
      mode."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Color bars (horizontal or vertical).
      value: 0
    - name: B_0x1
      description: BER pattern (vertical only).
      value: 1
  - name: PGO
    description: "Pattern generator orientation\nThis bit configures the color bar
      orientation."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Vertical color bars.
      value: 0
    - name: B_0x1
      description: Horizontal color bars.
      value: 1
- name: DSI_VPCR
  displayName: DSI_VPCR
  description: DSI Host video packet configuration register
  addressOffset: 60
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VPSIZE
    description: "Video packet size\nThis field configures the number of pixels in
      a single video packet.\nFor 18-bit not loosely packed data types, this number
      must be a multiple of 4.\nFor YCbCr data types, it must be a multiple of 2 as
      described in the DSI specification."
    bitOffset: 0
    bitWidth: 14
    access: read-write
- name: DSI_VCCR
  displayName: DSI_VCCR
  description: DSI Host video chunks configuration register
  addressOffset: 64
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: NUMC
    description: "Number of chunks\nThis register configures the number of chunks
      to be transmitted during a line period (a chunk consists of a video packet and
      a null packet).\nIf set to 0 or 1, the video line is transmitted in a single
      packet.\nIf set to 1, the packet is part of a chunk, so a null packet follows
      it if NPSIZE > 0. Otherwise, multiple chunks are used to transmit each video
      line."
    bitOffset: 0
    bitWidth: 13
    access: read-write
- name: DSI_VNPCR
  displayName: DSI_VNPCR
  description: DSI Host video null packet configuration register
  addressOffset: 68
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: NPSIZE
    description: "Null packet size\nThis field configures the number of bytes inside
      a null packet.\nSetting to 0 disables the null packets."
    bitOffset: 0
    bitWidth: 13
    access: read-write
- name: DSI_VHSACR
  displayName: DSI_VHSACR
  description: DSI Host video HSA configuration register
  addressOffset: 72
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HSA
    description: "Horizontal synchronism active duration\nThis fields configures the
      horizontal synchronism active period in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 12
    access: read-write
- name: DSI_VHBPCR
  displayName: DSI_VHBPCR
  description: DSI Host video HBP configuration register
  addressOffset: 76
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HBP
    description: "Horizontal back-porch duration\nThis fields configures the horizontal
      back-porch period in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 12
    access: read-write
- name: DSI_VLCR
  displayName: DSI_VLCR
  description: DSI Host video line configuration register
  addressOffset: 80
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HLINE
    description: "Horizontal line duration\nThis fields configures the total of the
      horizontal line period (HSA+HBP+HACT+HFP) counted in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 15
    access: read-write
- name: DSI_VVSACR
  displayName: DSI_VVSACR
  description: DSI Host video VSA configuration register
  addressOffset: 84
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VSA
    description: "Vertical synchronism active duration\nThis fields configures the
      vertical synchronism active period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 10
    access: read-write
- name: DSI_VVBPCR
  displayName: DSI_VVBPCR
  description: DSI Host video VBP configuration register
  addressOffset: 88
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VBP
    description: "Vertical back-porch duration\nThis fields configures the vertical
      back-porch period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 10
    access: read-write
- name: DSI_VVFPCR
  displayName: DSI_VVFPCR
  description: DSI Host video VFP configuration register
  addressOffset: 92
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VFP
    description: "Vertical front-porch duration\nThis fields configures the vertical
      front-porch period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 10
    access: read-write
- name: DSI_VVACR
  displayName: DSI_VVACR
  description: DSI Host video VA configuration register
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VA
    description: "Vertical active duration\nThis fields configures the vertical active
      period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 14
    access: read-write
- name: DSI_LCCR
  displayName: DSI_LCCR
  description: DSI Host LTDC command configuration register
  addressOffset: 100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CMDSIZE
    description: "Command size\nThis field configures the maximum allowed size for
      an LTDC write memory command, measured in pixels. Automatic partitioning of
      data obtained from LTDC is permanently enabled."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: DSI_CMCR
  displayName: DSI_CMCR
  description: DSI Host command mode configuration register
  addressOffset: 104
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TEARE
    description: "Tearing effect acknowledge request enable\nThis bit enables the
      tearing effect acknowledge request:"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Tearing effect acknowledge request is disabled.
      value: 0
    - name: B_0x1
      description: Tearing effect acknowledge request is enabled.
      value: 1
  - name: ARE
    description: "Acknowledge request enable\nThis bit enables the acknowledge request
      after each packet transmission:"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Acknowledge request is disabled.
      value: 0
    - name: B_0x1
      description: Acknowledge request is enabled.
      value: 1
  - name: GSW0TX
    description: "Generic short write zero parameters transmission\nThis bit configures
      the generic short write packet with zero parameters command transmission type:"
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: GSW1TX
    description: "Generic short write one parameters transmission\nThis bit configures
      the generic short write packet with one parameters command transmission type:"
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: GSW2TX
    description: "Generic short write two parameters transmission\nThis bit configures
      the generic short write packet with two parameters command transmission type:"
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: GSR0TX
    description: "Generic short read zero parameters transmission\nThis bit configures
      the generic short read packet with zero parameters command transmission type:"
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: GSR1TX
    description: "Generic short read one parameters transmission\nThis bit configures
      the generic short read packet with one parameters command transmission type:"
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: GSR2TX
    description: "Generic short read two parameters transmission\nThis bit configures
      the generic short read packet with two parameters command transmission type:"
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: GLWTX
    description: "Generic long write transmission\nThis bit configures the generic
      long write packet command transmission type :"
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: DSW0TX
    description: "DCS short write zero parameter transmission\nThis bit configures
      the DCS short write packet with zero parameter command transmission type:"
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: DSW1TX
    description: "DCS short read one parameter transmission\nThis bit configures the
      DCS short read packet with one parameter command transmission type:"
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: DSR0TX
    description: "DCS short read zero parameter transmission\nThis bit configures
      the DCS short read packet with zero parameter command transmission type:"
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: DLWTX
    description: "DCS long write transmission\nThis bit configures the DCS long write
      packet command transmission type:"
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
  - name: MRDPS
    description: "Maximum read packet size\nThis bit configures the maximum read packet
      size command transmission type:"
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: High-speed
      value: 0
    - name: B_0x1
      description: Low-power
      value: 1
- name: DSI_GHCR
  displayName: DSI_GHCR
  description: DSI Host generic header configuration register
  addressOffset: 108
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DT
    description: "Type\nThis field configures the packet data type of the header packet."
    bitOffset: 0
    bitWidth: 6
    access: read-write
  - name: VCID
    description: "Channel\nThis field configures the virtual channel ID of the header
      packet."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: WCLSB
    description: "WordCount LSB\nThis field configures the less significant byte of
      the header packet word count for long packets, or data 0 for short packets."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: WCMSB
    description: "WordCount MSB\nThis field configures the most significant byte of
      the header packet word count for long packets, or data 1 for short packets."
    bitOffset: 16
    bitWidth: 8
    access: read-write
- name: DSI_GPDR
  displayName: DSI_GPDR
  description: DSI Host generic payload data register
  addressOffset: 112
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DATA1
    description: "Payload byte 1\nThis field indicates the byte 1 of the packet payload."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: DATA2
    description: "Payload byte 2\nThis field indicates the byte 2 of the packet payload."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: DATA3
    description: "Payload byte 3\nThis field indicates the byte 3 of the packet payload."
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: DATA4
    description: "Payload byte 4\nThis field indicates the byte 4 of the packet payload."
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: DSI_GPSR
  displayName: DSI_GPSR
  description: DSI Host generic packet status register
  addressOffset: 116
  size: 32
  resetValue: 21
  resetMask: 4294967295
  fields:
  - name: CMDFE
    description: "Command FIFO empty\nThis bit indicates the empty status of the generic
      command FIFO:"
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Write payload FIFO not empty
      value: 0
    - name: B_0x1
      description: Write payload FIFO empty
      value: 1
  - name: CMDFF
    description: "Command FIFO full\nThis bit indicates the full status of the generic
      command FIFO:"
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Write payload FIFO not full
      value: 0
    - name: B_0x1
      description: Write payload FIFO full
      value: 1
  - name: PWRFE
    description: "Payload write FIFO empty\nThis bit indicates the empty status of
      the generic write payload FIFO:"
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Write payload FIFO not empty
      value: 0
    - name: B_0x1
      description: Write payload FIFO empty
      value: 1
  - name: PWRFF
    description: "Payload write FIFO full\nThis bit indicates the full status of the
      generic write payload FIFO:"
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Write payload FIFO not full
      value: 0
    - name: B_0x1
      description: Write payload FIFO full
      value: 1
  - name: PRDFE
    description: "Payload read FIFO empty\nThis bit indicates the empty status of
      the generic read payload FIFO:"
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Read payload FIFO not empty
      value: 0
    - name: B_0x1
      description: Read payload FIFO empty
      value: 1
  - name: PRDFF
    description: "Payload read FIFO full\nThis bit indicates the full status of the
      generic read payload FIFO:"
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Read payload FIFO not full
      value: 0
    - name: B_0x1
      description: Read payload FIFO ful.
      value: 1
  - name: RCB
    description: "Read command busy\nThis bit is set when a read command is issued
      and cleared when the entire response is stored in the FIFO:"
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No read command on going
      value: 0
    - name: B_0x1
      description: Read command on going
      value: 1
- name: DSI_TCCR0
  displayName: DSI_TCCR0
  description: DSI Host timeout counter configuration register 0
  addressOffset: 120
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LPRX_TOCNT
    description: "Low-power reception timeout counter\nThis field configures the timeout
      counter that triggers a low-power reception timeout contention detection (measured
      in TOCKDIV cycles)."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: HSTX_TOCNT
    description: "High-speed transmission timeout counter\nThis field configures the
      timeout counter that triggers a high-speed transmission timeout \ncontention
      detection (measured in TOCKDIV cycles)."
    bitOffset: 16
    bitWidth: 16
    access: read-write
- name: DSI_TCCR1
  displayName: DSI_TCCR1
  description: DSI Host timeout counter configuration register 1
  addressOffset: 124
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HSRD_TOCNT
    description: "High-speed read timeout counter\nThis field sets a period for which
      the DSI Host keeps the link still, after sending a high-speed read operation.
      This period is measured in cycles of lanebyteclk. The counting starts when the
      D-PHY enters the Stop state and causes no interrupts."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: DSI_TCCR2
  displayName: DSI_TCCR2
  description: DSI Host timeout counter configuration register 2
  addressOffset: 128
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LPRD_TOCNT
    description: "Low-power read timeout counter\nThis field sets a period for which
      the DSI Host keeps the link still, after sending a low-power read operation.
      This period is measured in cycles of lanebyteclk. The counting starts when the
      D-PHY enters the Stop state and causes no interrupts."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: DSI_TCCR3
  displayName: DSI_TCCR3
  description: DSI Host timeout counter configuration register 3
  addressOffset: 132
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HSWR_TOCNT
    description: "High-speed write timeout counter\nThis field sets a period for which
      the DSI Host keeps the link inactive after sending a high-speed write operation.
      This period is measured in cycles of lanebyteclk. The counting starts when the
      D-PHY enters the Stop state and causes no interrupts."
    bitOffset: 0
    bitWidth: 16
    access: read-write
  - name: PM
    description: "Presp mode\nWhen set to 1, this bit ensures that the peripheral
      response timeout caused by HSWR_TOCNT is used only once per LTDC frame in command
      mode, when both the following conditions are met:\ndpivsync_edpiwms has risen
      and fallen.\nPackets originated from LTDC in command mode have been transmitted
      and its FIFO is empty again.\nIn this scenario no non-LTDC command requests
      are sent to the D-PHY, even if there is traffic from generic interface ready
      to be sent, making it return to stop state. When it does so, PRESP_TO counter
      is activated and only when it finishes does the controller send any other traffic
      that is ready."
    bitOffset: 24
    bitWidth: 1
    access: read-write
- name: DSI_TCCR4
  displayName: DSI_TCCR4
  description: DSI Host timeout counter configuration register 4
  addressOffset: 136
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LPWR_TOCNT
    description: "Low-power write timeout counter\nThis field sets a period for which
      the DSI Host keeps the link still, after sending a low-power write operation.
      This period is measured in cycles of lanebyteclk. The counting starts when the
      D-PHY enters the Stop state and causes no interrupts."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: DSI_TCCR5
  displayName: DSI_TCCR5
  description: DSI Host timeout counter configuration register 5
  addressOffset: 140
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BTA_TOCNT
    description: "Bus-turn-around timeout counter\nThis field sets a period for which
      the DSI Host keeps the link still, after completing a bus-turn-around. This
      period is measured in cycles of lanebyteclk. The counting starts when the D-PHY
      enters the Stop state and causes no interrupts."
    bitOffset: 0
    bitWidth: 16
    access: read-write
- name: DSI_CLCR
  displayName: DSI_CLCR
  description: DSI Host clock lane configuration register
  addressOffset: 148
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DPCC
    description: "D-PHY clock control\nThis bit controls the D-PHY clock state:"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Clock lane is in low-power mode.
      value: 0
    - name: B_0x1
      description: Clock lane runs in high-speed mode.
      value: 1
  - name: ACR
    description: "Automatic clock lane control\nThis bit enables the automatic mechanism
      to stop providing clock in the clock lane when time allows."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Automatic clock lane control disabled
      value: 0
    - name: B_0x1
      description: Automatic clock lane control enabled
      value: 1
- name: DSI_CLTCR
  displayName: DSI_CLTCR
  description: DSI Host clock lane timer configuration register
  addressOffset: 152
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LP2HS_TIME
    description: "Low-power to high-speed time\nThis field configures the maximum
      time that the D-PHY clock lane takes to go from low power to high-speed transmission
      measured in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 10
    access: read-write
  - name: HS2LP_TIME
    description: "High-speed to low-power time\nThis field configures the maximum
      time that the D-PHY clock lane takes to go from high speed to low-power transmission
      measured in lane byte clock cycles."
    bitOffset: 16
    bitWidth: 10
    access: read-write
- name: DSI_DLTCR
  displayName: DSI_DLTCR
  description: DSI Host data lane timer configuration register
  addressOffset: 156
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: MRD_TIME
    description: "Maximum read time\nThis field configures the maximum time required
      to perform a read command in lane byte clock cycles. This register can only
      be modified when no read command is in progress."
    bitOffset: 0
    bitWidth: 15
    access: read-write
  - name: LP2HS_TIME
    description: "Low-power to high-speed time\nThis field configures the maximum
      time that the D-PHY data lanes take to go from low-power to high-speed transmission
      measured in lane byte clock cycles."
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: HS2LP_TIME
    description: "High-speed to low-power time\nThis field configures the maximum
      time that the D-PHY data lanes take to go from high-speed to low-power transmission
      measured in lane byte clock cycles."
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: DSI_PCTLR
  displayName: DSI_PCTLR
  description: DSI Host PHY control register
  addressOffset: 160
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DEN
    description: "Digital enable\nWhen set to 0, this bit places the digital section
      of the D-PHY in the reset state"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The digital section of the D-PHY is in the reset state.
      value: 0
    - name: B_0x1
      description: The digital section of the D-PHY is enabled.
      value: 1
  - name: CKE
    description: "Clock enable\nThis bit enables the D-PHY clock lane module:"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: D-PHY clock lane module is disabled.
      value: 0
    - name: B_0x1
      description: D-PHY clock lane module is enabled.
      value: 1
- name: DSI_PCONFR
  displayName: DSI_PCONFR
  description: DSI Host PHY configuration register
  addressOffset: 164
  size: 32
  resetValue: 1
  resetMask: 4294967295
  fields:
  - name: NL
    description: "Number of lanes\nThis field configures the number of active data
      lanes:\nOthers: Reserved"
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: One data lane (lane 0)
      value: 0
    - name: B_0x1
      description: Two data lanes (lanes 0 and 1) - Reset value
      value: 1
  - name: SW_TIME
    description: "Stop wait time\nThis field configures the minimum wait period to
      request a high-speed transmission after the Stop state."
    bitOffset: 8
    bitWidth: 8
    access: read-write
- name: DSI_PUCR
  displayName: DSI_PUCR
  description: DSI Host PHY ULPS control register
  addressOffset: 168
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: URCL
    description: "ULPS request on clock lane\nULPS mode request on clock lane."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No ULPS request
      value: 0
    - name: B_0x1
      description: Request ULPS mode on clock lane
      value: 1
  - name: UECL
    description: "ULPS exit on clock lane\nULPS mode exit on clock lane."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No exit request
      value: 0
    - name: B_0x1
      description: Exit ULPS mode on clock lane
      value: 1
  - name: URDL
    description: "ULPS request on data lane\nULPS mode request on all active data
      lanes."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No ULPS request
      value: 0
    - name: B_0x1
      description: Request ULPS mode on all active data lane UECL
      value: 1
  - name: UEDL
    description: "ULPS exit on data lane\nULPS mode exit on all active data lanes."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No exit request
      value: 0
    - name: B_0x1
      description: Exit ULPS mode on all active data lane URDL
      value: 1
- name: DSI_PTTCR
  displayName: DSI_PTTCR
  description: DSI Host PHY TX triggers configuration register
  addressOffset: 172
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TX_TRIG
    description: "Transmission trigger\nEscape mode transmit trigger 0-3.\nOnly one
      bit of TX_TRIG is asserted at any given time."
    bitOffset: 0
    bitWidth: 4
    access: read-write
- name: DSI_PSR
  displayName: DSI_PSR
  description: DSI Host PHY status register
  addressOffset: 176
  size: 32
  resetValue: 5416
  resetMask: 4294967295
  fields:
  - name: PD
    description: "PHY direction\nThis bit indicates the status of phydirection D-PHY
      signal."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: PSSC
    description: "PHY stop state clock lane\nThis bit indicates the status of phystopstateclklane
      D-PHY signal."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: UANC
    description: "ULPS active not clock lane\nThis bit indicates the status of ulpsactivenotclklane
      D-PHY signal."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: PSS0
    description: "PHY stop state lane 0\nThis bit indicates the status of phystopstate0lane
      D-PHY signal."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: UAN0
    description: "ULPS active not lane 1\nThis bit indicates the status of ulpsactivenot0lane
      D-PHY signal."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: RUE0
    description: "RX ULPS escape lane 0\nThis bit indicates the status of rxulpsesc0lane
      D-PHY signal."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: PSS1
    description: "PHY stop state lane 1\nThis bit indicates the status of phystopstate1lane
      D-PHY signal."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: UAN1
    description: "ULPS active not lane 1\nThis bit indicates the status of ulpsactivenot1lane
      D-PHY signal."
    bitOffset: 8
    bitWidth: 1
    access: read-only
- name: DSI_ISR0
  displayName: DSI_ISR0
  description: DSI Host interrupt and status register 0
  addressOffset: 188
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: AE0
    description: "Acknowledge error 0\nThis bit retrieves the SoT error from the acknowledge
      error report."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: AE1
    description: "Acknowledge error 1\nThis bit retrieves the SoT sync error from
      the acknowledge error report."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: AE2
    description: "Acknowledge error 2\nThis bit retrieves the EoT sync error from
      the acknowledge error report."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: AE3
    description: "Acknowledge error 3\nThis bit retrieves the escape mode entry command
      error from the acknowledge error report."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: AE4
    description: "Acknowledge error 4\nThis bit retrieves the LP transmit sync error
      from the acknowledge error report."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: AE5
    description: "Acknowledge error 5\nThis bit retrieves the peripheral timeout error
      from the acknowledge error report."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: AE6
    description: "Acknowledge error 6\nThis bit retrieves the false control error
      from the acknowledge error report."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: AE7
    description: "Acknowledge error 7\nThis bit retrieves the reserved (specific to
      the device) from the acknowledge error report."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: AE8
    description: "Acknowledge error 8\nThis bit retrieves the ECC error, single-bit
      (detected and corrected) from the acknowledge error report."
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: AE9
    description: "Acknowledge error 9\nThis bit retrieves the ECC error, multi-bit
      (detected, not corrected) from the acknowledge error report."
    bitOffset: 9
    bitWidth: 1
    access: read-only
  - name: AE10
    description: "Acknowledge error 10\nThis bit retrieves the checksum error (long
      packet only) from the acknowledge error report."
    bitOffset: 10
    bitWidth: 1
    access: read-only
  - name: AE11
    description: "Acknowledge error 11\nThis bit retrieves the not recognized DSI
      data type from the acknowledge error report."
    bitOffset: 11
    bitWidth: 1
    access: read-only
  - name: AE12
    description: "Acknowledge error 12\nThis bit retrieves the DSI VC ID Invalid from
      the acknowledge error report."
    bitOffset: 12
    bitWidth: 1
    access: read-only
  - name: AE13
    description: "Acknowledge error 13\nThis bit retrieves the invalid transmission
      length from the acknowledge error report."
    bitOffset: 13
    bitWidth: 1
    access: read-only
  - name: AE14
    description: "Acknowledge error 14\nThis bit retrieves the reserved (specific
      to the device) from the acknowledge error report."
    bitOffset: 14
    bitWidth: 1
    access: read-only
  - name: AE15
    description: "Acknowledge error 15\nThis bit retrieves the DSI protocol violation
      from the acknowledge error report."
    bitOffset: 15
    bitWidth: 1
    access: read-only
  - name: PE0
    description: "PHY error 0\nThis bit indicates the ErrEsc escape entry error from
      lane 0."
    bitOffset: 16
    bitWidth: 1
    access: read-only
  - name: PE1
    description: "PHY error 1\nThis bit indicates the ErrSyncEsc low-power transmission
      synchronization error from lane 0."
    bitOffset: 17
    bitWidth: 1
    access: read-only
  - name: PE2
    description: "PHY error 2\nThis bit indicates the ErrControl error from lane 0."
    bitOffset: 18
    bitWidth: 1
    access: read-only
  - name: PE3
    description: "PHY error 3\nThis bit indicates the LP0 contention error ErrContentionLP0
      from lane 0."
    bitOffset: 19
    bitWidth: 1
    access: read-only
  - name: PE4
    description: "PHY error 4\nThis bit indicates the LP1 contention error ErrContentionLP1
      from lane 0."
    bitOffset: 20
    bitWidth: 1
    access: read-only
- name: DSI_ISR1
  displayName: DSI_ISR1
  description: DSI Host interrupt and status register 1
  addressOffset: 192
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TOHSTX
    description: "Timeout high-speed transmission\nThis bit indicates that the high-speed
      transmission timeout counter reached the end and contention is detected."
    bitOffset: 0
    bitWidth: 1
    access: read-only
  - name: TOLPRX
    description: "Timeout low-power reception\nThis bit indicates that the low-power
      reception timeout counter reached the end and contention is detected."
    bitOffset: 1
    bitWidth: 1
    access: read-only
  - name: ECCSE
    description: "ECC single-bit error\nThis bit indicates that the ECC single error
      is detected and corrected in a received packet."
    bitOffset: 2
    bitWidth: 1
    access: read-only
  - name: ECCME
    description: "ECC multi-bit error\nThis bit indicates that the ECC multiple error
      is detected in a received packet."
    bitOffset: 3
    bitWidth: 1
    access: read-only
  - name: CRCE
    description: "CRC error\nThis bit indicates that the CRC error is detected in
      the received packet payload."
    bitOffset: 4
    bitWidth: 1
    access: read-only
  - name: PSE
    description: "Packet size error\nThis bit indicates that the packet size error
      is detected during the packet reception."
    bitOffset: 5
    bitWidth: 1
    access: read-only
  - name: EOTPE
    description: "EoTp error\nThis bit indicates that the EoTp packet is not received
      at the end of the incoming peripheral transmission."
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: LPWRE
    description: "LTDC payload write error\nThis bit indicates that during a DPI pixel
      line storage, the payload FIFO becomes full and the data stored is corrupted."
    bitOffset: 7
    bitWidth: 1
    access: read-only
  - name: GCWRE
    description: "Generic command write error\nThis bit indicates that the system
      tried to write a command through the generic interface and the FIFO is full.
      Therefore, the command is not written."
    bitOffset: 8
    bitWidth: 1
    access: read-only
  - name: GPWRE
    description: "Generic payload write error\nThis bit indicates that the system
      tried to write a payload data through the generic interface and the FIFO is
      full. Therefore, the payload is not written."
    bitOffset: 9
    bitWidth: 1
    access: read-only
  - name: GPTXE
    description: "Generic payload transmit error\nThis bit indicates that during a
      generic interface packet build, the payload FIFO becomes empty and corrupt data
      is sent."
    bitOffset: 10
    bitWidth: 1
    access: read-only
  - name: GPRDE
    description: "Generic payload read error\nThis bit indicates that during a DCS
      read data, the payload FIFO becomes empty and the data sent to the interface
      is corrupted."
    bitOffset: 11
    bitWidth: 1
    access: read-only
  - name: GPRXE
    description: "Generic payload receive error\nThis bit indicates that during a
      generic interface packet read back, the payload FIFO becomes full and the received
      data is corrupted."
    bitOffset: 12
    bitWidth: 1
    access: read-only
- name: DSI_IER0
  displayName: DSI_IER0
  description: DSI Host interrupt enable register 0
  addressOffset: 196
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: AE0IE
    description: "Acknowledge error 0 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 0."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 0 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 0 enabled
      value: 1
  - name: AE1IE
    description: "Acknowledge error 1 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 1."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 1 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 1 enabled
      value: 1
  - name: AE2IE
    description: "Acknowledge error 2 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 2."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 2 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 2 enabled
      value: 1
  - name: AE3IE
    description: "Acknowledge error 3 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 3."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 3 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 3 enabled
      value: 1
  - name: AE4IE
    description: "Acknowledge error 4 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 4."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 4 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 4 enabled
      value: 1
  - name: AE5IE
    description: "Acknowledge error 5 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 5."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 5 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 5 enabled
      value: 1
  - name: AE6IE
    description: "Acknowledge error 6 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 6."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 6 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 6 enabled
      value: 1
  - name: AE7IE
    description: "Acknowledge error 7 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 7."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 7 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 7 enabled
      value: 1
  - name: AE8IE
    description: "Acknowledge error 8 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 8."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 8 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 8 enabled
      value: 1
  - name: AE9IE
    description: "Acknowledge error 9 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 9."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 9 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 9 enabled
      value: 1
  - name: AE10IE
    description: "Acknowledge error 10 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 10."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 10 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 10 enable.
      value: 1
  - name: AE11IE
    description: "Acknowledge error 11 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 11."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 11 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 11 enabled
      value: 1
  - name: AE12IE
    description: "Acknowledge error 12 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 12."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 12 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 12 enabled
      value: 1
  - name: AE13IE
    description: "Acknowledge error 13 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 13."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 13 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 13 enabled
      value: 1
  - name: AE14IE
    description: "Acknowledge error 14 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 14."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 14 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 14 enabled
      value: 1
  - name: AE15IE
    description: "Acknowledge error 15 interrupt enable\nThis bit enables the interrupt
      generation on acknowledge error 15."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on acknowledge error 15 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on acknowledge error 15 enabled
      value: 1
  - name: PE0IE
    description: "PHY error 0 interrupt enable\nThis bit enables the interrupt generation
      on PHY error 0."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on PHY error 0 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on PHY error 0 enabled
      value: 1
  - name: PE1IE
    description: "PHY error 1 interrupt enable\nThis bit enables the interrupt generation
      on PHY error 1."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on PHY error 1 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on PHY error 1 enabled
      value: 1
  - name: PE2IE
    description: "PHY error 2 interrupt enable\nThis bit enables the interrupt generation
      on PHY error 2."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on PHY error 2 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on PHY error 2 enabled
      value: 1
  - name: PE3IE
    description: "PHY error 3 interrupt enable\nThis bit enables the interrupt generation
      on PHY error 4."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on PHY error 3 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on PHY error 3 enabled
      value: 1
  - name: PE4IE
    description: "PHY error 4 interrupt enable\nThis bit enables the interrupt generation
      on PHY error 4."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on PHY error 4 disabled
      value: 0
    - name: B_0x1
      description: Interrupt on PHY error 4 enabled
      value: 1
- name: DSI_IER1
  displayName: DSI_IER1
  description: DSI Host interrupt enable register 1
  addressOffset: 200
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TOHSTXIE
    description: "Timeout high-speed transmission interrupt enable\nThis bit enables
      the interrupt generation on timeout high-speed transmission ."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on timeout high-speed transmission disabled
      value: 0
    - name: B_0x1
      description: Interrupt on timeout high-speed transmission enabled
      value: 1
  - name: TOLPRXIE
    description: "Timeout low-power reception interrupt enable\nThis bit enables the
      interrupt generation on timeout low-power reception."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on timeout low-power reception disabled
      value: 0
    - name: B_0x1
      description: Interrupt on timeout low-power reception enabled
      value: 1
  - name: ECCSEIE
    description: "ECC single-bit error interrupt enable\nThis bit enables the interrupt
      generation on ECC single-bit error."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on ECC single-bit error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on ECC single-bit error enabled
      value: 1
  - name: ECCMEIE
    description: "ECC multi-bit error interrupt enable\nThis bit enables the interrupt
      generation on ECC multi-bit error."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on ECC multi-bit error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on ECC multi-bit error enabled
      value: 1
  - name: CRCEIE
    description: "CRC error interrupt enable\nThis bit enables the interrupt generation
      on CRC error."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on CRC error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on CRC error enabled
      value: 1
  - name: PSEIE
    description: "Packet size error interrupt enable\nThis bit enables the interrupt
      generation on packet size error."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on packet size error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on packet size error enabled
      value: 1
  - name: EOTPEIE
    description: "EoTp error interrupt enable\nThis bit enables the interrupt generation
      on EoTp error."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on EoTp error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on EoTp error enabled
      value: 1
  - name: LPWREIE
    description: "LTDC payload write error interrupt enable\nThis bit enables the
      interrupt generation on LTDC payload write error."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on LTDC payload write error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on LTDC payload write error enabled
      value: 1
  - name: GCWREIE
    description: "Generic command write error interrupt enable\nThis bit enables the
      interrupt generation on generic command write error."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on generic command write error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on generic command write error enabled
      value: 1
  - name: GPWREIE
    description: "Generic payload write error interrupt enable\nThis bit enables the
      interrupt generation on generic payload write error."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on generic payload write error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on generic payload write error enabled
      value: 1
  - name: GPTXEIE
    description: "Generic payload transmit error interrupt enable\nThis bit enables
      the interrupt generation on generic payload transmit error."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on generic payload transmit error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on generic payload transmit error enabled
      value: 1
  - name: GPRDEIE
    description: "Generic payload read error interrupt enable\nThis bit enables the
      interrupt generation on generic payload read error."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on generic payload read error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on generic payload read error enabled
      value: 1
  - name: GPRXEIE
    description: "Generic payload receive error interrupt enable\nThis bit enables
      the interrupt generation on generic payload receive error."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt on generic payload receive error disabled
      value: 0
    - name: B_0x1
      description: Interrupt on generic payload receive error enabled
      value: 1
- name: DSI_FIR0
  displayName: DSI_FIR0
  description: DSI Host force interrupt register 0
  addressOffset: 216
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FAE0
    description: "Force acknowledge error 0\nWriting one to this bit forces an acknowledge
      error 0."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: FAE1
    description: "Force acknowledge error 1\nWriting one to this bit forces an acknowledge
      error 1."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: FAE2
    description: "Force acknowledge error 2\nWriting one to this bit forces an acknowledge
      error 2."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: FAE3
    description: "Force acknowledge error 3\nWriting one to this bit forces an acknowledge
      error 3."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: FAE4
    description: "Force acknowledge error 4\nWriting one to this bit forces an acknowledge
      error 4."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: FAE5
    description: "Force acknowledge error 5\nWriting one to this bit forces an acknowledge
      error 5."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: FAE6
    description: "Force acknowledge error 6\nWriting one to this bit forces an acknowledge
      error 6."
    bitOffset: 6
    bitWidth: 1
    access: write-only
  - name: FAE7
    description: "Force acknowledge error 7\nWriting one to this bit forces an acknowledge
      error 7."
    bitOffset: 7
    bitWidth: 1
    access: write-only
  - name: FAE8
    description: "Force acknowledge error 8\nWriting one to this bit forces an acknowledge
      error 8."
    bitOffset: 8
    bitWidth: 1
    access: write-only
  - name: FAE9
    description: "Force acknowledge error 9\nWriting one to this bit forces an acknowledge
      error 9."
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: FAE10
    description: "Force acknowledge error 10\nWriting one to this bit forces an acknowledge
      error 10."
    bitOffset: 10
    bitWidth: 1
    access: write-only
  - name: FAE11
    description: "Force acknowledge error 11\nWriting one to this bit forces an acknowledge
      error 11."
    bitOffset: 11
    bitWidth: 1
    access: write-only
  - name: FAE12
    description: "Force acknowledge error 12\nWriting one to this bit forces an acknowledge
      error 12."
    bitOffset: 12
    bitWidth: 1
    access: write-only
  - name: FAE13
    description: "Force acknowledge error 13\nWriting one to this bit forces an acknowledge
      error 13."
    bitOffset: 13
    bitWidth: 1
    access: write-only
  - name: FAE14
    description: "Force acknowledge error 14\nWriting one to this bit forces an acknowledge
      error 14."
    bitOffset: 14
    bitWidth: 1
    access: write-only
  - name: FAE15
    description: "Force acknowledge error 15\nWriting one to this bit forces an acknowledge
      error 15."
    bitOffset: 15
    bitWidth: 1
    access: write-only
  - name: FPE0
    description: "Force PHY error 0\nWriting one to this bit forces a PHY error 0."
    bitOffset: 16
    bitWidth: 1
    access: write-only
  - name: FPE1
    description: "Force PHY error 1\nWriting one to this bit forces a PHY error 1."
    bitOffset: 17
    bitWidth: 1
    access: write-only
  - name: FPE2
    description: "Force PHY error 2\nWriting one to this bit forces a PHY error 2."
    bitOffset: 18
    bitWidth: 1
    access: write-only
  - name: FPE3
    description: "Force PHY error 3\nWriting one to this bit forces a PHY error 3."
    bitOffset: 19
    bitWidth: 1
    access: write-only
  - name: FPE4
    description: "Force PHY error 4\nWriting one to this bit forces a PHY error 4."
    bitOffset: 20
    bitWidth: 1
    access: write-only
- name: DSI_FIR1
  displayName: DSI_FIR1
  description: DSI Host force interrupt register 1
  addressOffset: 220
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FTOHSTX
    description: "Force timeout high-speed transmission\nWriting one to this bit forces
      a timeout high-speed transmission."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: FTOLPRX
    description: "Force timeout low-power reception\nWriting one to this bit forces
      a timeout low-power reception."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: FECCSE
    description: "Force ECC single-bit error\nWriting one to this bit forces a ECC
      single-bit error."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: FECCME
    description: "Force ECC multi-bit error\nWriting one to this bit forces a ECC
      multi-bit error."
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: FCRCE
    description: "Force CRC error\nWriting one to this bit forces a CRC error."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: FPSE
    description: "Force packet size error\nWriting one to this bit forces a packet
      size error."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: FEOTPE
    description: "Force EoTp error\nWriting one to this bit forces a EoTp error."
    bitOffset: 6
    bitWidth: 1
    access: write-only
  - name: FLPWRE
    description: "Force LTDC payload write error\nWriting one to this bit forces a
      LTDC payload write error."
    bitOffset: 7
    bitWidth: 1
    access: write-only
  - name: FGCWRE
    description: "Force generic command write error\nWriting one to this bit forces
      a generic command write error."
    bitOffset: 8
    bitWidth: 1
    access: write-only
  - name: FGPWRE
    description: "Force generic payload write error\nWriting one to this bit forces
      a generic payload write error."
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: FGPTXE
    description: "Force generic payload transmit error\nWriting one to this bit forces
      a generic payload transmit error."
    bitOffset: 10
    bitWidth: 1
    access: write-only
  - name: FGPRDE
    description: "Force generic payload read error\nWriting one to this bit forces
      a generic payload read error."
    bitOffset: 11
    bitWidth: 1
    access: write-only
  - name: FGPRXE
    description: "Force generic payload receive error\nWriting one to this bit forces
      a generic payload receive error."
    bitOffset: 12
    bitWidth: 1
    access: write-only
- name: DSI_VSCR
  displayName: DSI_VSCR
  description: DSI Host video shadow control register
  addressOffset: 256
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EN
    description: "Enable\nWhen set to 1, DSI Host LTDC interface receives the active
      configuration from the auxiliary registers.\nWhen this bit is set along with
      the UR bit, the auxiliary registers are automatically updated."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Register update is disabled.
      value: 0
    - name: B_0x1
      description: Register update is enabled.
      value: 1
  - name: UR
    description: "Update register\nWhen set to 1, the LTDC registers are copied to
      the auxiliary registers. After copying, this bit is auto cleared."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No update requested
      value: 0
    - name: B_0x1
      description: Register update requested
      value: 1
- name: DSI_LCVCIDR
  displayName: DSI_LCVCIDR
  description: DSI Host LTDC current VCID register
  addressOffset: 268
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VCID
    description: "Virtual channel ID\nThis field returns the virtual channel ID for
      the LTDC interface."
    bitOffset: 0
    bitWidth: 2
    access: read-write
- name: DSI_LCCCR
  displayName: DSI_LCCCR
  description: DSI Host LTDC current color coding register
  addressOffset: 272
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: COLC
    description: "Color coding\nThis field returns the current LTDC interface color
      coding.\nIf LTDC interface in command mode is chosen and currently works in
      the command mode (CMDM=1), then 0110-1111: 24-bit"
    bitOffset: 0
    bitWidth: 4
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: 16-bit configuration 1
      value: 0
    - name: B_0x1
      description: 16-bit configuration 2
      value: 1
    - name: B_0x2
      description: 16-bit configuration 3
      value: 2
    - name: B_0x3
      description: 18-bit configuration 1
      value: 3
    - name: B_0x4
      description: 18-bit configuration 2
      value: 4
    - name: B_0x5
      description: 24-bit
      value: 5
  - name: LPE
    description: "Loosely packed enable\nThis bit returns the current state of the
      loosely packed variant to 18-bit configurations."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Loosely packed variant disabled
      value: 0
    - name: B_0x1
      description: Loosely packed variant enabled
      value: 1
- name: DSI_LPMCCR
  displayName: DSI_LPMCCR
  description: DSI Host low-power mode current configuration register
  addressOffset: 280
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VLPSIZE
    description: "VACT largest packet size\nThis field returns the current size, in
      bytes, of the largest packet that can fit in a line during VACT regions, for
      the transmission of commands in low-power mode."
    bitOffset: 0
    bitWidth: 8
    access: read-only
  - name: LPSIZE
    description: "Largest packet size\nThis field is returns the current size, in
      bytes, of the largest packet that can fit in a line during VSA, VBP and VFP
      regions, for the transmission of commands in low-power mode."
    bitOffset: 16
    bitWidth: 8
    access: read-only
- name: DSI_VMCCR
  displayName: DSI_VMCCR
  description: DSI Host video mode current configuration register
  addressOffset: 312
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VMT
    description: "Video mode type\nThis field returns the current video mode transmission
      type:\n1x: Burst mode"
    bitOffset: 0
    bitWidth: 2
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Non-burst with sync pulses
      value: 0
    - name: B_0x1
      description: Non-burst with sync events
      value: 1
  - name: LPVSAE
    description: "Low-power vertical sync time enable\nThis bit returns the current
      state of return to low-power inside the vertical sync time (VSA) period when
      timing allows."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VSA is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VSA is enabled
      value: 1
  - name: LPVBPE
    description: "Low-power vertical back-porch enable\nThis bit returns the current
      state of return to low-power inside the vertical back-porch (VBP) period when
      timing allows."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VBP is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VBP is enabled.
      value: 1
  - name: LPVFPE
    description: "Low-power vertical front-porch enable\nThis bit returns the current
      state of return to low-power inside the vertical front-porch (VFP) period when
      timing allows."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VFP is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VFP is enabled.
      value: 1
  - name: LPVAE
    description: "Low-power vertical active enable\nThis bit returns the current state
      of return to low-power inside the vertical active (VACT) period when timing
      allows."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the VACT is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the VACT is enabled.
      value: 1
  - name: LPHBPE
    description: "Low-power horizontal back-porch enable\nThis bit returns the current
      state of return to low-power inside the horizontal back-porch (HBP) period when
      timing allows."
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the HBP period is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the HBP period is enabled.
      value: 1
  - name: LPHFE
    description: "Low-power horizontal front-porch enable\nThis bit returns the current
      state of return to low-power inside the horizontal front-porch (HFP) period
      when timing allows."
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Return to low-power inside the HFP period is disabled.
      value: 0
    - name: B_0x1
      description: Return to low-power inside the HFP period is enabled.
      value: 1
  - name: FBTAAE
    description: "Frame BTA acknowledge enable\nThis bit returns the current state
      of request for an acknowledge response at the end of a frame."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Acknowledge response at the end of a frame is disabled.
      value: 0
    - name: B_0x1
      description: Acknowledge response at the end of a frame is enabled.
      value: 1
  - name: LPCE
    description: "Low-power command enable\nThis bit returns the current command transmission
      state in low-power mode."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Command transmission in low-power mode is disabled.
      value: 0
    - name: B_0x1
      description: Command transmission in low-power mode is enabled.
      value: 1
- name: DSI_VPCCR
  displayName: DSI_VPCCR
  description: DSI Host video packet current configuration register
  addressOffset: 316
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VPSIZE
    description: "Video packet size\nThis field returns the number of pixels in a
      single video packet."
    bitOffset: 0
    bitWidth: 14
    access: read-only
- name: DSI_VCCCR
  displayName: DSI_VCCCR
  description: DSI Host video chunks current configuration register
  addressOffset: 320
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: NUMC
    description: "Number of chunks\nThis field returns the number of chunks being
      transmitted during a line period."
    bitOffset: 0
    bitWidth: 13
    access: read-only
- name: DSI_VNPCCR
  displayName: DSI_VNPCCR
  description: DSI Host video null packet current configuration register
  addressOffset: 324
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: NPSIZE
    description: "Null packet size\nThis field returns the number of bytes inside
      a null packet."
    bitOffset: 0
    bitWidth: 13
    access: read-only
- name: DSI_VHSACCR
  displayName: DSI_VHSACCR
  description: DSI Host video HSA current configuration register
  addressOffset: 328
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HSA
    description: "Horizontal synchronism active duration\nThis fields returns the
      horizontal synchronism active period in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 12
    access: read-only
- name: DSI_VHBPCCR
  displayName: DSI_VHBPCCR
  description: DSI Host video HBP current configuration register
  addressOffset: 332
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HBP
    description: "Horizontal back-porch duration\nThis field returns the horizontal
      back-porch period in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 12
    access: read-only
- name: DSI_VLCCR
  displayName: DSI_VLCCR
  description: DSI Host video line current configuration register
  addressOffset: 336
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HLINE
    description: "Horizontal line duration\nThis field returns the current total of
      the horizontal line period (HSA+HBP+HACT+HFP) counted in lane byte clock cycles."
    bitOffset: 0
    bitWidth: 15
    access: read-only
- name: DSI_VVSACCR
  displayName: DSI_VVSACCR
  description: DSI Host video VSA current configuration register
  addressOffset: 340
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VSA
    description: "Vertical synchronism active duration\nThis field returns the current
      vertical synchronism active period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 10
    access: read-only
- name: DSI_VVBPCCR
  displayName: DSI_VVBPCCR
  description: DSI Host video VBP current configuration register
  addressOffset: 344
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VBP
    description: "Vertical back-porch duration\nThis field returns the current vertical
      back-porch period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 10
    access: read-only
- name: DSI_VVFPCCR
  displayName: DSI_VVFPCCR
  description: DSI Host video VFP current configuration register
  addressOffset: 348
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VFP
    description: "Vertical front-porch duration\nThis field returns the current vertical
      front-porch period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 10
    access: read-only
- name: DSI_VVACCR
  displayName: DSI_VVACCR
  description: DSI Host video VA current configuration register
  addressOffset: 352
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: VA
    description: "Vertical active duration\nThis field returns the current vertical
      active period measured in number of horizontal lines."
    bitOffset: 0
    bitWidth: 14
    access: read-only
- name: DSI_WCFGR
  displayName: DSI_WCFGR
  description: DSI Wrapper configuration register
  addressOffset: 1024
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DSIM
    description: "DSI mode\nThis bit selects the mode for the video transmission.\n\
      This bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Video mode
      value: 0
    - name: B_0x1
      description: Adapted command mode
      value: 1
  - name: COLMUX
    description: "Color multiplexing\nThis bit selects the color multiplexing used
      by DSI Host.\nThis field must only be changed when DSI is stopped (DSI_WCR.DSIEN
      = 0 and DSI_CR.EN=0)."
    bitOffset: 1
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 16-bit configuration 1
      value: 0
    - name: B_0x1
      description: 16-bit configuration 2
      value: 1
    - name: B_0x2
      description: 16-bit configuration 3
      value: 2
    - name: B_0x3
      description: 18-bit configuration 1
      value: 3
    - name: B_0x4
      description: 18-bit configuration 2
      value: 4
    - name: B_0x5
      description: 24-bit
      value: 5
  - name: TESRC
    description: "TE source\nThis bit selects the tearing effect (TE) source.\nThis
      bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DSI Link
      value: 0
    - name: B_0x1
      description: External pin
      value: 1
  - name: TEPOL
    description: "TE polarity\nThis bit selects the polarity of the external pin tearing
      effect (TE) source.\nThis bit must only be changed when DSI Host is stopped
      (DSI_CR.EN = 0)."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: rising edge.
      value: 0
    - name: B_0x1
      description: falling edge.
      value: 1
  - name: AR
    description: "Automatic refresh \nThis bit selects the refresh mode in DBI mode.\n\
      This bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: automatic refresh mode disabled
      value: 0
    - name: B_0x1
      description: automatic refresh mode enabled
      value: 1
  - name: VSPOL
    description: "VSync polarity\nThis bit selects the VSync edge on which the LTDC
      is halted.\nThis bit must only be changed when DSI is stopped (DSI_WCR.DSIEN
      = 0 and DSI_CR.EN=0)."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LTDC halted on a falling edge
      value: 0
    - name: B_0x1
      description: LTDC halted on a rising edge
      value: 1
- name: DSI_WCR
  displayName: DSI_WCR
  description: DSI Wrapper control register
  addressOffset: 1028
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: COLM
    description: "Color mode\nThis bit controls the display color mode in video mode."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Full color mode
      value: 0
    - name: B_0x1
      description: Eight color mode
      value: 1
  - name: SHTDN
    description: "Shutdown\nThis bit controls the display shutdown in video mode."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: display ON
      value: 0
    - name: B_0x1
      description: display OFF
      value: 1
  - name: LTDCEN
    description: "LTDC enable\nThis bit enables the LTDC for a frame transfer in adapted
      command mode."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LTDC disabled
      value: 0
    - name: B_0x1
      description: LTDC enabled
      value: 1
  - name: DSIEN
    description: "DSI enable\nThis bit enables the DSI Wrapper."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DSI disabled
      value: 0
    - name: B_0x1
      description: DSI enabled
      value: 1
- name: DSI_WIER
  displayName: DSI_WIER
  description: DSI Wrapper interrupt enable register
  addressOffset: 1032
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TEIE
    description: "Tearing effect interrupt enable\nThis bit enables the tearing effect
      interrupt."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Tearing effect interrupt disabled
      value: 0
    - name: B_0x1
      description: Tearing effect interrupt enabled
      value: 1
  - name: ERIE
    description: "End of refresh interrupt enable\nThis bit enables the end of refresh
      interrupt."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: End of refresh interrupt disabled
      value: 0
    - name: B_0x1
      description: End of refresh interrupt enabled
      value: 1
  - name: PLLLIE
    description: "PLL lock interrupt enable\nThis bit enables the PLL lock interrupt."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL lock interrupt disabled
      value: 0
    - name: B_0x1
      description: PLL lock interrupt enabled
      value: 1
  - name: PLLUIE
    description: "PLL unlock interrupt enable\nThis bit enables the PLL unlock interrupt."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL unlock interrupt disabled
      value: 0
    - name: B_0x1
      description: PLL unlock interrupt enabled
      value: 1
  - name: RRIE
    description: "Regulator ready interrupt enable\nThis bit enables the regulator
      ready interrupt."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regulator ready interrupt disabled
      value: 0
    - name: B_0x1
      description: Regulator ready interrupt enabled
      value: 1
- name: DSI_WISR
  displayName: DSI_WISR
  description: DSI Wrapper interrupt and status register
  addressOffset: 1036
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TEIF
    description: "Tearing effect interrupt flag\nThis bit is set when a tearing effect
      event occurs."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No tearing effect event occurred
      value: 0
    - name: B_0x1
      description: Tearing effect event occurred
      value: 1
  - name: ERIF
    description: "End of refresh interrupt flag\nThis bit is set when the transfer
      of a frame in adapted command mode is finished."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No end of refresh event occurred
      value: 0
    - name: B_0x1
      description: End of refresh event occurred
      value: 1
  - name: BUSY
    description: "Busy flag\nThis bit is set when the transfer of a frame in adapted
      command mode is ongoing."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No transfer on going
      value: 0
    - name: B_0x1
      description: Transfer on going
      value: 1
  - name: PLLLS
    description: "PLL lock status\nThis bit is set when the PLL is locked and cleared
      when it is unlocked."
    bitOffset: 8
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: PLL is unlocked.
      value: 0
    - name: B_0x1
      description: PLL is locked.
      value: 1
  - name: PLLLIF
    description: "PLL lock interrupt flag\nThis bit is set when the PLL becomes locked."
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No PLL lock event occurred
      value: 0
    - name: B_0x1
      description: PLL lock event occurred
      value: 1
  - name: PLLUIF
    description: "PLL unlock interrupt flag\nThis bit is set when the PLL becomes
      unlocked."
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No PLL unlock event occurred
      value: 0
    - name: B_0x1
      description: PLL unlock event occurred
      value: 1
  - name: RRS
    description: "Regulator ready status\nThis bit gives the status of the regulator."
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Regulator is not ready.
      value: 0
    - name: B_0x1
      description: Regulator is ready.
      value: 1
  - name: RRIF
    description: "Regulator ready interrupt flag\nThis bit is set when the regulator
      becomes ready."
    bitOffset: 13
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No regulator ready event occurred
      value: 0
    - name: B_0x1
      description: Regulator ready event occurred
      value: 1
- name: DSI_WIFCR
  displayName: DSI_WIFCR
  description: DSI Wrapper interrupt flag clear register
  addressOffset: 1040
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CTEIF
    description: "Clear tearing effect interrupt flag\nWrite 1 clears the TEIF flag
      in the DSI_WSR register."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: CERIF
    description: "Clear end of refresh interrupt flag\nWrite 1 clears the ERIF flag
      in the DSI_WSR register."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: CPLLLIF
    description: "Clear PLL lock interrupt flag\nWrite 1 clears the PLLLIF flag in
      the DSI_WSR register."
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: CPLLUIF
    description: "Clear PLL unlock interrupt flag\nWrite 1 clears the PLLUIF flag
      in the DSI_WSR register."
    bitOffset: 10
    bitWidth: 1
    access: write-only
  - name: CRRIF
    description: "Clear regulator ready interrupt flag\nWrite 1 clears the RRIF flag
      in the DSI_WSR register."
    bitOffset: 13
    bitWidth: 1
    access: write-only
- name: DSI_WPCR0
  displayName: DSI_WPCR0
  description: DSI Wrapper PHY configuration register 0
  addressOffset: 1048
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UIX4
    description: "Unit interval multiplied by 4\nThis field defines the bit period
      in high-speed mode in unit of 0.25 ns.\nAs an example, if the unit interval
      is 3 ns, a value of twelve (0x0C) must be driven to this input. This value is
      used to generate delays. If the period is not a multiple of 0.25 ns, the value
      driven must be rounded down. For example, a 600 Mbit/s link uses a unit interval
      of 1.667 ns, which, multiplied by four gives 6.667 ns. In this case a value
      of 6 (not 7) must be driven onto the ui_x4 input."
    bitOffset: 0
    bitWidth: 6
    access: read-write
  - name: SWCL
    description: "Swap clock lane pins\nThis bit swaps the pins on clock lane."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular clock lane pin configuration
      value: 0
    - name: B_0x1
      description: Swapped clock lane pin
      value: 1
  - name: SWDL0
    description: "Swap data lane 0 pins\nThis bit swaps the pins on data lane 0."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular clock lane pin configuration
      value: 0
    - name: B_0x1
      description: Swapped clock lane pin
      value: 1
  - name: SWDL1
    description: "Swap data lane 1 pins\nThis bit swaps the pins on clock lane."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular clock lane pin configuration
      value: 0
    - name: B_0x1
      description: Swapped clock lane pin
      value: 1
  - name: HSICL
    description: "Invert high-speed data signal on clock lane\nThis bit inverts the
      high-speed data signal on clock lane."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Normal data configuration
      value: 0
    - name: B_0x1
      description: Inverted data configuration
      value: 1
  - name: HSIDL0
    description: "Invert the high-speed data signal on data lane 0\nThis bit inverts
      the high-speed data signal on clock lane."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Normal data signal configuration
      value: 0
    - name: B_0x1
      description: Inverted data signal configuration
      value: 1
  - name: HSIDL1
    description: "Invert the high-speed data signal on data lane 1\nThis bit inverts
      the high-speed data signal on data lane 1."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Normal data signal configuration
      value: 0
    - name: B_0x1
      description: Inverted data signal configuration
      value: 1
  - name: FTXSMCL
    description: "Force in TX Stop mode the clock lane\nThis bit forces the clock
      lane in TX stop mode. It is used to initialize a lane module in transmit mode.
      It causes the lane module to immediately jump to transmit control mode and to
      begin transmitting a stop state (LP-11). It can be used to go back in TX mode
      after a wrong BTA sequence."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Force the clock lane in TX Stop mode
      value: 1
  - name: FTXSMDL
    description: "Force in TX Stop mode the data lanes\nThis bit forces the data lanes
      in TX stop mode. It is used to initialize a lane module in transmit mode. It
      causes the lane module to immediately jump to transmit control mode and to begin
      transmitting a stop state (LP-11). It can be used to go back in TX mode after
      a wrong BTA sequence."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Force the data lanes in TX Stop mode
      value: 1
  - name: CDOFFDL
    description: "Contention detection OFF on data lanes\nWhen only forward escape
      mode is used, this signal can be made high to switch off the contention detector
      and reduce static power consumption."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Contention detection on data lane ON
      value: 0
    - name: B_0x1
      description: Contention detection on data lane OFF
      value: 1
  - name: TDDL
    description: "Turn disable data lanes\nThis bit forces the data lane to remain
      in RX event if it receives a bus-turn-around request from the other side."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Force data lanes in RX mode after a BTA
      value: 1
  - name: PDEN
    description: "Pull-down enable\nThis bit enables a pull-down on the lane to prevent
      from floating states when unused."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Pull-down on lanes disabled
      value: 0
    - name: B_0x1
      description: Pull-down on lanes enabled
      value: 1
  - name: TCLKPREPEN
    description: "Custom time for t<sub>CLK-PREPARE</sub> enable\nThis bit enables
      the manual programming of t<sub>CLK-PREPARE </sub>duration in the D-PHY. The
      desired value must be programmed in the TLKCPREP field of the DSI_WPCR2 register."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>CLK-PREPARE</sub>
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>CLK-PREPARE</sub>
      value: 1
  - name: TCLKZEROEN
    description: "Custom time for t<sub>CLK-ZERO</sub> enable\nThis bit enables the
      manual programming of t<sub>CLK-ZERO </sub>duration in the D-PHY. The desired
      value must be programmed in the TCLKZERO field of the DSI_WPCR2 register."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>CLK-ZERO</sub>.
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>CLK-ZERO</sub>.
      value: 1
  - name: THSPREPEN
    description: "Custom time for t<sub>HS-PREPARE</sub> enable\nThis bit enables
      the manual programming of t<sub>HS-PREPARE </sub>duration in the D-PHY. The
      desired value must be programmed in the THSPREP field of the DSI_WPCR2 register."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>HS-PREPARE</sub>.
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>HS-PREPARE</sub>.
      value: 1
  - name: THSTRAILEN
    description: "Custom time for t<sub>HS-TRAIL</sub> enable\nThis bit enables the
      manual programming of T<sub>HS-TRAIL </sub>duration in the D-PHY. The desired
      value must be programmed in the THSRAIL field of the DSI_WPCR2 register."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for T<sub>HS-TRAIL</sub>.
      value: 0
    - name: B_0x1
      description: Programmable value is used for T<sub>HS-TRAIL</sub>.
      value: 1
  - name: THSZEROEN
    description: "Custom time for t<sub>HS-ZERO</sub> enable\nThis bit enables the
      manual programming of t<sub>HS-ZERO </sub>duration in the D-PHY. The desired
      value must be programmed in the THSZERO field of the DSI_WPCR3 register."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>HS-ZERO</sub>.
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>HS-ZERO</sub>.
      value: 1
  - name: TLPXDEN
    description: "Custom time for t<sub>LPX</sub> for data lanes enable\nThis bit
      enables the manual programming of T<sub>LPX </sub>duration for the data lanes
      in the D-PHY. The desired value must be programmed in the TLPXD field of the
      DSI_WPCR3 register."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for T<sub>LPX</sub> for the data lanes.
      value: 0
    - name: B_0x1
      description: Programmable value is used for T<sub>LPX</sub> for the data 
        lanes.
      value: 1
  - name: THSEXITEN
    description: "Custom time for t<sub>HS-EXIT</sub> enable\nThis bit enables the
      manual programming of t<sub>HS-EXIT </sub>duration in the D-PHY. The desired
      value must be programmed in the THSEXIT field of the DSI_WPCR3 register."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>HS-EXIT</sub>.
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>HS-EXIT</sub>.
      value: 1
  - name: TLPXCEN
    description: "Custom time for t<sub>LPX</sub> for clock lane enable\nThis bit
      enables the manual programming of t<sub>LPX</sub> duration for the clock lane
      in the D-PHY. The desired value must be programmed in the TLPXC field of the
      DSI_WPCR3 register."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>LPX</sub> for the clock lane.
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>LPX</sub> for the clock 
        lane.
      value: 1
  - name: TCLKPOSTEN
    description: "Custom time for t<sub>CLK-POST</sub> enable\nThis bit enables the
      manual programming of t<sub>CLK-POST </sub>duration in the D-PHY. The desired
      value must be programmed in the TCLKPOST field of the DSI_WPCR4 register."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Default value is used for t<sub>CLKPOST</sub>.
      value: 0
    - name: B_0x1
      description: Programmable value is used for t<sub>CLKPOST</sub>.
      value: 1
- name: DSI_WPCR1
  displayName: DSI_WPCR1
  description: DSI Wrapper PHY configuration register 1
  addressOffset: 1052
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: HSTXDCL
    description: "High-speed transmission delay on clock lane\nDelay tuner control
      to change delay (up to DP/DN) in clock path. Can be used to change clock edge
      position with respect to data bit transitions on DP/DN.\nDefault value = 00."
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: HSTXDDL
    description: "High-speed transmission delay on data lanes\nDelay tuner control
      to change delay (up to DP/DN) in data path. Can be used to change data edge
      transition positions with respect to clock edge on DP/DN.\nDefault value = 00."
    bitOffset: 2
    bitWidth: 2
    access: read-write
  - name: LPSRCCL
    description: "Low-power transmission slew-rate compensation on clock lane\nCan
      be used to change slew-rate of clock lane LP transitions.\nDefault value = 00."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: LPSRCDL
    description: "Low-power transmission slew-rate compensation on data lanes\nCan
      be used to change slew-rate of data lane LP transitions.\nDefault value = 00."
    bitOffset: 8
    bitWidth: 2
    access: read-write
  - name: SDDC
    description: "SDD control\nThis bit switches on the additional current path to
      meet the SDDTx parameter defined by MIPI<sup></sup> D-PHY Specification on both
      clock and data lanes."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Activate additional current path on all lanes
      value: 1
  - name: HSTXSRCCL
    description: "High-speed transmission slew-rate control on clock lane\nSlew-rate
      control for high-speed transmitter output. It can be used to change slew-rate
      of clock lane HS transitions.\nDefault value = 00."
    bitOffset: 16
    bitWidth: 2
    access: read-write
  - name: HSTXSRCDL
    description: "High-speed transmission slew-rate control on data lanes\nSlew-rate
      control for high-speed transmitter output. It can be used to change slew-rate
      of data lane HS transitions.\nDefault value = 00."
    bitOffset: 18
    bitWidth: 2
    access: read-write
  - name: FLPRXLPM
    description: "Forces LP receiver in low-power mode\nThis bit enables the low-power
      mode of LP receiver (LPRX). When set, the LPRX\noperates in low-power mode all
      the time (when this is not activated, LPRX operates in low power mode during
      ULPS only)."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: LPRX is forced in low-power mode.
      value: 1
  - name: LPRXFT
    description: "Low-power RX low-pass filtering tuning\nThis signal can be used
      to tune the cutoff frequency of low-pass filter at the input of LPRX."
    bitOffset: 25
    bitWidth: 2
    access: read-write
- name: DSI_WPCR2
  displayName: DSI_WPCR2
  description: DSI Wrapper PHY configuration register 2
  addressOffset: 1056
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCLKPREP
    description: "t<sub>CLK-PREPARE</sub>\nThis field defines the t<sub>CLK-PREPARE</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the TCLKPREPEN bit of the DSI_WPCR0 is set.\nTCLKPREP = 2
      x t<sub>CLK-PREPARE</sub> expressed in ns.The default value used by the D-PHY
      when TCLKPREPEN bit of the DSI_WPCR0 is reset is 120 (60ns + 20*UI)."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: TCLKZERO
    description: "t<sub>CLK-ZERO</sub>\nThis field defines the t<sub>CLK-ZERO</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the TCLKZEROEN bit of the DSI_WPCR0 is set.\nTCLKZERO = t<sub>CLK-ZERO</sub>
      / 2 expressed in ns.The default value used by the D-PHY when TCLKZEROEN bit
      of the DSI_WPCR0 is reset is 195 (390ns)."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: THSPREP
    description: "t<sub>HS-PREPARE</sub>\nThis field defines the t<sub>HS-PREPARE</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the THSPREPEN bit of the DSI_WPCR0 is set.\nTHSPREP = 2 x
      t<sub>HS-PREPARE</sub> expressed in ns.The default value used by the D-PHY when
      THSPREPEN bit of the DSI_WPCR0 is reset is 126 (63ns + 12*UI)."
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: THSTRAIL
    description: "t<sub>HSTRAIL</sub>\nThis field defines the t<sub>HS-TRAIL</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the THSTRAILEN bit of the DSI_WPCR0 is set.\nTHSTRAIL = 2
      x t<sub>HS-TRAIL</sub> expressed in ns.The default value used by the D-PHY when
      THSTRAILEN bit of the DSI_WPCR0 is reset is 140 (70ns+8*UI)."
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: DSI_WPCR3
  displayName: DSI_WPCR3
  description: DSI Wrapper PHY configuration register 3
  addressOffset: 1060
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: THSZERO
    description: "t<sub>HS-ZERO</sub>\nThis field defines the t<sub>HS-ZERO</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the THSZEROEN bit of the DSI_WPCR1 is set.\nTHSZERO = t<sub>HS-ZERO</sub>
      expressed in ns.The default value used by the D-PHY when THSZEROEN bit of the
      DSI_WPCR1 is reset is 175, (175ns)."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: TLPXD
    description: "t<sub>LPX</sub> for data lanes\nThis field defines the t<sub>LPX</sub>
      has specified in the MIPI<sup></sup> D-PHY specification for the data lanes.
      This value is used by the D-PHY when the TLPXDEN bit of the DSI_WPCR1 is set.\n\
      TLPXD = 2 x t<sub>LPX</sub> expressed in ns.The default value used by the D-PHY
      when TLPXDEN bit of the DSI_WPCR1 is reset is 100 (50ns)."
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: THSEXIT
    description: "t<sub>HSEXIT</sub>\nThis field defines the t<sub>HS-EXHigh-SpeedIT</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the THSEXITEN bit of the DSI_WPCR1 is set.\nTHSEXIT = t<sub>HS-ZERO</sub>
      expressed in ns.The default value used by the D-PHY when THSEXITEN bit of the
      DSI_WPCR1 is reset is 100 (100ns)."
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: TLPXC
    description: "t<sub>LPXC</sub> for clock lane\nThis field defines the t<sub>LPX</sub>
      has specified in the MIPI<sup></sup> D-PHY specification for the clock lane.
      This value is used by the D-PHY when the TLPXCEN bit of the DSI_WPCR1 is set.\n\
      TLPXC = 2 x t<sub>LPX</sub> expressed in ns.The default value used by the D-PHY
      when TLPXCEN bit of the DSI_WPCR1 is reset is 100 (50ns)."
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: DSI_WPCR4
  displayName: DSI_WPCR4
  description: DSI Wrapper PHY configuration register 4
  addressOffset: 1064
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TCLKPOST
    description: "t<sub>CLK-POST</sub>\nThis field defines the t<sub>CLK-POST</sub>
      has specified in the MIPI<sup></sup> D-PHY specification. This value is used
      by the D-PHY when the TCLKPOSTEN bit of the DSI_WPCR0 is set.\nTCLKPOST = 2
      x t<sub>CLK-POST</sub> expressed in ns.The default value used by the D-PHY when
      TCLKPOSTEN bit of the DSI_WPCR0 is reset is 200 (100ns + 120*UI)."
    bitOffset: 0
    bitWidth: 8
    access: read-write
- name: DSI_WRPCR
  displayName: DSI_WRPCR
  description: DSI Wrapper regulator and PLL control register
  addressOffset: 1072
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PLLEN
    description: "PLL enable\nThis bit enables the D-PHY PLL."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL disabled
      value: 0
    - name: B_0x1
      description: PLL enabled
      value: 1
  - name: NDIV
    description: "PLL loop division factor\nThis field configures the PLL loop division
      factor.\n10 to 125: Allowed loop division factor values\nOthers: Reserved"
    bitOffset: 2
    bitWidth: 7
    access: read-write
  - name: IDF
    description: "PLL input division factor\nThis field configures the PLL input division
      factor."
    bitOffset: 11
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL input divided by 1
      value: 0
    - name: B_0x1
      description: PLL input divided by 1
      value: 1
    - name: B_0x2
      description: PLL input divided by 2
      value: 2
    - name: B_0x3
      description: PLL input divided by 3
      value: 3
    - name: B_0x4
      description: PLL input divided by 4
      value: 4
    - name: B_0x5
      description: PLL input divided by 5
      value: 5
    - name: B_0x6
      description: PLL input divided by 6
      value: 6
    - name: B_0x7
      description: PLL input divided by 7
      value: 7
  - name: ODF
    description: "PLL output division factor\nThis field configures the PLL output
      division factor."
    bitOffset: 16
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PLL output divided by 1
      value: 0
    - name: B_0x1
      description: PLL output divided by 2
      value: 1
    - name: B_0x2
      description: PLL output divided by 4
      value: 2
    - name: B_0x3
      description: PLL output divided by 8
      value: 3
  - name: REGEN
    description: "Regulator enable\nThis bit enables the DPHY regulator."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: regulator disabled
      value: 0
    - name: B_0x1
      description: regulator enabled
      value: 1
addressBlocks:
- offset: 0
  size: 2048
  usage: registers
