$date
	Sat Oct 22 18:58:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1044697
b10000 !
1"
#1044698
b10000 &
b10000 %
1$
#1044699
0"
#1044702
b1000 &
b1000 %
#1044706
b100 &
b100 %
#1044710
b10 &
b10 %
#1044714
b1 &
b1 %
1#
#1044718
b0 &
0#
b0 %
0$
#2073457
b10 !
1"
#2073458
b10 &
b10 %
1$
#2073459
0"
#2073462
b1 &
1#
b1 %
#2073466
b0 &
b0 %
0#
0$
#3087447
b100 !
1"
#3087450
b100 &
b100 %
1$
#3087451
0"
#3087454
b10 &
b10 %
#3087458
b1 &
b1 %
1#
#3087462
b0 &
0#
b0 %
0$
#4500012
