
---------- Begin Simulation Statistics ----------
final_tick                               133782813796000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795572                       # Number of bytes of host memory used
host_op_rate                                   109190                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.97                       # Real time elapsed on the host
host_tick_rate                               17219737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      17794903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002806                       # Number of seconds simulated
sim_ticks                                  2806323500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      1                       # Number of float alu accesses
system.cpu.num_fp_insts                             1                       # number of float instructions
system.cpu.num_fp_register_reads                    1                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     65.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       1      5.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       625241                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        30871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       876583                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       488957                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       625241                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       136284                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          993965                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           58237                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4663317                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3460345                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30873                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             915063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1504503                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2960924                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17794883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5227657                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.403988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.297136                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1374605     26.29%     26.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1126851     21.56%     47.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       247854      4.74%     52.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       322191      6.16%     58.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       318411      6.09%     64.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175157      3.35%     68.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        86297      1.65%     69.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71788      1.37%     71.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1504503     28.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5227657                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8792734                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        56948                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10970465                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2258934                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1643      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9447535     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       796801      4.48%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1377836      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       399696      2.25%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1425744      8.01%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       685988      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        56948      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       658816      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       860976      4.84%     88.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       512637      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1397958      7.86%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       172305      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17794883                       # Class of committed instruction
system.switch_cpus.commit.refs                2943876                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17794883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.561263                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.561263                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1362522                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21040911                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1119441                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2780430                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          30881                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        315945                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2481946                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    75                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              689481                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              993965                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1391926                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4163460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9427                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12043755                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           61762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177094                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1414875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       547194                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.145832                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5609230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.801856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.608085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2274669     40.55%     40.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           201872      3.60%     44.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             8024      0.14%     44.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           388082      6.92%     51.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           298938      5.33%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           130350      2.32%     58.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            50853      0.91%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           260835      4.65%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1995607     35.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5609230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          15787881                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8940858                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        30993                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           919617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.425097                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3164318                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             689481                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          906256                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2650151                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       692181                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20755907                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2474837                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38869                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19223791                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          30881                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5783                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        59109                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       391207                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7239                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24861545                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19205279                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593788                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14762495                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.421799                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19215579                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16502344                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8321616                       # number of integer regfile writes
system.switch_cpus.ipc                       1.781697                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.781697                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2015      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10124770     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1018732      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1562222      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       454824      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1459809      7.58%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       713912      3.71%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        56948      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       702653      3.65%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       868800      4.51%     88.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       516270      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1607943      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       173766      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19262664                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746671                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19490922                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9702664                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12800861                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000200                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1169     30.42%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            969     25.21%     55.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     55.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     55.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1450     37.73%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           19      0.49%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult          235      6.12%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9517821                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     24648006                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9502615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10915979                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20755907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19262664                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2960924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          531                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3964979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5609230                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.434101                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.544014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1207003     21.52%     21.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       339118      6.05%     27.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       579882     10.34%     37.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       686866     12.25%     50.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       763482     13.61%     63.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       735981     13.12%     76.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       541629      9.66%     86.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       322575      5.75%     92.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       432694      7.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5609230                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.432023                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1391928                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       114117                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2650151                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       692181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6334298                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5612626                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          950346                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19223235                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         339479                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1250559                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents          1058                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47601097                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20903954                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22737286                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2964798                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           3957                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          30881                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        412635                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3513934                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18094003                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17965926                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1193304                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             24478961                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41893296                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2163                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1157                       # Transaction distribution
system.membus.trans_dist::CleanEvict              388                       # Transaction distribution
system.membus.trans_dist::ReadExReq                96                       # Transaction distribution
system.membus.trans_dist::ReadExResp               96                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       354944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       354944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  354944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4389                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11650500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23301500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2806323500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4092                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2905                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4511                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       484416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 488192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3387                       # Total snoops (count)
system.tol2bus.snoopTraffic                     74048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.267698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.442787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5917     73.23%     73.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2163     26.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8080                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7084000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6948000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          304                       # number of demand (read+write) hits
system.l2.demand_hits::total                      304                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          304                       # number of overall hits
system.l2.overall_hits::total                     304                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4328                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4389                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4328                       # number of overall misses
system.l2.overall_misses::total                  4389                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    333025500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        337569000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4543500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    333025500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       337569000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         4632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.934370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935223                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.934370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935223                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81133.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76946.742144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76912.508544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81133.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76946.742144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76912.508544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1157                       # number of writebacks
system.l2.writebacks::total                      1157                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4384                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    289745500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    293729000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    289745500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    293729000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.934370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.934370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71133.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66946.742144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67000.228102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71133.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66946.742144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67000.228102                       # average overall mshr miss latency
system.l2.replacements                           3387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2935                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2935                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2935                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2935                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          321                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           321                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           95                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  96                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      9526500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9526500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.778689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.780488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100278.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99234.375000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      8576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8576500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.778689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90278.947368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90278.947368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81133.928571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77008.474576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71133.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71133.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    323499000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    323499000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.938581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.938595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76423.104181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76405.054322                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    281169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    281169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.938581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.938373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66423.104181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66423.104181                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1572.697829                       # Cycle average of tags in use
system.l2.tags.total_refs                        4449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3387                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.313552                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133780007473000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     189.177248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.939453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.051288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.930172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1367.599668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.092372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.006802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.667773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.767919                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          899                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     22041                       # Number of tag accesses
system.l2.tags.data_accesses                    22041                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       276992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             280896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        74048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           74048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             68417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             45611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1277116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     98702805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100093949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        68417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1277116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1345533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26386124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26386124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26386124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            68417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            45611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1277116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     98702805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126480073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002238324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           63                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           63                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1072                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4384                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1157                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4384                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1157                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              113                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31480000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               113680000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7180.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25930.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3343                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     940                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4384                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1157                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    286.209246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.024155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.203526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          612     49.64%     49.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          128     10.38%     60.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58      4.70%     64.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      4.06%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           78      6.33%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          251     20.36%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      1.14%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.05%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1233                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           63                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.492063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.122813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.588250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            59     93.65%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      4.76%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      1.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            63                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           63                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.015873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.015454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.125988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62     98.41%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            63                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 280576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   72640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  280576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                74048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2805698000                       # Total gap between requests
system.mem_ctrls.avgGap                     506352.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       276992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        72640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1277115.770865333267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 98702804.576877892017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25884399.998788449913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1157                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1685000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    111995000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  47203632000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30089.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25876.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40798299.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5297880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2808300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17921400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3935880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        914012100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        307906080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1473152040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.940207                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    791999500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1920713500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3527160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1870935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13380360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1988820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        819439410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        387546720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1449023805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.342398                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    999924250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1712788750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2806313000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1391863                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1391863                       # number of overall hits
system.cpu.icache.overall_hits::total         1391870                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5286000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5286000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5286000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5286000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1391926                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1391926                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83904.761905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83904.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80090.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4627500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4627500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82633.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82633.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82633.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82633.928571                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1391863                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391870                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5286000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5286000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1391926                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83904.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82633.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82633.928571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2783931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2783931                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3102708                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3102712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3102708                       # number of overall hits
system.cpu.dcache.overall_hits::total         3102712                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         5069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5071                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5069                       # number of overall misses
system.cpu.dcache.overall_misses::total          5071                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    375466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    375466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    375466000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    375466000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3107777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3107783                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3107777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3107783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74071.019925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74041.806350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74071.019925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74041.806350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2935                       # number of writebacks
system.cpu.dcache.writebacks::total              2935                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          437                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4632                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4632                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4632                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    343670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    343670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    343670000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    343670000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001490                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001490                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001490                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001490                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74194.732297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74194.732297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74194.732297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74194.732297                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2417888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2417888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    365274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    365274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2422835                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2422836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73837.477259                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73822.554568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    333600000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    333600000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73968.957871                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73968.957871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       684820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         684824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     10192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10192000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       684942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83540.983607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82861.788618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10070000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10070000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82540.983607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82540.983607                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133782813796000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.019492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              956490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.955679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.019466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6220200                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6220200                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133791200036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796092                       # Number of bytes of host memory used
host_op_rate                                   143525                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   495.94                       # Real time elapsed on the host
host_tick_rate                               16909790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      71179863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008386                       # Number of seconds simulated
sim_ticks                                  8386240000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2002945                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        93786                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2636072                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1480645                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2002945                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       522300                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2990096                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          176067                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13991054                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10374700                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        93786                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2747871                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4508174                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8996180                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53384960                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15608187                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.420318                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.295690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4036806     25.86%     25.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3396426     21.76%     47.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       742424      4.76%     52.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       965207      6.18%     58.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       956446      6.13%     64.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       518861      3.32%     68.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       264317      1.69%     69.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219526      1.41%     71.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4508174     28.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15608187                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           26377100                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       170881                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32910805                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               6776024                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4928      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     28341328     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2389727      4.48%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4132954      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1198299      2.24%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4280260      8.02%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      2057635      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       170881      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1977874      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2583474      4.84%     88.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1538026      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      4192550      7.85%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       517024      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53384960                       # Class of committed instruction
system.switch_cpus.commit.refs                8831074                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53384960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.559083                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.559083                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3988375                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       63247733                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3372454                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8380147                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          93813                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        932911                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7454075                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   183                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2068408                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2990096                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4188999                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12417796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               36196939                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          187626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.178274                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4256091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1656712                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.158115                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16767700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.822782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.606955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6742987     40.21%     40.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           611346      3.65%     43.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23372      0.14%     44.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1164639      6.95%     50.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           896526      5.35%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           391150      2.33%     58.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           153323      0.91%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           789392      4.71%     64.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5994965     35.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16767700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          47401089                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         26847856                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        93844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2761042                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.441642                       # Inst execution rate
system.switch_cpus.iew.exec_refs              9501119                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2068408                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2713147                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7971785                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2076287                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     62381130                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7432711                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       116202                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57724876                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14066                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93813                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16977                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       177029                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1195764                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21237                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74651321                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              57667379                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593865                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          44332787                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.438214                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               57700262                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49538266                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24991532                       # number of integer regfile writes
system.switch_cpus.ipc                       1.788644                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.788644                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5534      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30400820     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3062192      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4691275      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1364578      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4386439      7.58%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2141724      3.70%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       170881      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      2107763      3.64%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2612931      4.52%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1548561      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      4826959      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       521425      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57841082                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        29265641                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     58523244                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29132745                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38508374                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               12124                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000210                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3386     27.93%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           2916     24.05%     51.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          4372     36.06%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           18      0.15%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1432     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28582031                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     73940780                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28534634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     32868963                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           62381130                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57841082                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8996180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2040                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12082627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16767700                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.449554                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.539992                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3556120     21.21%     21.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1012897      6.04%     27.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1742553     10.39%     37.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2057203     12.27%     49.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2279116     13.59%     63.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2228058     13.29%     76.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1627940      9.71%     86.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       963428      5.75%     92.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1300385      7.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16767700                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.448571                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4188999                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       342313                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7971785                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2076287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        19025141                       # number of misc regfile reads
system.switch_cpus.numCycles                 16772480                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2781546                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57660904                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         999748                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3760045                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           807                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143098275                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62832806                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68332319                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8924447                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           8232                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          93813                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1207849                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10671437                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     54376175                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54019080                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3515378                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             73481153                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           125921781                       # The number of ROB writes
system.switch_cpus.timesIdled                      36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7722                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11020                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1074                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11797                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1477760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1477760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1477760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12070                       # Request fanout histogram
system.membus.reqLayer2.occupancy            71251500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           64273500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8386240000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1511424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1514240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18787                       # Total snoops (count)
system.tol2bus.snoopTraffic                    705280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.246355                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430895                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23623     75.36%     75.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7722     24.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23638000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          488                       # number of demand (read+write) hits
system.l2.demand_hits::total                      488                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          488                       # number of overall hits
system.l2.overall_hits::total                     488                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12070                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12026                       # number of overall misses
system.l2.overall_misses::total                 12070                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3409500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    927490000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        930899500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3409500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    927490000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       930899500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12558                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12558                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.961004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.961140                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.961004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.961140                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77488.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77123.731914                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77125.062138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77488.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77123.731914                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77125.062138                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11020                       # number of writebacks
system.l2.writebacks::total                     11020                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    807230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    810199500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    807230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    810199500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.961004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.961140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.961004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.961140                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67488.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67123.731914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67125.062138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67488.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67123.731914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67125.062138                       # average overall mshr miss latency
system.l2.replacements                          18787                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11102                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11102                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11102                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11102                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1029                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1029                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    96                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     25432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.739837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.739837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93157.509158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93157.509158                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     22702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.739837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.739837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83157.509158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83157.509158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3409500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3409500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77488.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77488.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2969500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2969500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67488.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67488.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        11753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11753                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    902058000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    902058000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        12145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.967723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76751.297541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76751.297541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        11753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11753                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    784528000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    784528000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.967723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66751.297541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66751.297541                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                       27576                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     20835                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.323542                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     576.015449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.675925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1471.308625                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.281258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.718412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          684                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     68931                       # Number of tag accesses
system.l2.tags.data_accesses                    68931                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8386240000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       769664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             772480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       705280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          705280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        12026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        11020                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11020                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       335788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     91777006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92112794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       335788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           335788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       84099668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             84099668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       84099668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       335788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     91777006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176212462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200142500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11020                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              780                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     88123250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   60350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               314435750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7301.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26051.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8786                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11020                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.418692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.524080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.333560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2530     47.67%     47.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          740     13.94%     61.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          383      7.22%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          317      5.97%     74.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          350      6.60%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          527      9.93%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          109      2.05%     93.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          157      2.96%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194      3.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.811166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.712594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.499157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             37      6.08%      6.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            24      3.94%     10.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           420     68.97%     78.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            71     11.66%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             7      1.15%     91.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             7      1.15%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             7      1.15%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             7      1.15%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             4      0.66%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      1.15%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.66%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             6      0.99%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.33%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.16%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.49%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.090312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.087534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.319418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.33%      0.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              548     89.98%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      9.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 772480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  705088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  772480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               705280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        92.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8386761000                       # Total gap between requests
system.mem_ctrls.avgGap                     363220.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       769664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       705088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 335788.148204678146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 91777006.143396809697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84076773.381157711148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        12026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        11020                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1170250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    313265500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 196570672750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26596.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26049.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17837629.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             20941620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             11138325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            44060940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28569060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     661967280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2772127740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        885892800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4424697765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.614016                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2275817500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    280020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5830402500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16936080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9001740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42118860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28939680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     661967280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2562416760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1062491520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4383871920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.745822                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2737228750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    280020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5368991250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11192553000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      5580817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5580824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5580817                       # number of overall hits
system.cpu.icache.overall_hits::total         5580824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8851500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8851500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8851500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8851500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      5580925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5580935                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5580925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5580935                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81958.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79743.243243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81958.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79743.243243                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8104000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8104000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        81040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        81040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81040                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5580817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5580824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8851500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5580925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5580935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81958.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79743.243243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8104000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8104000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        81040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5580927                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54183.757282                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006314                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11161973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11161973                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12421787                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12421791                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12421787                       # number of overall hits
system.cpu.dcache.overall_hits::total        12421791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18088                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18086                       # number of overall misses
system.cpu.dcache.overall_misses::total         18088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1367770000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1367770000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1367770000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1367770000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12439873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12439879                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     12439873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12439879                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75625.898485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75617.536488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75625.898485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75617.536488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14037                       # number of writebacks
system.cpu.dcache.writebacks::total             14037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          940                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17146                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1296054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1296054500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1296054500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1296054500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001378                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75589.321124                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75589.321124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75589.321124                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75589.321124                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9682286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9682286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1329985500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1329985500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9699881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9699882                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001814                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75588.832055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75584.536258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          940                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        16655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1258761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75578.564995                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75578.564995                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2739501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2739505                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     37784500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37784500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2739992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2739997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000179                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76954.175153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76797.764228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     37293500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37293500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75954.175153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75954.175153                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133791200036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.083677                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12438939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            725.387159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.083588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24896906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24896906                       # Number of data accesses

---------- End Simulation Statistics   ----------
