#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jul 13 18:50:09 2025
# Process ID: 225453
# Current directory: /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1
# Command line: vivado -log dbfs_converter_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbfs_converter_0.tcl
# Log file: /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/dbfs_converter_0.vds
# Journal file: /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/vivado.jou
# Running On: nisitha-laptop, OS: Linux, CPU Frequency: 1800.158 MHz, CPU Physical cores: 4, Host memory: 16471 MB
#-----------------------------------------------------------
source dbfs_converter_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1340.734 ; gain = 35.836 ; free physical = 389 ; free virtual = 5723
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/ip_repo/axis_fir_lpf_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/ip_repo/dbfs_converter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dbfs_converter_0
Command: synth_design -top dbfs_converter_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 225601
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2158.316 ; gain = 416.652 ; free physical = 155 ; free virtual = 4601
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_0' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/synth/dbfs_converter_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_log10_48_24_s' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R.dat' is read successfully [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb.dat' is read successfully [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud.v:7]
INFO: [Synth 8-3876] $readmem data file './dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud.dat' is read successfully [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe.v:7]
INFO: [Synth 8-3876] $readmem data file './dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe.dat' is read successfully [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe.v:7]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_mul_6s_43ns_47_3_1' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_6s_43ns_47_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_mul_6s_43ns_47_3_1' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_6s_43ns_47_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_mul_30ns_6ns_36_2_1' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_30ns_6ns_36_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_mul_30ns_6ns_36_2_1' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_30ns_6ns_36_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_mul_37s_43ns_79_3_1' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_37s_43ns_79_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_mul_37s_43ns_79_3_1' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_37s_43ns_79_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_mul_58s_6ns_58_5_1' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_58s_6ns_58_5_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_mul_58s_6ns_58_5_1' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_58s_6ns_58_5_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_mul_38ns_4ns_42_2_1' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_38ns_4ns_42_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_mul_38ns_4ns_42_2_1' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_38ns_4ns_42_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'dbfs_converter_mul_14ns_14ns_28_1_1' [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_14ns_14ns_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_mul_14ns_14ns_28_1_1' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_14ns_14ns_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_log10_48_24_s' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dbfs_converter_0' (0#1) [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/synth/dbfs_converter_0.v:53]
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_mul_38ns_4ns_42_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_mul_58s_6ns_58_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_mul_37s_43ns_79_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_mul_30ns_6ns_36_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_mul_6s_43ns_47_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2249.285 ; gain = 507.621 ; free physical = 213 ; free virtual = 4475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.098 ; gain = 525.434 ; free physical = 214 ; free virtual = 4473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.098 ; gain = 525.434 ; free physical = 214 ; free virtual = 4473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2267.098 ; gain = 0.000 ; free physical = 215 ; free virtual = 4474
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/constraints/dbfs_converter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/constraints/dbfs_converter_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2406.848 ; gain = 0.000 ; free physical = 161 ; free virtual = 4427
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2406.883 ; gain = 0.000 ; free physical = 157 ; free virtual = 4426
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 277 ; free virtual = 4492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 277 ; free virtual = 4492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 277 ; free virtual = 4492
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'x_val_read_reg_2435_reg' and it is trimmed from '26' to '25' bits. [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_log10_48_24_s.v:1291]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 283 ; free virtual = 4505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   84 Bit       Adders := 1     
	   4 Input   43 Bit       Adders := 1     
	   3 Input   41 Bit       Adders := 1     
	   4 Input   39 Bit       Adders := 1     
	   3 Input   37 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               79 Bit    Registers := 2     
	               58 Bit    Registers := 7     
	               57 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               38 Bit    Registers := 3     
	               37 Bit    Registers := 17    
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 21    
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 26    
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 71    
+---Multipliers : 
	              37x44  Multipliers := 1     
	               7x58  Multipliers := 1     
	               6x44  Multipliers := 1     
	               5x39  Multipliers := 1     
	               7x31  Multipliers := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   58 Bit        Muxes := 3     
	   2 Input   57 Bit        Muxes := 1     
	  24 Input   56 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	  17 Input   33 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	  25 Input   24 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element mul_58s_6ns_58_5_1_U4/buff0_reg was removed.  [/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.gen/sources_1/ip/dbfs_converter_0/hdl/verilog/dbfs_converter_mul_58s_6ns_58_5_1.v:53]
DSP Report: Generating DSP mul_58s_6ns_58_5_1_U4/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: operator mul_58s_6ns_58_5_1_U4/tmp_product is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: operator mul_58s_6ns_58_5_1_U4/tmp_product is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff0_reg.
DSP Report: Generating DSP mul_58s_6ns_58_5_1_U4/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff1_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff1_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff1_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff1_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff1_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: operator mul_58s_6ns_58_5_1_U4/tmp_product is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: operator mul_58s_6ns_58_5_1_U4/tmp_product is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff1_reg.
DSP Report: Generating DSP mul_58s_6ns_58_5_1_U4/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff2_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff2_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff2_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff0_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff2_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: register mul_58s_6ns_58_5_1_U4/buff1_reg is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: operator mul_58s_6ns_58_5_1_U4/tmp_product is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: operator mul_58s_6ns_58_5_1_U4/tmp_product is absorbed into DSP mul_58s_6ns_58_5_1_U4/buff2_reg.
DSP Report: Generating DSP mul_38ns_4ns_42_2_1_U5/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_38ns_4ns_42_2_1_U5/buff0_reg is absorbed into DSP mul_38ns_4ns_42_2_1_U5/buff0_reg.
DSP Report: register mul_38ns_4ns_42_2_1_U5/buff0_reg is absorbed into DSP mul_38ns_4ns_42_2_1_U5/buff0_reg.
DSP Report: register mul_38ns_4ns_42_2_1_U5/buff0_reg is absorbed into DSP mul_38ns_4ns_42_2_1_U5/buff0_reg.
DSP Report: operator mul_38ns_4ns_42_2_1_U5/tmp_product is absorbed into DSP mul_38ns_4ns_42_2_1_U5/buff0_reg.
DSP Report: operator mul_38ns_4ns_42_2_1_U5/tmp_product is absorbed into DSP mul_38ns_4ns_42_2_1_U5/buff0_reg.
DSP Report: Generating DSP mul_ln158_reg_2670_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_ln158_reg_2670_reg is absorbed into DSP mul_ln158_reg_2670_reg.
DSP Report: register tmp_48_reg_2634_reg is absorbed into DSP mul_ln158_reg_2670_reg.
DSP Report: register mul_ln158_reg_2670_reg is absorbed into DSP mul_ln158_reg_2670_reg.
DSP Report: register mul_38ns_4ns_42_2_1_U5/buff0_reg is absorbed into DSP mul_ln158_reg_2670_reg.
DSP Report: operator mul_38ns_4ns_42_2_1_U5/tmp_product is absorbed into DSP mul_ln158_reg_2670_reg.
DSP Report: operator mul_38ns_4ns_42_2_1_U5/tmp_product is absorbed into DSP mul_ln158_reg_2670_reg.
DSP Report: Generating DSP mul_30ns_6ns_36_2_1_U2/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_30ns_6ns_36_2_1_U2/buff0_reg is absorbed into DSP mul_30ns_6ns_36_2_1_U2/buff0_reg.
DSP Report: register mul_30ns_6ns_36_2_1_U2/buff0_reg is absorbed into DSP mul_30ns_6ns_36_2_1_U2/buff0_reg.
DSP Report: register mul_30ns_6ns_36_2_1_U2/buff0_reg is absorbed into DSP mul_30ns_6ns_36_2_1_U2/buff0_reg.
DSP Report: operator mul_30ns_6ns_36_2_1_U2/tmp_product is absorbed into DSP mul_30ns_6ns_36_2_1_U2/buff0_reg.
DSP Report: operator mul_30ns_6ns_36_2_1_U2/tmp_product is absorbed into DSP mul_30ns_6ns_36_2_1_U2/buff0_reg.
DSP Report: Generating DSP mul_ln158_1_reg_2702_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_ln158_1_reg_2702_reg is absorbed into DSP mul_ln158_1_reg_2702_reg.
DSP Report: register tmp_53_reg_2681_reg is absorbed into DSP mul_ln158_1_reg_2702_reg.
DSP Report: register mul_ln158_1_reg_2702_reg is absorbed into DSP mul_ln158_1_reg_2702_reg.
DSP Report: register mul_30ns_6ns_36_2_1_U2/buff0_reg is absorbed into DSP mul_ln158_1_reg_2702_reg.
DSP Report: operator mul_30ns_6ns_36_2_1_U2/tmp_product is absorbed into DSP mul_ln158_1_reg_2702_reg.
DSP Report: operator mul_30ns_6ns_36_2_1_U2/tmp_product is absorbed into DSP mul_ln158_1_reg_2702_reg.
DSP Report: Generating DSP lshr_ln_reg_2722_reg, operation Mode is: (A2*B2)'.
DSP Report: register lshr_ln_reg_2722_reg is absorbed into DSP lshr_ln_reg_2722_reg.
DSP Report: register lshr_ln_reg_2722_reg is absorbed into DSP lshr_ln_reg_2722_reg.
DSP Report: register lshr_ln_reg_2722_reg is absorbed into DSP lshr_ln_reg_2722_reg.
DSP Report: operator mul_14ns_14ns_28_1_1_U6/tmp_product is absorbed into DSP lshr_ln_reg_2722_reg.
DSP Report: Generating DSP mul_37s_43ns_79_3_1_U3/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: register log_base_reg_2737_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: register mul_37s_43ns_79_3_1_U3/din0_reg_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: Generating DSP mul_37s_43ns_79_3_1_U3/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register log_base_reg_2737_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/din0_reg_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: Generating DSP mul_37s_43ns_79_3_1_U3/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: register log_base_reg_2737_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: register mul_37s_43ns_79_3_1_U3/din0_reg_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: Generating DSP mul_37s_43ns_79_3_1_U3/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: Generating DSP mul_37s_43ns_79_3_1_U3/tmp_product, operation Mode is: A''*B2.
DSP Report: register mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: register mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: register mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/tmp_product.
DSP Report: Generating DSP mul_37s_43ns_79_3_1_U3/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: register mul_37s_43ns_79_3_1_U3/buff0_reg is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: operator mul_37s_43ns_79_3_1_U3/tmp_product is absorbed into DSP mul_37s_43ns_79_3_1_U3/buff0_reg.
DSP Report: Generating DSP mul_6s_43ns_47_3_1_U1/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register ap_phi_reg_pp0_iter17_b_exp_05_reg_467_reg is absorbed into DSP mul_6s_43ns_47_3_1_U1/buff0_reg.
DSP Report: register mul_6s_43ns_47_3_1_U1/din0_reg_reg is absorbed into DSP mul_6s_43ns_47_3_1_U1/buff0_reg.
DSP Report: register mul_6s_43ns_47_3_1_U1/buff0_reg is absorbed into DSP mul_6s_43ns_47_3_1_U1/buff0_reg.
DSP Report: register mul_6s_43ns_47_3_1_U1/buff0_reg is absorbed into DSP mul_6s_43ns_47_3_1_U1/buff0_reg.
DSP Report: operator mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_6s_43ns_47_3_1_U1/buff0_reg.
DSP Report: operator mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_6s_43ns_47_3_1_U1/buff0_reg.
DSP Report: Generating DSP mul_6s_43ns_47_3_1_U1/tmp_product, operation Mode is: (PCIN>>17)+(A2*BCIN2)'.
DSP Report: register mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_6s_43ns_47_3_1_U1/tmp_product.
DSP Report: register mul_6s_43ns_47_3_1_U1/din0_reg_reg is absorbed into DSP mul_6s_43ns_47_3_1_U1/tmp_product.
DSP Report: register mul_6s_43ns_47_3_1_U1/buff0_reg is absorbed into DSP mul_6s_43ns_47_3_1_U1/tmp_product.
DSP Report: operator mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_6s_43ns_47_3_1_U1/tmp_product.
DSP Report: operator mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_6s_43ns_47_3_1_U1/tmp_product.
DSP Report: Generating DSP mul_ln970_1_reg_2752_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_ln970_1_reg_2752_reg is absorbed into DSP mul_ln970_1_reg_2752_reg.
DSP Report: register ap_phi_reg_pp0_iter17_b_exp_05_reg_467_reg is absorbed into DSP mul_ln970_1_reg_2752_reg.
DSP Report: register mul_6s_43ns_47_3_1_U1/din0_reg_reg is absorbed into DSP mul_ln970_1_reg_2752_reg.
DSP Report: register mul_ln970_1_reg_2752_reg is absorbed into DSP mul_ln970_1_reg_2752_reg.
DSP Report: register mul_6s_43ns_47_3_1_U1/buff0_reg is absorbed into DSP mul_ln970_1_reg_2752_reg.
DSP Report: operator mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_ln970_1_reg_2752_reg.
DSP Report: operator mul_6s_43ns_47_3_1_U1/tmp_product is absorbed into DSP mul_ln970_1_reg_2752_reg.
WARNING: [Synth 8-7129] Port reset in module dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[47]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[46]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[45]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[44]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[43]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[42]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[41]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[40]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[39]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[38]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[37]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[36]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[35]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[34]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[33]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[32]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[31]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[30]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[29]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[28]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[27]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[26]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[25]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[24]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[23]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[22]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[21]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[20]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[19]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[18]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[17]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[16]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[15]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[14]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[13]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[12]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[11]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[10]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[9]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[8]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[7]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[6]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[5]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[4]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[3]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[2]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[1]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff1_reg[0]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[47]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[46]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[45]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[44]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[43]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[42]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[41]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[40]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[39]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[38]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[37]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[36]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[35]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[34]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[33]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[32]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[31]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[30]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[29]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[28]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[27]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[26]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[25]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[24]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[23]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[22]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[21]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[20]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[19]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[18]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[17]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[16]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[15]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[14]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[13]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[12]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[11]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[10]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[9]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[8]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[7]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[6]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[5]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[4]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[3]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[2]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[1]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[0]) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[47]__0) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[46]__0) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[45]__0) is unused and will be removed from module dbfs_converter_log10_48_24_s.
WARNING: [Synth 8-3332] Sequential element (mul_58s_6ns_58_5_1_U4/buff2_reg[44]__0) is unused and will be removed from module dbfs_converter_log10_48_24_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 220 ; free virtual = 4301
---------------------------------------------------------------------------------
 Sort Area is  mul_58s_6ns_58_5_1_U4/buff0_reg_4 : 0 0 : 973 3204 : Used 1 time 100
 Sort Area is  mul_58s_6ns_58_5_1_U4/buff0_reg_4 : 0 1 : 1005 3204 : Used 1 time 100
 Sort Area is  mul_58s_6ns_58_5_1_U4/buff0_reg_4 : 0 2 : 1226 3204 : Used 1 time 100
 Sort Area is  mul_30ns_6ns_36_2_1_U2/buff0_reg_b : 0 0 : 1256 2483 : Used 1 time 100
 Sort Area is  mul_30ns_6ns_36_2_1_U2/buff0_reg_b : 0 1 : 1227 2483 : Used 1 time 100
 Sort Area is  mul_38ns_4ns_42_2_1_U5/buff0_reg_8 : 0 0 : 920 1999 : Used 1 time 100
 Sort Area is  mul_38ns_4ns_42_2_1_U5/buff0_reg_8 : 0 1 : 1079 1999 : Used 1 time 100
 Sort Area is  mul_37s_43ns_79_3_1_U3/tmp_product_10 : 0 0 : 3155 6377 : Used 1 time 0
 Sort Area is  mul_37s_43ns_79_3_1_U3/tmp_product_10 : 0 1 : 3222 6377 : Used 1 time 0
 Sort Area is  mul_37s_43ns_79_3_1_U3/tmp_product_16 : 0 0 : 3294 5210 : Used 1 time 0
 Sort Area is  mul_37s_43ns_79_3_1_U3/tmp_product_16 : 0 1 : 1916 5210 : Used 1 time 0
 Sort Area is  mul_37s_43ns_79_3_1_U3/tmp_product_13 : 0 0 : 3294 5136 : Used 1 time 0
 Sort Area is  mul_37s_43ns_79_3_1_U3/tmp_product_13 : 0 1 : 1842 5136 : Used 1 time 0
 Sort Area is  mul_6s_43ns_47_3_1_U1/buff0_reg_0 : 0 0 : 1146 3334 : Used 1 time 0
 Sort Area is  mul_6s_43ns_47_3_1_U1/buff0_reg_0 : 0 1 : 1159 3334 : Used 1 time 0
 Sort Area is  mul_6s_43ns_47_3_1_U1/buff0_reg_0 : 0 2 : 1029 3334 : Used 1 time 0
 Sort Area is  lshr_ln_reg_2722_reg_e : 0 0 : 1769 1769 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------------------------------------------------+---------------------------------+---------------+----------------+
|Module Name                                                                             | RTL Object                      | Depth x Width | Implemented As | 
+----------------------------------------------------------------------------------------+---------------------------------+---------------+----------------+
|dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R | rom0                            | 64x6          | LUT            | 
|dbfs_converter_log10_48_24_s                                                            | zext_ln946_reg_2598_reg         | 64x37         | Block RAM      | 
|dbfs_converter_log10_48_24_s                                                            | p_0_out                         | 64x6          | LUT            | 
|dbfs_converter_log10_48_24_s                                                            | a_1_reg_2675_pp0_iter13_reg_reg | 64x29         | Block RAM      | 
+----------------------------------------------------------------------------------------+---------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dbfs_converter_log10_48_24_s | (A''*B'')'             | 18     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+(A''*B'')'  | 18     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+(A''*B'')'  | 24     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (A2*B2)'               | 18     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+(A2*B2)'    | 22     | 5      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (A2*B2)'               | 18     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+(A2*B2)'    | 14     | 7      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (A2*B2)'               | 15     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dbfs_converter_log10_48_24_s | A''*B2                 | 20     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+A''*B2      | 20     | 10     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | A''*B2                 | 20     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+A''*B2      | 18     | 10     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | A''*B2                 | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+A''*B2      | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | (A2*B'')'              | 18     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+(A2*BCIN2)' | 18     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17)+(A2*B'')'   | 10     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 237 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 252 ; free virtual = 4333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 269 ; free virtual = 4341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 292 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 292 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 292 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 292 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 289 ; free virtual = 4348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 291 ; free virtual = 4350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dbfs_converter | grp_log10_48_24_s_fu_70/log_sum_reg_2618_pp0_iter15_reg_reg[36]   | 13     | 37    | NO           | NO                 | YES               | 37     | 0       | 
|dbfs_converter | grp_log10_48_24_s_fu_70/icmp_ln899_reg_2462_pp0_iter19_reg_reg[0] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|dbfs_converter | grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter14_reg_reg[3]          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dbfs_converter | grp_log10_48_24_s_fu_70/a_reg_2628_pp0_iter14_reg_reg[2]          | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|dbfs_converter | grp_log10_48_24_s_fu_70/tmp_53_reg_2681_pp0_iter12_reg_reg[24]    | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|dbfs_converter | grp_log10_48_24_s_fu_70/tmp_54_reg_2687_pp0_iter12_reg_reg[0]     | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
+---------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dbfs_converter_log10_48_24_s | (PCIN>>17+(A'*B')')'   | 21     | 4      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+(A'*B')')'   | 13     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (A'*B')'               | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+(A*B'')')'   | 8      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (A'*B')'               | 17     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | A''*B                  | 30     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+A''*B)'      | 30     | 8      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | A''*B                  | 30     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+A''*B)'      | 17     | 8      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | A''*B                  | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+A''*B)'      | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | (A'*B')'               | 17     | 4      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | ((A''*B'')')'          | 17     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (PCIN>>17+(A''*B'')')' | 30     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dbfs_converter_log10_48_24_s | (A*B'')'               | 13     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|dbfs_converter_log10_48_24_s | PCIN>>17+(A*B')'       | 15     | 0      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   100|
|2     |DSP48E1  |    17|
|12    |LUT1     |    80|
|13    |LUT2     |   217|
|14    |LUT3     |   230|
|15    |LUT4     |   215|
|16    |LUT5     |    74|
|17    |LUT6     |   328|
|18    |RAMB18E1 |     3|
|21    |SRL16E   |    71|
|22    |SRLC32E  |     1|
|23    |FDRE     |   867|
|24    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 288 ; free virtual = 4347
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 367 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 2406.883 ; gain = 525.434 ; free physical = 291 ; free virtual = 4349
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2406.883 ; gain = 665.219 ; free physical = 291 ; free virtual = 4349
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2406.883 ; gain = 0.000 ; free physical = 572 ; free virtual = 4631
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.883 ; gain = 0.000 ; free physical = 588 ; free virtual = 4643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c9d1770
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2406.883 ; gain = 990.461 ; free physical = 596 ; free virtual = 4652
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2112.215; main = 1813.671; forked = 405.948
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3371.457; main = 2406.852; forked = 996.621
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2430.859 ; gain = 0.000 ; free physical = 603 ; free virtual = 4659
INFO: [Common 17-1381] The checkpoint '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/dbfs_converter_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dbfs_converter_0, cache-ID = f4d9747963decf03
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2430.859 ; gain = 0.000 ; free physical = 564 ; free virtual = 4628
INFO: [Common 17-1381] The checkpoint '/media/nisitha/My_Passport/MOODLE/Vivado_projects/audio_zybo/zybo_audio_dsp/zybo_audio_dsp/zybo_audio_dsp.runs/dbfs_converter_0_synth_1/dbfs_converter_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dbfs_converter_0_utilization_synth.rpt -pb dbfs_converter_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 13 18:52:14 2025...
