$date
	Fri Nov 21 20:06:16 2014
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module test $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module c1 $end
$var wire 1 & a $end
$var wire 1 ' a1 $end
$var wire 1 ( a2 $end
$var wire 1 ) b $end
$var wire 1 * cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var wire 1 + x1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1"
1+
1#
1&
#2000
0"
1!
0+
1'
1$
1)
#3500
1"
1%
1*
#5500
1(
0"
1!
1+
0'
0#
0&
#7000
0!
0(
1"
0+
0$
0)
#8500
0"
0%
0*
#59800
