<stg><name>network_top_Pipeline_load_biases3_matrix</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:1 %sext_ln277_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln277

]]></Node>
<StgValue><ssdm name="sext_ln277_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:2 %sext_ln277_cast = sext i63 %sext_ln277_read

]]></Node>
<StgValue><ssdm name="sext_ln277_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc329

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc329:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc329:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc329:2 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln277_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc329:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc329:4 %icmp_ln277 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc329:5 %add_ln277 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln277"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc329:6 %br_ln277 = br i1 %icmp_ln277, void %for.inc329.split, void %for.inc341.exitStub

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="6">
<![CDATA[
for.inc329.split:2 %empty = trunc i6 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc329.split:3 %trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i_1, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc329.split:6 %switch_ln280 = switch i3 %empty, void %arrayidx3282.case.7, i3 0, void %arrayidx3282.case.0, i3 1, void %arrayidx3282.case.1, i3 2, void %arrayidx3282.case.2, i3 3, void %arrayidx3282.case.3, i3 4, void %arrayidx3282.case.4, i3 5, void %arrayidx3282.case.5, i3 6, void %arrayidx3282.case.6

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.6:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.389, i2 0, void %arrayidx3282.case.086, i2 1, void %arrayidx3282.case.187, i2 2, void %arrayidx3282.case.288

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit85:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.5:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.383, i2 0, void %arrayidx3282.case.080, i2 1, void %arrayidx3282.case.181, i2 2, void %arrayidx3282.case.282

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit79:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.4:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.377, i2 0, void %arrayidx3282.case.074, i2 1, void %arrayidx3282.case.175, i2 2, void %arrayidx3282.case.276

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit73:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.3:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.371, i2 0, void %arrayidx3282.case.068, i2 1, void %arrayidx3282.case.169, i2 2, void %arrayidx3282.case.270

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit67:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.2:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.365, i2 0, void %arrayidx3282.case.062, i2 1, void %arrayidx3282.case.163, i2 2, void %arrayidx3282.case.264

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit61:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.1:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.359, i2 0, void %arrayidx3282.case.056, i2 1, void %arrayidx3282.case.157, i2 2, void %arrayidx3282.case.258

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit55:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.0:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.353, i2 0, void %arrayidx3282.case.050, i2 1, void %arrayidx3282.case.151, i2 2, void %arrayidx3282.case.252

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit49:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3282.case.7:0 %switch_ln280 = switch i2 %trunc_ln9, void %arrayidx3282.case.395, i2 0, void %arrayidx3282.case.092, i2 1, void %arrayidx3282.case.193, i2 2, void %arrayidx3282.case.294

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit91:0 %br_ln280 = br void %arrayidx3282.exit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3282.exit:0 %store_ln277 = store i6 %add_ln277, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.exit:1 %br_ln277 = br void %for.inc329

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0">
<![CDATA[
for.inc341.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc329.split:0 %speclooptripcount_ln277 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln277"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc329.split:1 %specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln277"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc329.split:4 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="16">
<![CDATA[
for.inc329.split:5 %trunc_ln280 = trunc i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.288:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2539

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.288:1 %br_ln280 = br void %arrayidx3282.exit85

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.187:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2538

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.187:1 %br_ln280 = br void %arrayidx3282.exit85

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.086:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2537

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.086:1 %br_ln280 = br void %arrayidx3282.exit85

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.389:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2540

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.389:1 %br_ln280 = br void %arrayidx3282.exit85

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.282:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2535

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.282:1 %br_ln280 = br void %arrayidx3282.exit79

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.181:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2534

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.181:1 %br_ln280 = br void %arrayidx3282.exit79

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.080:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2533

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.080:1 %br_ln280 = br void %arrayidx3282.exit79

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.383:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2536

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.383:1 %br_ln280 = br void %arrayidx3282.exit79

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.276:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2531

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.276:1 %br_ln280 = br void %arrayidx3282.exit73

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.175:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2529

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.175:1 %br_ln280 = br void %arrayidx3282.exit73

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.074:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2528

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.074:1 %br_ln280 = br void %arrayidx3282.exit73

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.377:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2532

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.377:1 %br_ln280 = br void %arrayidx3282.exit73

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.270:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2526

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.270:1 %br_ln280 = br void %arrayidx3282.exit67

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.169:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2525

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.169:1 %br_ln280 = br void %arrayidx3282.exit67

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.068:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2524

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.068:1 %br_ln280 = br void %arrayidx3282.exit67

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.371:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2527

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.371:1 %br_ln280 = br void %arrayidx3282.exit67

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.264:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2522

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.264:1 %br_ln280 = br void %arrayidx3282.exit61

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.163:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2521

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.163:1 %br_ln280 = br void %arrayidx3282.exit61

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.062:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2520

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.062:1 %br_ln280 = br void %arrayidx3282.exit61

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.365:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2523

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.365:1 %br_ln280 = br void %arrayidx3282.exit61

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.258:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2517

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.258:1 %br_ln280 = br void %arrayidx3282.exit55

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.157:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2516

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.157:1 %br_ln280 = br void %arrayidx3282.exit55

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.056:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2515

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.056:1 %br_ln280 = br void %arrayidx3282.exit55

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.359:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2518

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.359:1 %br_ln280 = br void %arrayidx3282.exit55

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.252:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2513

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.252:1 %br_ln280 = br void %arrayidx3282.exit49

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.151:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2512

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.151:1 %br_ln280 = br void %arrayidx3282.exit49

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.050:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2511

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.050:1 %br_ln280 = br void %arrayidx3282.exit49

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.353:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2514

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.353:1 %br_ln280 = br void %arrayidx3282.exit49

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.294:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2544

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.294:1 %br_ln280 = br void %arrayidx3282.exit91

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.193:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2543

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.193:1 %br_ln280 = br void %arrayidx3282.exit91

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.092:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2542

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.092:1 %br_ln280 = br void %arrayidx3282.exit91

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
arrayidx3282.case.395:0 %store_ln280 = store i12 %trunc_ln280, i12 %p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2545

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
<literal name="trunc_ln9" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3282.case.395:1 %br_ln280 = br void %arrayidx3282.exit91

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
