$date
	Mon Sep 20 19:37:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module xor_tb $end
$var wire 1 ! C $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module wew $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! C $end
$var wire 1 $ W $end
$var wire 1 % X $end
$var wire 1 & Y $end
$var wire 1 ' Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
1%
0$
0#
0"
0!
$end
#10
1!
0%
1'
1#
#20
1$
1!
1%
0'
0&
0#
1"
#30
0!
0$
0%
1#
#40
