[submodule "OpenFPGA_RS"]
	path = OpenFPGA_RS
	url = git@github.com:RapidSilicon/OpenFPGA_RS.git
	
[submodule "yosys_verific_rs"]
	path = yosys_verific_rs
	url = git@github.com:RapidSilicon/yosys_verific_rs.git

[submodule "FOEDAG_rs"]
	path = FOEDAG_rs
	url = git@github.com:RapidSilicon/FOEDAG_rs.git
[submodule "tests/Jira_Testcase"]
	path = tests/Jira_Testcase
	url = git@github.com:RapidSilicon/Jira_Testcase.git
[submodule "litex_rs"]
	path = litex_rs
	url = git@github.com:RapidSilicon/litex_rs.git
[submodule "EmbeddedCommon"]
	path = EmbeddedCommon
	url = https://github.com/RapidSilicon/EmbeddedCommon.git
[submodule "u-boot-rapidsi"]
	path = u-boot-rapidsi
	url = https://github.com/RapidSilicon/u-boot-rapidsi.git
[submodule "zephyr-rapidsi"]
	path = zephyr-rapidsi
	url = https://github.com/RapidSilicon/zephyr-rapidsi.git
[submodule "IP_Catalog"]
	path = IP_Catalog
	url = git@github.com:RapidSilicon/IP_Catalog.git
