D:\lscc\ispLEVER_Classic2_0\synpbase\bin64\c_ver.exe  -osyn  D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\synwork\test01_comp.srs  -top  test01  -prodtype  synplify_pro  -nostructver -I d:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\  -I D:\lscc\ispLEVER_Classic2_0\synpbase\lib  -v2001  -encrypt  -pro  -dmgen  D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\dm  -compiler_compatible -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work D:\lscc\ispLEVER_Classic2_0\ispcpld\..\cae_library\synthesis\verilog\mach.v -lib work D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.h -lib work D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_2.v -lib work D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_9.v -lib work D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_5.v -lib work D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.v -loga  D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srr 
rc:1 success:1
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\synwork\test01_comp.srs|o|1455777634|7687
D:\lscc\ispLEVER_Classic2_0\ispcpld\..\cae_library\synthesis\verilog\mach.v|i|1336498208|12168
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.h|i|1453140676|0
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_2.v|i|1455777573|371
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_9.v|i|1455777594|623
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\bcd2seg0_5.v|i|1455777585|479
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.v|i|1455777557|3791
D:\fpga_projects\fpga_simple_clock\clock_isplvr_prj\test01.srr|o|1455777634|3243
D:\lscc\ispLEVER_Classic2_0\synpbase\bin\c_ver.exe|i|1401220250|2292224
D:\lscc\ispLEVER_Classic2_0\synpbase\bin64\c_ver.exe|i|1401220450|5829632
