
*** Running vivado
    with args -log wave_gen.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wave_gen.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source wave_gen.tcl -notrace
Command: link_design -top wave_gen -part xc7k70tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.dcp' for cell 'char_fifo_i0'
INFO: [Project 1-454] Reading design checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.dcp' for cell 'clk_gen_i0/clk_core_i0'
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core_board.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1246.551 ; gain = 560.543
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc] for cell 'clk_gen_i0/clk_core_i0/inst'
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.xdc] for cell 'char_fifo_i0/U0'
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_pin_p' already exists, overwriting the previous clock with the same name. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:2]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:32]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:33]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:34]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:34]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:35]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:36]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:37]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:37]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:39]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:40]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:40]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:41]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg' matched to 'cell' objects. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:41]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc]
Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
Finished Parsing XDC File [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo_clocks.xdc] for cell 'char_fifo_i0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1249.922 ; gain = 907.250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.999 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1200048f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dd4253ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8f21f12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8f21f12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8f21f12e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8f21f12e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1249.922 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1249.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8f21f12e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1249.922 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.472 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: fd4b88c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1386.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: fd4b88c1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.391 ; gain = 136.469
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.runs/impl_1/wave_gen_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wave_gen_drc_opted.rpt -pb wave_gen_drc_opted.pb -rpx wave_gen_drc_opted.rpx
Command: report_drc -file wave_gen_drc_opted.rpt -pb wave_gen_drc_opted.pb -rpx wave_gen_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.runs/impl_1/wave_gen_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 samp_ram_i0/mem_array_reg has an input control pin samp_ram_i0/mem_array_reg/ENARDEN (net: samp_ram_i0/mem_array_reg_ENARDEN_cooolgate_en_sig_2) which is driven by a register (rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 samp_ram_i0/mem_array_reg has an input control pin samp_ram_i0/mem_array_reg/ENBWREN (net: samp_ram_i0/mem_array_reg_ENBWREN_cooolgate_en_sig_1) which is driven by a register (rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 samp_ram_i0/mem_array_reg has an input control pin samp_ram_i0/mem_array_reg/ENBWREN (net: samp_ram_i0/mem_array_reg_ENBWREN_cooolgate_en_sig_1) which is driven by a register (rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1386.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30d6c3c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d916cee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1535a35ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1535a35ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1535a35ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 5bf05c1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 5bf05c1a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f9f0d8c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8310772

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f4b94a89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: f4b94a89

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b4aff991

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 162cb45be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10e71c9b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10e71c9b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 10e71c9b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10e71c9b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18c503aa8

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18c503aa8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.241. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15acd4f6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 15acd4f6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15acd4f6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15acd4f6d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: d89c125f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d89c125f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000
Ending Placer Task | Checksum: 7d9e36c0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.runs/impl_1/wave_gen_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file wave_gen_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_placed.rpt -pb wave_gen_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1386.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1386.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 24c28b1c ConstDB: 0 ShapeSum: 58dbaba4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b98c5241

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1386.391 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3e75a129 NumContArr: 7b16b118 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b98c5241

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b98c5241

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1386.391 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b98c5241

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1386.391 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 183469b48

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1400.457 ; gain = 14.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=-0.372 | THS=-27.160|

Phase 2 Router Initialization | Checksum: 1d324759a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1562e99ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.147  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f71de6ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066
Phase 4 Rip-up And Reroute | Checksum: 1f71de6ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f71de6ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f71de6ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066
Phase 5 Delay and Skew Optimization | Checksum: 1f71de6ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c73ba61d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=0.090  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c73ba61d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066
Phase 6 Post Hold Fix | Checksum: 1c73ba61d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.204642 %
  Global Horizontal Routing Utilization  = 0.235586 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14de74539

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14de74539

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ed5bc948

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.097  | TNS=0.000  | WHS=0.090  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ed5bc948

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1400.457 ; gain = 14.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1400.457 ; gain = 14.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1403.473 ; gain = 3.016
INFO: [Common 17-1381] The checkpoint 'c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.runs/impl_1/wave_gen_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wave_gen_drc_routed.rpt -pb wave_gen_drc_routed.pb -rpx wave_gen_drc_routed.rpx
Command: report_drc -file wave_gen_drc_routed.rpt -pb wave_gen_drc_routed.pb -rpx wave_gen_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.runs/impl_1/wave_gen_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
Command: report_methodology -file wave_gen_methodology_drc_routed.rpt -pb wave_gen_methodology_drc_routed.pb -rpx wave_gen_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.runs/impl_1/wave_gen_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
Command: report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_tx_virtual' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [c:/training/Basic_Dsgn_Analysis/lab/KC7xx/verilog/wave_gen.srcs/constrs_1/imports/verilog/wave_gen_timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file wave_gen_route_status.rpt -pb wave_gen_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file wave_gen_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file wave_gen_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 13:21:12 2018...
