# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# 25 compiles, 0 failed with no errors.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:15:32 on Dec 18,2023
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# ** Error: (vsim-3033) Instantiation of 'Mux2To1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TB/top/stageMem File: F:/University_terms/term 9/CALab/Projects/ARM/StageMem.v Line: 53
#         Searched libraries:
#             F:/University_terms/term 9/CALab/Projects/ARM/work
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
# Error loading design
# End time: 14:15:32 on Dec 18,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:16:30 on Dec 18,2023
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cu'.  Expected 10, found 9.
#    Time: 0 ns  Iteration: 0  Instance: /TB/top/Stageid/cu File: F:/University_terms/term 9/CALab/Projects/ARM/StageID.v Line: 52
# ** Warning: (vsim-3722) F:/University_terms/term 9/CALab/Projects/ARM/StageID.v(52): [TFMPC] - Missing connection for port 'minmax_state'.
# ** Error: (vsim-3063) Port 'a0' not found in the connected module (1st connection).
#    Time: 0 ns  Iteration: 0  Instance: /TB/top/stageMem/ramWbEn File: F:/University_terms/term 9/CALab/Projects/ARM/StageMem.v Line: 53
# ** Error: (vsim-3063) Port 'a1' not found in the connected module (2nd connection).
#    Time: 0 ns  Iteration: 0  Instance: /TB/top/stageMem/ramWbEn File: F:/University_terms/term 9/CALab/Projects/ARM/StageMem.v Line: 53
# Error loading design
# End time: 14:16:31 on Dec 18,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 4
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:20:00 on Dec 18,2023
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/TB/top/Stageid/rf/regFile
add wave -position insertpoint  \
sim:/TB/top/Stageid/rf/clk
add wave -position insertpoint  \
sim:/TB/top/Stageid/pcIn
run -all
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
add wave -position insertpoint  \
sim:/TB/sram/memory
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
restart
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.RegisterNegEdge
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.RegsMemWb
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.InstructionMemory
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.Val2Generator
# Loading work.ALU
# Loading work.SramController
# Loading work.HazardUnit
# Loading work.ForwardingUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
add wave -position insertpoint sim:/TB/top/stageMem/sramcontroller/*
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
add wave -position insertpoint  \
sim:/TB/sram/SRAM_WE_N \
sim:/TB/sram/SRAM_ADDR \
sim:/TB/sram/SRAM_DQ
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v failed with 1 errors.
# 27 compiles, 1 failed with 1 error.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v failed with 2 errors.
# 27 compiles, 1 failed with 2 errors.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
restart
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v failed with 2 errors.
# 27 compiles, 1 failed with 2 errors.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v failed with 1 errors.
# 27 compiles, 1 failed with 1 error.
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'SramController' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /TB/top/stageMem/sramcontroller File: F:/University_terms/term 9/CALab/Projects/ARM/sram_controller.v
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 14:20:00 on Dec 18,2023
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'SramController' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /TB/top/stageMem/sramcontroller File: F:/University_terms/term 9/CALab/Projects/ARM/sram_controller.v
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
# Error loading design
# End time: 15:08:50 on Dec 18,2023, Elapsed time: 0:48:50
# Errors: 2, Warnings: 2
# Compile of ARM.v was successful.
# Compile of StageIF.v was successful.
# Compile of StageID.v was successful.
# Compile of StageExec.v was successful.
# Compile of StageMem.v was successful.
# Compile of StageWriteBack.v was successful.
# Compile of RegIFID.v was successful.
# Compile of RegIDEX.v was successful.
# Compile of RegExecMem.v was successful.
# Compile of RegMemWB.v was successful.
# Compile of Adder.v was successful.
# Compile of Register.v was successful.
# Compile of MUX2to1.v was successful.
# Compile of MUX4to1.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of Top.v was successful.
# Compile of TB.v was successful.
# Compile of register_file.v was successful.
# Compile of control_unit.v was successful.
# Compile of condition_check.v was successful.
# Compile of ALU.v was successful.
# Compile of val2_generator.v was successful.
# Compile of data_memory.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of forwarding_unit.v was successful.
# Compile of sram_controller.v was successful.
# Compile of sram.v was successful.
# 27 compiles, 0 failed with no errors.
vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 15:11:37 on Dec 18,2023
# Loading work.TB
# Loading work.Sram
# Loading work.Top
# Loading work.StageIF
# Loading work.MUX2to1
# Loading work.Register
# Loading work.InstructionMemory
# Loading work.Adder
# Loading work.RegIFID
# Loading work.StageId
# Loading work.ConditionCheck
# Loading work.ControlUnit
# Loading work.RegisterFile
# Loading work.RegIDEX
# Loading work.StageEx
# Loading work.Val2Generator
# Loading work.RegisterNegEdge
# Loading work.ALU
# Loading work.MUX4to1
# Loading work.RegsExMem
# Loading work.StageMem
# Loading work.SramController
# Loading work.RegsMemWb
# Loading work.HazardUnit
# Loading work.ForwardingUnit
add wave -position insertpoint  \
sim:/TB/top/Stageid/rf/regFile
add wave -position insertpoint  \
sim:/TB/top/Stageid/clk \
sim:/TB/top/Stageid/rst \
sim:/TB/top/Stageid/pcIn
add wave -position insertpoint sim:/TB/top/stageMem/sramcontroller/*
add wave -position insertpoint sim:/TB/sram/*
add wave -position insertpoint  \
sim:/TB/sram/memory
run -all
# ** Note: $stop    : F:/University_terms/term 9/CALab/Projects/ARM/TB.v(34)
#    Time: 100100 ns  Iteration: 0  Instance: /TB
# Break in Module TB at F:/University_terms/term 9/CALab/Projects/ARM/TB.v line 34
