INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Bryce/Lab2a/Lab2a.srcs/sim_1/imports/new/fulladder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test
