Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 26 20:42:52 2023
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              69 |           19 |
| Yes          | No                    | No                     |              84 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------+-----------------------------------------+------------------+----------------+
|                      Clock Signal                     |            Enable Signal            |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                        |                                     |                                         |                1 |              1 |
|  out_BUFG                                             | dst/sp/on_i_1_n_0                   |                                         |                1 |              1 |
|  out_BUFG                                             | dst/sp/is_pressed7_out              |                                         |                1 |              1 |
|  dst/sse/current_script_reg_i_1_n_0                   |                                     | switches_IBUF[0]                        |                1 |              1 |
|  dst/sse/switch_init_reg_i_1_n_0                      |                                     | switches_IBUF[0]                        |                1 |              1 |
|  script_mem_module/send_out_reg[4]_0[0]               |                                     |                                         |                1 |              2 |
|  out_BUFG                                             |                                     | uart_module/rx/spacing                  |                1 |              4 |
|  out_BUFG                                             | uart_module/rx/state[3]_i_1_n_0     |                                         |                1 |              4 |
|  out_BUFG                                             | uart_module/script_cnt              |                                         |                2 |              4 |
|  out_BUFG                                             | uart_module/script_cnt              | script_mem_module/script_cnt[3]_i_1_n_0 |                2 |              4 |
|  out_BUFG                                             | script_mem_module/send_out_reg[4]   |                                         |                2 |              4 |
|  out_BUFG                                             | script_mem_module/send_out_reg[4]   | script_mem_module/send_out_reg[7]       |                1 |              4 |
|  out_BUFG                                             | dst/mt/tsm/available_for_encoder    |                                         |                2 |              6 |
|  out_BUFG                                             | dst/mt/state_reg[5]                 |                                         |                1 |              6 |
|  dst/mt/tsm/next_state_reg[5]_i_2_n_0                 |                                     |                                         |                2 |              6 |
|  script_mem_module/new_target_machine_activate_reg[0] |                                     |                                         |                2 |              6 |
|  out_BUFG                                             | dst/sp/pc[7]_i_1_n_0                |                                         |                3 |              7 |
|  out_BUFG                                             | dst/script_en                       |                                         |                2 |              7 |
|  out_BUFG                                             | uart_module/rx/tick                 |                                         |                1 |              8 |
|  out_BUFG                                             | uart_module/E[0]                    |                                         |                3 |              8 |
|  out_BUFG                                             | dst/mt/prev_tx[7]_i_1_n_0           |                                         |                3 |              8 |
|  out_BUFG                                             | dst/sp/ws/u/i[7]_i_1_n_0            |                                         |                3 |              8 |
|  out_BUFG                                             | dst/mt/prev_op_activated[9]_i_2_n_0 | dst/mt/prev_op_activated[9]_i_1_n_0     |                3 |             10 |
|  out_BUFG                                             | uart_module/tx/state[3]_i_1__0_n_0  |                                         |                2 |             12 |
|  uart_module/led2_OBUF[0]                             |                                     |                                         |                4 |             13 |
|  out_BUFG                                             | dst/sp/counter[15]_i_2_n_0          | dst/sp/counter[15]_i_1_n_0              |                4 |             15 |
|  out_BUFG                                             |                                     | dst/sp/ws/u/cnt[31]_i_1_n_0             |                8 |             31 |
|  clk_IBUF_BUFG                                        |                                     | c/clear                                 |                8 |             32 |
|  out_BUFG                                             |                                     |                                         |               22 |             50 |
+-------------------------------------------------------+-------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     6 |
| 6      |                     4 |
| 7      |                     2 |
| 8      |                     4 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


