From 57151aafdba176df22a2c8ed9f1c65897ea4afe2 Mon Sep 17 00:00:00 2001
From: Marco Arlone <marco.arlone@roj.com>
Date: Mon, 2 May 2016 16:41:20 +0200
Subject: [PATCH] Upgrade to support iMx6 Solo

---
 arch/arm/boot/dts/imx6dl-roj.dts  | 145 +++++++++++++++++++++++++-
 arch/arm/boot/dts/imx6dl-roj.dtsi | 210 ++++++++++++++++++++++++++++++++++++++
 2 files changed, 354 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/imx6dl-roj.dtsi

diff --git a/arch/arm/boot/dts/imx6dl-roj.dts b/arch/arm/boot/dts/imx6dl-roj.dts
index 56ecfc3..b54d4e0 100644
--- a/arch/arm/boot/dts/imx6dl-roj.dts
+++ b/arch/arm/boot/dts/imx6dl-roj.dts
@@ -8,12 +8,33 @@
 
 /dts-v1/;
 
-#include "imx6dl.dtsi"
+#include "imx6dl-roj.dtsi"
 #include "imx6qdl-roj.dtsi"
 
 / {
 	model = "Roj i.MX6 DualLite/Solo SMARC Module";
 	compatible = "fsl,imx6dl-roj", "fsl,imx6dl";
+
+        sound {
+                compatible = "fsl,imx6q-sabrelite-sgtl5000",
+                             "fsl,imx-audio-sgtl5000";
+                model = "imx6q-sabrelite-sgtl5000";
+                ssi-controller = <&ssi1>;
+                audio-codec = <&codec>;
+                audio-routing =
+                        "MIC_IN", "Mic Jack",
+                        "Mic Jack", "Mic Bias",
+                        "Headphone Jack", "HP_OUT";
+                mux-int-port = <1>;
+                mux-ext-port = <3>;
+        };
+
+};
+
+&cpu0 {
+       arm-supply = <&sw3_reg>;
+       soc-supply = <&sw1_reg>;
+       pu-supply = <&pu_dummy>; /* use pu_dummy if VDDSOC share with VDDPU */
 };
 
 &ldb {
@@ -21,6 +42,114 @@
 	sec_ipu_id = <0>;
 };
 
+&i2c1 {
+        codec: sgtl5000@0a {
+                compatible = "fsl,sgtl5000";
+                reg = <0x0a>;
+                clocks = <&clks 201>;
+                VDDA-supply = <&reg_1p8v>;
+                VDDIO-supply = <&reg_3p3v>;
+        };
+};
+
+&i2c2 {
+                 mt9m111@5d {
+                          compatible = "micron,mt9m111";
+                          reg = <0x5d>;
+                clocks = <&clks 201>;
+                clock-names = "csi_mclk";
+                csi_id = <1>;
+                mclk = <24000000>;
+                mclk_source = <0>;
+                          };
+};
+
+&i2c3 {
+	eeprom@50 {
+		compatible = "st,24c64";
+		reg = <0x50>;
+		pagesize = <32>;
+	};
+       pcf8563: rtc@51 {
+               compatible = "nxp,pcf8563";
+               reg = <0x51>;
+       };
+
+       ltc3676: pmic@3c {
+               compatible = "lltc,ltc3676";
+               reg = <0x3c>;
+
+               regulators {
+                       sw1_reg: sw1 {
+                               regulator-min-microvolt = <779625>;
+                               regulator-max-microvolt = <1512000>;
+                               lltc,fb-voltage-divider = <187000 200000>;
+                               regulator-ramp-delay = <7000>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+
+                       sw2_reg: sw2 {
+                               regulator-min-microvolt = <1031250>;
+                               regulator-max-microvolt = <2000000>;
+                               lltc,fb-voltage-divider = <270000 180000>;
+                               regulator-ramp-delay = <7000>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+
+                       sw3_reg: sw3 {
+                               regulator-min-microvolt = <779625>;
+                               regulator-max-microvolt = <1512000>;
+                               lltc,fb-voltage-divider = <187000 200000>;
+                               regulator-ramp-delay = <7000>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+
+                       sw4_reg: sw4 {
+                               regulator-min-microvolt = <855937>;
+                               regulator-max-microvolt = <1660000>;
+                               lltc,fb-voltage-divider = <215000 200000>;
+                               regulator-ramp-delay = <7000>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+
+                       ldo1_reg: ldo1 {
+                               regulator-min-microvolt = <0>;
+                               regulator-max-microvolt = <0>;
+                               lltc,fb-voltage-divider = <0 0>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+
+                       ldo2_reg: ldo2 {
+                               regulator-min-microvolt = <2972500>;
+                               regulator-max-microvolt = <2972500>;
+                               lltc,fb-voltage-divider = <0 0>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+
+                       ldo3_reg: ldo3 {
+                               regulator-min-microvolt = <1800000>;
+                               regulator-max-microvolt = <1800000>;
+                               lltc,fb-voltage-divider = <0 0>;
+                               regulator-boot-on;
+                       };
+
+                       ldo4_reg: ldo4 {
+                               regulator-min-microvolt = <1207125>;
+                               regulator-max-microvolt = <1207125>;
+                               lltc,fb-voltage-divider = <0 0>;
+                               regulator-boot-on;
+                               regulator-always-on;
+                       };
+               };
+       };
+};
+
 &mxcfb1 {
 	status = "okay";
 };
@@ -28,3 +157,17 @@
 &mxcfb2 {
 	status = "okay";
 };
+
+&mipi_csi {
+        status = "okay";
+        ipu_id = <0>;
+        csi_id = <1>;
+        v_channel = <0>;
+        lanes = <2>;
+};
+
+&ssi1 {
+        fsl,mode = "i2s-slave";
+        status = "okay";
+};
+
diff --git a/arch/arm/boot/dts/imx6dl-roj.dtsi b/arch/arm/boot/dts/imx6dl-roj.dtsi
new file mode 100644
index 0000000..7edaf98
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-roj.dtsi
@@ -0,0 +1,210 @@
+
+/*
+ * Copyright 2013 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ */
+
+#include "imx6dl-pinfunc.h"
+#include "imx6qdl-roj-base.dtsi"
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu0: cpu@0 {
+			compatible = "arm,cortex-a9";
+			device_type = "cpu";
+			reg = <0>;
+			next-level-cache = <&L2>;
+			operating-points = <
+				/* kHz    uV */
+				996000  1275000
+				792000  1175000
+				396000  1075000
+			>;
+			fsl,soc-operating-points = <
+				/* ARM kHz      SOC-PU uV */
+				996000            1175000
+				792000            1175000
+				396000            1175000
+			>;
+			clock-latency = <61036>; /* two CLK32 periods */
+			clocks = <&clks 104>, <&clks 6>, <&clks 16>,
+				 <&clks 17>, <&clks 170>;
+			clock-names = "arm", "pll2_pfd2_396m", "step",
+				      "pll1_sw", "pll1_sys";
+			arm-supply = <&reg_arm>;
+			pu-supply = <&reg_pu>;
+			soc-supply = <&reg_soc>;
+		};
+
+		cpu@1 {
+			compatible = "arm,cortex-a9";
+			device_type = "cpu";
+			reg = <1>;
+			next-level-cache = <&L2>;
+		};
+	};
+
+	soc {
+
+		busfreq { /* BUSFREQ */
+			compatible = "fsl,imx6_busfreq";
+			clocks = <&clks 171>, <&clks 6>, <&clks 11>, <&clks 104>, <&clks 172>, <&clks 58>,
+				<&clks 18>, <&clks 60>, <&clks 20>, <&clks 3>, <&clks 22> , <&clks 8>;
+			clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph",
+				"periph_pre", "periph_clk2", "periph_clk2_sel", "osc", "axi_sel", "pll3_pfd1_540m";
+			interrupts = <0 107 0x04>, <0 112 0x4>;
+			interrupt-names = "irq_busfreq_0", "irq_busfreq_1";
+			fsl,max_ddr_freq = <400000000>;
+		};
+
+		gpu: gpu@00130000 {
+			compatible = "fsl,imx6dl-gpu", "fsl,imx6q-gpu";
+			reg = <0x00130000 0x4000>, <0x00134000 0x4000>,
+			      <0x0 0x0>;
+			reg-names = "iobase_3d", "iobase_2d",
+				    "phys_baseaddr";
+			interrupts = <0 9 0x04>, <0 10 0x04>;
+			interrupt-names = "irq_3d", "irq_2d";
+			clocks = <&clks 143>, <&clks 27>,
+				 <&clks 121>, <&clks 122>,
+				 <&clks 0>;
+			clock-names = "gpu2d_axi_clk", "gpu3d_axi_clk",
+				      "gpu2d_clk", "gpu3d_clk",
+				      "gpu3d_shader_clk";
+			resets = <&src 0>, <&src 3>;
+			reset-names = "gpu3d", "gpu2d";
+			pu-supply = <&reg_pu>;
+		};
+
+		ocram: sram@00900000 {
+			compatible = "mmio-sram";
+			reg = <0x00904000 0x1C000>;
+			clocks = <&clks 142>;
+		};
+
+		hdmi_core: hdmi_core@00120000 {
+			compatible = "fsl,imx6dl-hdmi-core";
+			reg = <0x00120000 0x9000>;
+			clocks = <&clks 124>, <&clks 123>;
+			clock-names = "hdmi_isfr", "hdmi_iahb";
+			status = "disabled";
+		};
+
+		hdmi_video: hdmi_video@020e0000 {
+			compatible = "fsl,imx6dl-hdmi-video";
+			reg =  <0x020e0000 0x1000>;
+			reg-names = "hdmi_gpr";
+			interrupts = <0 115 0x04>;
+			clocks = <&clks 124>, <&clks 123>;
+			clock-names = "hdmi_isfr", "hdmi_iahb";
+			status = "disabled";
+		};
+
+		hdmi_audio: hdmi_audio@00120000 {
+			compatible = "fsl,imx6dl-hdmi-audio";
+			clocks = <&clks 124>, <&clks 123>;
+			clock-names = "hdmi_isfr", "hdmi_iahb";
+			dmas = <&sdma 2 22 0>;
+			dma-names = "tx";
+			status = "disabled";
+		};
+
+		hdmi_cec: hdmi_cec@00120000 {
+			compatible = "fsl,imx6dl-hdmi-cec";
+			interrupts = <0 115 0x04>;
+			status = "disabled";
+		};
+
+		aips1: aips-bus@02000000 {
+			vpu@02040000 {
+				iramsize = <0>;
+				status = "okay";
+			};
+
+			iomuxc: iomuxc@020e0000 {
+				compatible = "fsl,imx6dl-iomuxc";
+			};
+
+			pxp: pxp@020f0000 {
+				compatible = "fsl,imx6dl-pxp-dma";
+				reg = <0x020f0000 0x4000>;
+				interrupts = <0 98 0x04>;
+				clocks = <&clks 133>;
+				clock-names = "pxp-axi";
+				status = "disabled";
+			};
+
+			epdc: epdc@020f4000 {
+				compatible = "fsl,imx6dl-epdc";
+				reg = <0x020f4000 0x4000>;
+				interrupts = <0 97 0x04>;
+				clocks = <&clks 133>, <&clks 137>;
+				clock-names = "epdc_axi", "epdc_pix";
+			};
+
+			lcdif: lcdif@020f8000 {
+				reg = <0x020f8000 0x4000>;
+				interrupts = <0 39 0x04>;
+			};
+		};
+
+		aips2: aips-bus@02100000 {
+			mipi_dsi: mipi@021e0000 {
+				compatible = "fsl,imx6dl-mipi-dsi";
+				reg = <0x021e0000 0x4000>;
+				interrupts = <0 102 0x04>;
+				gpr = <&gpr>;
+				clocks = <&clks 138>, <&clks 204>;
+				clock-names = "mipi_pllref_clk", "mipi_cfg_clk";
+				status = "disabled";
+			};
+
+			i2c4: i2c@021f8000 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				compatible = "fsl,imx1-i2c";
+				reg = <0x021f8000 0x4000>;
+				interrupts = <0 35 0x04>;
+				status = "disabled";
+			};
+		};
+	};
+};
+
+&iomuxc {
+
+	ipu1 {
+		pinctrl_ipu1_3: ipu1grp-3 {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_DA5__IPU1_CSI1_DATA04   		 0x10
+				MX6QDL_PAD_EIM_DA4__IPU1_CSI1_DATA05   		 0x10
+				MX6QDL_PAD_EIM_DA3__IPU1_CSI1_DATA06   		 0x10
+				MX6QDL_PAD_EIM_DA2__IPU1_CSI1_DATA07   		 0x10
+				MX6QDL_PAD_EIM_DA1__IPU1_CSI1_DATA08   		 0x10
+				MX6QDL_PAD_EIM_DA0__IPU1_CSI1_DATA09   		 0x10
+				MX6QDL_PAD_EIM_EB1__IPU1_CSI1_DATA10   		 0x10
+				MX6QDL_PAD_EIM_EB0__IPU1_CSI1_DATA11   		 0x10
+				MX6QDL_PAD_EIM_A17__IPU1_CSI1_DATA12   		 0x10
+				MX6QDL_PAD_EIM_A18__IPU1_CSI1_DATA13   		 0x10
+				MX6QDL_PAD_EIM_A19__IPU1_CSI1_DATA14   		 0x10
+				MX6QDL_PAD_EIM_A20__IPU1_CSI1_DATA15   		 0x10
+				MX6QDL_PAD_EIM_A21__IPU1_CSI1_DATA16   		 0x10
+				MX6QDL_PAD_EIM_A22__IPU1_CSI1_DATA17   		 0x10
+				MX6QDL_PAD_EIM_A23__IPU1_CSI1_DATA18   		 0x10
+				MX6QDL_PAD_EIM_A24__IPU1_CSI1_DATA19   		 0x10
+				MX6QDL_PAD_EIM_DA10__IPU1_CSI1_DATA_EN 		 0x10
+				MX6QDL_PAD_EIM_D17__IPU1_CSI1_PIXCLK   		 0x10
+				MX6QDL_PAD_EIM_DA11__IPU1_CSI1_HSYNC   		 0x10
+				MX6QDL_PAD_EIM_DA12__IPU1_CSI1_VSYNC   		 0x10
+			>;
+		};
+	};
+
+};
-- 
1.9.1

