This is a school project
Writing Sap-1 components in VHDL and then compining them all in "sap" file 
the project team members are 
-Moaz Abdeljalil Salah --> Control Unit and the Compining process
-Nour Eldin Fares --> Memory Unit
-Yaser Ahmed Abdelhakim --> Alu Unit
-Mostafa Mohammed Elsayed --> Compining process
-Mostafa Mohammed Abdelmaged --> Program Counter
-Manar Mohammed Shaban --> B Register
-Nada Khaled Mohammed --> Out Register
-Hadeer Ibrahim Abdeldayem --> Memory Register
-Yasmen Emad Mohammed --> Instruction Register
Ø§Thank you
