// Seed: 3713145306
module module_0;
  assign id_1[1-1] = 1;
  tri id_2;
  always @(posedge 1) begin
    assert (id_2);
  end
  wire id_3;
  wire id_4;
  logic [7:0] id_5 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always_ff @* begin
    #1;
  end
  assign id_2[1] = 1 ? 1 : id_4[1'h0];
  wire id_5;
  module_0();
endmodule
module module_2 (
    output tri  id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  assign id_0 = id_2;
  module_0();
endmodule
