DDS_FILE_NAME_OPEN_HISTORY_0=D:\gitHub\ELECTRONICA-ANALOGICA-III\Analogica_3\1v35ma-V3.dds
DDS_FILE_NAME_OPEN_HISTORY_1=D:\gitHub\ELECTRONICA-ANALOGICA-III\Analogica_3\1v35ma-V2.dds
DDS_FILE_NAME_OPEN_HISTORY_2=D:\gitHub\ELECTRONICA-ANALOGICA-III\Analogica_31v35ma-V3.dds
DDS_FILE_NAME_OPEN_HISTORY_3=D:\gitHub\ELECTRONICA-ANALOGICA-III\Analogica_3\1v30ma-V2.dds
DDS_FILE_NAME_OPEN_HISTORY_4=D:\gitHub\ELECTRONICA-ANALOGICA-III\Analogica_3\prueba_mline.dds
DDS_FILE_NAME_OPEN_HISTORY_5=C:\Users\welcome\Analogica_3\1v30ma-V2.dds
DDS_FILE_NAME_OPEN_HISTORY_6=C:\Users\welcome\Analogica_3\1v30ma-V1.dds
DDS_FILE_NAME_OPEN_HISTORY_7=C:\Users\welcome\Analogica_31v30ma-V2.dds
DDS_FILE_NAME_OPEN_HISTORY_8=C:\Users\welcome\Analogica_31v30ma-V1.dds
DDS_FILE_NAME_OPEN_HISTORY_9=C:\Users\welcome\Analogica_3\cell_2.dds
