$WAVE4TIMED
$RESOLUTION 1000
I 1 "e#V3#regc4 01zx"
$S 1 1 clock
$S 2 1 rst
$S 3 1 read
$S 4 1 write
I 2 "e#V4#wirec4 01zx"
$S 5 2 read_mem
$S 6 2 write_mem
$S 7 2 grant_mem
$S 8 2 ready_mem
$S 9 2 grant_cache
I 3 "a#V10#[31:0]wire1 ricd31 0 e#V4#wirec4 01zx"
$BUS INOUT 42 3 32 "memory/databus"
$SC 41-10
$BUS S 75 3 32 0 7 cpu_
$SC 74-43
$BUS S 76 3 32 1 8 ache
$SC 41-10
$BUS S +99 3 32 "dut/mem_databus_rxd"
$SC +-1-77
I 4 "a#V9#[31:0]reg1 ricd31 0 e#V3#regc4 01zx"
$BUS S +65 4 32 16 2 t
$SC +-1-110
$BUS S +65 3 32 mem_adbus
$SC +-1-143
$BUS S +65 3 32 "dut/databus_rxd"
$SC +-1-176
$BUS S +65 4 32 12 2 t
$SC +-1-209
$S +33 2 cs
$S +1 2 rwbar
$S +1 2 ready_cache
$BUS INOUT +1 3 32 "dut/databus"
$SC 74-43
$ENDTIME 1000
$WAVES 1
=0 T 0
R 1 100 =1 T 10
$VALUES
R 2 50 1 0
V 1
1
$END
$WAVES 3
*0
$VALUES
V 1
0
$END
$WAVES 2
*0
R 1 2 =2 T 100
$VALUES
V 3
0
1
0
$END
$WAVES 4
*0
=3 T 410
=4 T 70
*1
$VALUES
R 2 2 0 1
$END
$WAVES 110-+31
*0
=5 D 0 1
=6 D 440 3
=7 D 20 2
$VALUES
V 4
x
z
0
z
$END
$WAVES +68-+31
*0
*5
$VALUES
V 2
x
z
$END
$WAVES 5
*0
=8 D 0 2
$VALUES
V 2
x
0
$END
$WAVES 243
*0
=9 D 100 2
$VALUES
V 2
x
0
$END
$WAVES 7
*0
=10 D 100 3
=11 D 340 3
$VALUES
V 3
x
0
1
$END
$WAVES 9
*0
*8
=12 D 420 2
$VALUES
V 3
x
0
1
$END
$WAVES 242
*0
*9
=13 D 340 2
=14 D 40 3
$VALUES
V 4
x
0
1
0
$END
$WAVES 8
*0
*9
=15 D 360 2
$VALUES
V 3
x
0
1
$END
$WAVES 244
*0
*8
=16 D 460 3
R 1 2 *7
$VALUES
V 1
x
R 2 2 0 1
$END
$WAVES 6
*0
*8
*12
*14
$VALUES
V 4
x
0
1
0
$END
$WAVES 145
*0
=17 D 440 4
=18 D 60 2
$VALUES
V 3
x
0
1
$END
$WAVES 10-41
*0
*8
*17
=19 D 20 3
$VALUES
V 4
x
z
0
z
$END
$WAVES +2-74
*0
*6
$VALUES
V 2
x
0
$END
$WAVES +3-+31 +68-+31
*0
$VALUES
V 1
z
$END
$WAVES 143 +1 +2-+28
*0
*17
$VALUES
V 2
x
0
$END
$ENDWAVE
