Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a37231bebaf649d5907b3a61c9a9eaa7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Speaker_Ach_replica_tb_behav xil_defaultlib.Speaker_Ach_replica_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 36 for port GPIO [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sim_1/new/Speaker_Ach_replica_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Speaker_Ach_replica_default
Compiling module xil_defaultlib.Speaker_Ach_replica_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Speaker_Ach_replica_tb_behav
