{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.3,
          "width": 0.3
        },
        "silk_line_width": 0.09999999999999999,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.09999999999999999,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.19999999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.01,
        "min_connection": 0.0248,
        "min_copper_edge_clearance": 0.102,
        "min_hole_clearance": 0.049999999999999996,
        "min_hole_to_hole": 0.04,
        "min_microvia_diameter": 0.254,
        "min_microvia_drill": 0.127,
        "min_resolved_spokes": 1,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.5,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.127,
        "min_track_width": 0.049999999999999996,
        "min_via_annular_width": 0.063,
        "min_via_diameter": 0.254,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_on_pad_in_zone": false,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        }
      ],
      "zones_allow_external_fillets": false
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "CM3568.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.06,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.097,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.3,
        "via_drill": 0.15,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.097,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "100OHM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "85OHM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90OHM",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.005,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "All Nets",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.005,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR4A_A",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DDR4A_B",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DQ_A",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "DQ_B",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ15_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ14_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ13_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ12_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ11_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ10_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ9_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ8_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ7_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ6_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ5_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ4_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ3_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ2_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ1_B"
      },
      {
        "netclass": "DQ_B",
        "pattern": "LPDDR4_DQ0_B"
      },
      {
        "netclass": "DDR4A_B",
        "pattern": "LPDDR4_A5_B"
      },
      {
        "netclass": "DDR4A_B",
        "pattern": "LPDDR4_A4_B"
      },
      {
        "netclass": "DDR4A_B",
        "pattern": "LPDDR4_A3_B"
      },
      {
        "netclass": "DDR4A_B",
        "pattern": "LPDDR4_A2_B"
      },
      {
        "netclass": "DDR4A_B",
        "pattern": "LPDDR4_A1_B"
      },
      {
        "netclass": "DDR4A_B",
        "pattern": "LPDDR4_A0_B"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI3_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI3_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI2_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI2_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI1_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI1_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI0_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PHY1_MDI0_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE30_REFCLK_IN_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE30_REFCLK_IN_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE20_TX_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE20_TX_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE20_RX_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE20_RX_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE20_REFCLK_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "PCIE20_REFCLK_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI3_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI3_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI2_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI2_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI1_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI1_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI0_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "MDI0_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TXCLK_PORT_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TXCLK_PORT_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TX2_PORT_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TX2_PORT_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TX1_PORT_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TX1_PORT_N"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TX0_PORT_P"
      },
      {
        "netclass": "100OHM",
        "pattern": "HDMI_TX0_PORT_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_OTG0_SSTX_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_OTG0_SSTX_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_OTG0_SSRX_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_OTG0_SSRX_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_OTG0_D_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_OTG0_D_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_HOST1_SSTX_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_HOST1_SSTX_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_HOST1_SSRX_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_HOST1_SSRX_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_HOST1_D_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB3_HOST1_D_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB2_HOST3_D_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB2_HOST3_D_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB2_HOST2_D_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "USB2_HOST2_D_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS1_B_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS1_B_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS1_A_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS1_A_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS0_B_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS0_B_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS0_A_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_DQS0_A_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_CLK_B_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_CLK_B_N"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_CLK_A_P"
      },
      {
        "netclass": "90OHM",
        "pattern": "LPDDR4_CLK_A_N"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_TX1_P"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_TX1_N"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_TX0_P"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_TX0_N"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_RX1_P"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_RX1_N"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_RX0_P"
      },
      {
        "netclass": "85OHM",
        "pattern": "PCIE30_RX0_N"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ0_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ1_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ10_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ11_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ12_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ13_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ14_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ15_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ2_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ3_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ4_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ5_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ6_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ7_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ8_A"
      },
      {
        "netclass": "DQ_A",
        "pattern": "LPDDR4_DQ9_A"
      },
      {
        "netclass": "DDR4A_A",
        "pattern": "LPDDR4_A0_A"
      },
      {
        "netclass": "DDR4A_A",
        "pattern": "LPDDR4_A1_A"
      },
      {
        "netclass": "DDR4A_A",
        "pattern": "LPDDR4_A2_A"
      },
      {
        "netclass": "DDR4A_A",
        "pattern": "LPDDR4_A3_A"
      },
      {
        "netclass": "DDR4A_A",
        "pattern": "LPDDR4_A4_A"
      },
      {
        "netclass": "DDR4A_A",
        "pattern": "LPDDR4_A5_A"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "plot": "../../../Fabrication outputs project/RK3568 Outputs/Gerber/",
      "pos_files": "../../../RK3568 Outputs/Component Placements/",
      "specctra_dsn": "",
      "step": "",
      "svg": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "bom_fmt_presets": [],
    "bom_fmt_settings": {
      "field_delimiter": ",",
      "keep_line_breaks": false,
      "keep_tabs": false,
      "name": "CSV",
      "ref_delimiter": ",",
      "ref_range_delimiter": "",
      "string_delimiter": "\""
    },
    "bom_presets": [],
    "bom_settings": {
      "exclude_dnp": false,
      "fields_ordered": [
        {
          "group_by": false,
          "label": "Reference",
          "name": "Reference",
          "show": true
        },
        {
          "group_by": true,
          "label": "DNP",
          "name": "${DNP}",
          "show": true
        },
        {
          "group_by": true,
          "label": "Value",
          "name": "Value",
          "show": true
        },
        {
          "group_by": false,
          "label": "MPN",
          "name": "MPN",
          "show": true
        },
        {
          "group_by": false,
          "label": "Qty",
          "name": "${QUANTITY}",
          "show": true
        },
        {
          "group_by": true,
          "label": "Footprint",
          "name": "Footprint",
          "show": true
        },
        {
          "group_by": false,
          "label": "#",
          "name": "${ITEM_NUMBER}",
          "show": false
        },
        {
          "group_by": false,
          "label": "ALTIUM_VALUE",
          "name": "ALTIUM_VALUE",
          "show": false
        },
        {
          "group_by": false,
          "label": "ARROW PART NUMBER",
          "name": "ARROW PART NUMBER",
          "show": false
        },
        {
          "group_by": false,
          "label": "ARROW PRICE/STOCK",
          "name": "ARROW PRICE/STOCK",
          "show": false
        },
        {
          "group_by": false,
          "label": "DATASHEET LINK",
          "name": "DATASHEET LINK",
          "show": false
        },
        {
          "group_by": false,
          "label": "HEIGHT",
          "name": "HEIGHT",
          "show": false
        },
        {
          "group_by": false,
          "label": "MANUFACTURER_NAME",
          "name": "MANUFACTURER_NAME",
          "show": false
        },
        {
          "group_by": false,
          "label": "MANUFACTURER_PART_NUMBER",
          "name": "MANUFACTURER_PART_NUMBER",
          "show": false
        },
        {
          "group_by": false,
          "label": "MF",
          "name": "MF",
          "show": false
        },
        {
          "group_by": false,
          "label": "MOUSER PART NUMBER",
          "name": "MOUSER PART NUMBER",
          "show": false
        },
        {
          "group_by": false,
          "label": "MOUSER PRICE/STOCK",
          "name": "MOUSER PRICE/STOCK",
          "show": false
        },
        {
          "group_by": false,
          "label": "MOUSER TESTING PART NUMBER",
          "name": "MOUSER TESTING PART NUMBER",
          "show": false
        },
        {
          "group_by": false,
          "label": "MOUSER TESTING PRICE/STOCK",
          "name": "MOUSER TESTING PRICE/STOCK",
          "show": false
        },
        {
          "group_by": false,
          "label": "PACKAGE",
          "name": "PACKAGE",
          "show": false
        },
        {
          "group_by": false,
          "label": "Description",
          "name": "Description",
          "show": false
        },
        {
          "group_by": false,
          "label": "Datasheet",
          "name": "Datasheet",
          "show": false
        },
        {
          "group_by": false,
          "label": "MPN",
          "name": "Field-1",
          "show": false
        }
      ],
      "filter_string": "",
      "group_symbols": true,
      "name": "",
      "sort_asc": false,
      "sort_field": "Reference"
    },
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "operating_point_overlay_i_precision": 3,
      "operating_point_overlay_i_range": "~A",
      "operating_point_overlay_v_precision": 3,
      "operating_point_overlay_v_range": "~V",
      "overbar_offset_ratio": 1.23,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_dissipations": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "2185c78a-a66a-4a14-914c-76c64e454ad2",
      "EMMC"
    ],
    [
      "b0ae77bf-f711-405d-8b67-f9d9eca1a2c6",
      "ETHERNET"
    ],
    [
      "706d3824-a9e3-46bc-88dc-60b0726bb383",
      "FLASH_POWER_MANAGE"
    ],
    [
      "596ed6af-fdd2-43a3-833d-f6abbedc4bf4",
      "IO_CONNECTORS"
    ],
    [
      "b8f6d5d1-52e6-4203-954b-b11d77fd0ca5",
      "LPDDR4X_1X32bit_200P"
    ],
    [
      "420c86a4-1b7f-44c3-a419-0e83d145ac1a",
      "MicroSD_CARD"
    ],
    [
      "c3828e39-1e70-4145-8456-b49dbec7405c",
      "POWER_CPU_RTC"
    ],
    [
      "4811cf8f-c98b-4111-b8b2-b19ba0f414fb",
      "POWER_PMIC"
    ],
    [
      "d46212ee-e082-4af4-a19a-74a810dc6bbc",
      "RK3568"
    ],
    [
      "26bd53d0-4746-4d91-9740-47783c6ac0ac",
      "RK3568_AUDIO_INTERFACE"
    ],
    [
      "78d1b0e9-67a9-4057-a906-a81b45f22940",
      "RK3568_DDR"
    ],
    [
      "a471e4fb-2a04-4261-b944-a64b0baa361b",
      "RK3568_FLASH_SD_CONTROLLER"
    ],
    [
      "c2ab86ea-11d5-4b8f-8e7c-cbe88de9e52f",
      "RK3568_OSC_PLL_PMUIO"
    ],
    [
      "fc848e41-1bf9-429a-84f7-cb0485f0a9b1",
      "RK3568_POWER_GND"
    ],
    [
      "aaad7e54-7c58-440c-ae39-d8b254344d0d",
      "RK3568_SARADC_GPIO"
    ],
    [
      "544ce9fd-8797-4516-919e-8e81e2b5f501",
      "RK3568_USB_PCIe_SATA"
    ],
    [
      "226e3dff-b90e-4274-9230-07996d249b46",
      "RK3568_VI_INTERFACE"
    ],
    [
      "3076567b-d068-43c9-9433-6beb4c181953",
      "RK3568_VO_INTERFACE_1"
    ],
    [
      "4341972d-c3e7-4d7f-9365-536fd6983536",
      "RK3568_VO_INTERFACE_2"
    ],
    [
      "2528f1d8-fa49-4af0-9aa8-948b6e5c7274",
      "SARADC_KEY"
    ],
    [
      "7a109833-786b-4eff-b331-1b78a462e399",
      ""
    ]
  ],
  "text_variables": {}
}
