INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/combinational.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/div_stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/div_stage2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_stage2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/ecc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ecc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/encrypt_y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_y
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/mul_stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/mul_stage2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_stage2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/square.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/top_ecc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ecc
WARNING: [VRFC 10-3248] data object 'data_in' is already declared [E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/top_ecc.v:23]
WARNING: [VRFC 10-9364] second declaration of 'data_in' is ignored [E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sources_1/new/ECC-Encryption-System-master/top_ecc.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ECC/ECC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
