-- uROM Test File for part 2
-- 8-bit control signals
WIDTH=17;
DEPTH=256;
ADDRESS_RADIX=HEX;
DATA_RADIX=BIN;
CONTENT BEGIN
[0..FF]: 00000000000000000;
-- uop
-- 01234567M01234567
00: 00000000000000001; -- control signal (cs) = 00000000, next address (na) = 0x01
01: 10000001000000010; -- cs = 10000001, na = 0x02, Load MAR from sw, MAR = 0x54
02: 01000010000000011; -- cs = 01000010, na = 0x03, MDR <- M[MAR], MDR = 0xFC
03: 10000011000000100; -- cs = 10000011, na = 0x04, Load MAR from sw, MAR = 0x55
04: 01000100000000101; -- cs = 01000100, na = 0x05, MDR <- M[MAR], MDR = 0xDD
05: 10000101000000110; -- cs = 10000101, na = 0x06, Load MAR from sw, MAR = 0x56
06: 00100110000000111; -- cs = 00100110, na = 0x07, M[MAR] <- MDR
07: 10000111000001000; -- cs = 10000111, na = 0x08, Load MAR from sw, MAR = 0X54
08: 01001000000001001; -- cs = 01001000, na = 0x09, MDR <- M[MAR], MDR = 0xFC
09: 10001001000001010; -- cs = 10001001, na = 0x0A, Load MAR from sw, MAR = 0x56
0A: 01001010000000000; -- cs = 01001010, na = 0x00, MDR <- M[MAR], MDR = 0xDD
END;