Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: lab5dpath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5dpath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5dpath"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : lab5dpath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/mult12x12.v" in library work
Compiling verilog file "lab5dpath.v" in library work
Module <mult12x12> compiled
Module <lab5dpath> compiled
No errors in compilation
Analysis of file <"lab5dpath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab5dpath> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab5dpath>.
WARNING:Xst:2211 - "ipcore_dir/mult12x12.v" line 62: Instantiating black box module <mult12x12>.
Module <lab5dpath> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <i1> in unit <lab5dpath>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <i1> in unit <lab5dpath>.
    Set property "SYN_NOPRUNE = 1" for unit <mult12x12>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lab5dpath>.
    Related source file is "lab5dpath.v".
WARNING:Xst:646 - Signal <m<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m<10:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <pstate> of Case statement line 121 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <pstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <pstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <sregb> of Case statement line 71 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <sregb> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <sregb>.
    Using one-hot encoding for signal <s>.
    Found 1-bit register for signal <ordy>.
    Found 12-bit adder for signal <add>.
    Found 12-bit register for signal <aq>.
    Found 12-bit register for signal <bq>.
    Found 12-bit register for signal <k>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <lab5dpath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 12-bit register                                       : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pstate/FSM> on signal <pstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <ipcore_dir/mult12x12.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mult12x12> for timing and area information for instance <i1>.
WARNING:Xst:1710 - FF/Latch <k_0> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_1> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_2> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_3> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_4> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_5> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_6> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_7> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_9> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <k_0> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_1> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_2> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_3> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_4> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_5> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_6> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_7> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_9> (without init value) has a constant value of 0 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab5dpath> ...
WARNING:Xst:1710 - FF/Latch <k_10> (without init value) has a constant value of 1 in block <lab5dpath>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5dpath, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab5dpath.ngr
Top Level Output File Name         : lab5dpath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 55
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 14
#      LUT3                        : 15
#      MUXCY                       : 11
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 29
#      FD                          : 1
#      FDC                         : 2
#      FDCE                        : 1
#      FDE                         : 24
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       23  out of    960     2%  
 Number of Slice Flip Flops:             29  out of   1920     1%  
 Number of 4 input LUTs:                 30  out of   1920     1%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.737ns (Maximum Frequency: 148.440MHz)
   Minimum input arrival time before clock: 7.329ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.737ns (frequency: 148.440MHz)
  Total number of paths / destination ports: 432 / 54
-------------------------------------------------------------------------
Delay:               6.737ns (Levels of Logic = 4)
  Source:            k_11 (FF)
  Destination:       bq_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: k_11 to bq_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.514   0.602  k_11 (k_11)
     begin scope: 'i1'
     begin scope: 'blk00000001'
     SEC:in->out           2   4.331   0.410  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'i1'
     LUT3:I2->O            1   0.612   0.000  bd<11>1 (bd<11>)
     FDE:D                     0.268          bq_11
    ----------------------------------------
    Total                      6.737ns (5.725ns logic, 1.012ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 347 / 29
-------------------------------------------------------------------------
Offset:              7.329ns (Levels of Logic = 5)
  Source:            din<9> (PAD)
  Destination:       bq_6 (FF)
  Destination Clock: clk rising

  Data Path: din<9> to bq_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.602  din_9_IBUF (din_9_IBUF)
     begin scope: 'i1'
     begin scope: 'blk00000001'
     SEC:in->out           2   4.331   0.410  sec_inst (sec_net)
     end scope: 'blk00000001'
     end scope: 'i1'
     LUT3:I2->O            1   0.612   0.000  bd<11>1 (bd<11>)
     FDE:D                     0.268          bq_11
    ----------------------------------------
    Total                      7.329ns (6.317ns logic, 1.012ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            bq_11 (FF)
  Destination:       dout<9> (PAD)
  Source Clock:      clk rising

  Data Path: bq_11 to dout<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  bq_11 (bq_11)
     OBUF:I->O                 3.169          dout_9_OBUF (dout<9>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to i1.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to i1.


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.57 secs
 
--> 

Total memory usage is 259228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    2 (   0 filtered)

