library ieee;
use ieee.std_logic.all;

entity counter is
port(
count_out:out std_logic_vector(3 downto 0);
RST,CLK:in std_logic
);
end entity;

architecture behavioral of counter is
signal count:std_logic_vector(3 downto 0);
begin
process(clk) begin
if rising_edge(clk) then
count<=count+1; 
end if;
end process;

end behavrioral;