module mux(
			input sel,
			input [3:0] data1,data2,
			output reg[3:0] data_out);
		always@(*) begin
			if (sel==0) begin
				data_out=data1;
			end
			else begin
				data_out=data2;
			end;
		end
endmodule