Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/university/3991/fpga/homeworks/convert_to_capital_or_small/test_convert_to_small_or_capital_isim_beh.exe" -prj "E:/university/3991/fpga/homeworks/convert_to_capital_or_small/test_convert_to_small_or_capital_beh.prj" "work.test_convert_to_small_or_capital" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/university/3991/fpga/homeworks/convert_to_capital_or_small/convert_to_capital_or_small.v" into library work
Analyzing Verilog file "E:/university/3991/fpga/homeworks/convert_to_capital_or_small/test_convert_to_small_or_capital.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module convert_to_capital_or_small
Compiling module test_convert_to_small_or_capital
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/university/3991/fpga/homeworks/convert_to_capital_or_small/test_convert_to_small_or_capital_isim_beh.exe
Fuse Memory Usage: 27396 KB
Fuse CPU Usage: 499 ms
