INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_programmed/Vivado/Vivado_file/FIFO/FIFO.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_programmed/Vivado/Vivado_file/FIFO/FIFO.srcs/sources_1/new/fifo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code_programmed/Vivado/Vivado_file/FIFO/FIFO.srcs/sim_1/new/fifo_test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_test1
