Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  Sumador4bits.vho
Sim SDF file          :  Sumador4bits__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Sumador4bits_run_msim_gate_vhdl.do already exists - backing up current file as Sumador4bits_run_msim_gate_vhdl.do.bak
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do Sumador4bits_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {Sumador4bits.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 16:23:59 on Feb 19,2024
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Sumador4bits.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package altera_lnsim_components
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack
ModelSim-Altera Info: # -- Loading package cyclonev_components
ModelSim-Altera Info: # -- Compiling entity sumador4bits
ModelSim-Altera Info: # -- Compiling architecture structure of sumador4bits
ModelSim-Altera Info: # End time: 16:23:59 on Feb 19,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 16:24:00 on Feb 19,2024
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Compiling entity sumador4bits_tb
ModelSim-Altera Info: # -- Compiling architecture testbench of sumador4bits_tb
ModelSim-Altera Info: # -- Loading package altera_lnsim_components
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack
ModelSim-Altera Info: # -- Loading package cyclonev_components
ModelSim-Altera Info: # -- Loading entity sumador4bits
ModelSim-Altera Info: # End time: 16:24:00 on Feb 19,2024, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L altera -L altera_lnsim -L cyclonev -L gate_work -L work -voptargs="+acc"  sumador4bits_tb
ModelSim-Altera Info: # vsim -t 1ps -L altera -L altera_lnsim -L cyclonev -L gate_work -L work -voptargs=""+acc"" sumador4bits_tb 
ModelSim-Altera Info: # Start time: 16:24:00 on Feb 19,2024
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading altera_lnsim.altera_lnsim_components
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_atom_pack(body)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_components
ModelSim-Altera Info: # Loading work.sumador4bits_tb(testbench)
ModelSim-Altera Info: # Loading work.sumador4bits(structure)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_obuf(arch)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_io_ibuf(arch)
ModelSim-Altera Info: # Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # End time: 16:24:38 on Feb 19,2024, Elapsed time: 0:00:38
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
