
---------- Begin Simulation Statistics ----------
final_tick                                 1182113200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187513                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   330003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.48                       # Real time elapsed on the host
host_tick_rate                               94706914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340488                       # Number of instructions simulated
sim_ops                                       4119033                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001182                       # Number of seconds simulated
sim_ticks                                  1182113200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               485114                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25282                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            515401                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             266592                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          485114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           218522                       # Number of indirect misses.
system.cpu.branchPred.lookups                  550569                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15698                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12584                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2677000                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2116015                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25379                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401504                       # Number of branches committed
system.cpu.commit.bw_lim_events                680318                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          910260                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340488                       # Number of instructions committed
system.cpu.commit.committedOps                4119033                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2543021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.619740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1181453     46.46%     46.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       223959      8.81%     55.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       198071      7.79%     63.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       259220     10.19%     73.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       680318     26.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2543021                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92479                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4048112                       # Number of committed integer instructions.
system.cpu.commit.loads                        554406                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22496      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231520     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3657      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14325      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15288      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13484      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1162      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533088     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200519      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21318      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4119033                       # Class of committed instruction
system.cpu.commit.refs                         767548                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340488                       # Number of Instructions Simulated
system.cpu.committedOps                       4119033                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.262679                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.262679                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8133                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32421                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47413                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4391                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1029281                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5254700                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   347624                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1298038                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25457                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90707                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      640936                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2138                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      233124                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                      550569                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    291060                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2382672                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4710                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3131262                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           705                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50914                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186300                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             382126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             282290                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.059547                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2791107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.982594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1282212     45.94%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93699      3.36%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66997      2.40%     51.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86856      3.11%     54.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1261343     45.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2791107                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    152542                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    82726                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245002000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245001600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245001600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245001600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245001600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245001600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       646800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       646800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5801600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5857200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5792400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5829200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     88866400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     88863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     88855600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     88878800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1869649200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30022                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   433465                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.579179                       # Inst execution rate
system.cpu.iew.exec_refs                       875166                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     233006                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  694594                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                674196                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                930                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               596                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               244326                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5029233                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                642160                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36016                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4666921                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3234                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25457                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15275                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           601                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45021                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          274                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119788                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31183                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21381                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8641                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6395065                       # num instructions consuming a value
system.cpu.iew.wb_count                       4644073                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572446                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3660830                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.571447                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4651379                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7202569                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3972426                       # number of integer regfile writes
system.cpu.ipc                               0.791967                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.791967                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28814      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3675026     78.14%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4392      0.09%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41378      0.88%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5212      0.11%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1254      0.03%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6920      0.15%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17936      0.38%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17035      0.36%     80.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14065      0.30%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2245      0.05%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               625812     13.31%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              221656      4.71%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27134      0.58%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14061      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4702940                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  109185                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              219754                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       105699                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             149149                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4564941                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11996583                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4538374                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5790359                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5028134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4702940                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1099                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          910189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19353                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            357                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1350497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2791107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.684973                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663801                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1191442     42.69%     42.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              207187      7.42%     50.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              341519     12.24%     62.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              391121     14.01%     76.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              659838     23.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2791107                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.591367                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      291177                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           368                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11263                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4400                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               674196                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              244326                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1780236                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2955284                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  842629                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5529661                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               18                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47291                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   399200                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15627                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4783                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13492638                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5176873                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6956888                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1328560                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74691                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25457                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175540                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1427204                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            187235                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8171480                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19721                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                882                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210096                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            934                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6891996                       # The number of ROB reads
system.cpu.rob.rob_writes                    10307623                       # The number of ROB writes
system.cpu.timesIdled                            1600                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38338                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          699                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            699                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              129                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23174                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8182                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1447                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12203                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13650                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13650    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13650                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11446629                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29635271                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17609                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4142                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23996                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                975                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2200                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2200                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17609                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8311                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49834                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58145                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1446784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10588                       # Total snoops (count)
system.l2bus.snoopTraffic                       86080                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30395                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014805                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120774                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29945     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30395                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20343199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19023411                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3428799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       287513                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           287513                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       287513                       # number of overall hits
system.cpu.icache.overall_hits::total          287513                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3546                       # number of overall misses
system.cpu.icache.overall_misses::total          3546                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176874400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176874400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176874400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176874400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       291059                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       291059                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       291059                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       291059                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49879.977439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49879.977439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49879.977439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49879.977439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          689                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          689                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          689                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          689                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2857                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2857                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2857                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143834400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143834400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143834400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143834400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009816                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009816                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009816                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009816                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50344.557228                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50344.557228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50344.557228                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50344.557228                       # average overall mshr miss latency
system.cpu.icache.replacements                   2600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       287513                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          287513                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3546                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176874400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176874400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       291059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       291059                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49879.977439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49879.977439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          689                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          689                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143834400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143834400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009816                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50344.557228                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50344.557228                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.649565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              245061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             94.217993                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.649565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            584975                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           584975                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       773292                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           773292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       773292                       # number of overall hits
system.cpu.dcache.overall_hits::total          773292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34596                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34596                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34596                       # number of overall misses
system.cpu.dcache.overall_misses::total         34596                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1682604400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1682604400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1682604400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1682604400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       807888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       807888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       807888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       807888                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042823                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042823                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042823                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48635.807608                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48635.807608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48635.807608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48635.807608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.424899                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1761                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2800                       # number of writebacks
system.cpu.dcache.writebacks::total              2800                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22035                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22035                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22035                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22035                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12561                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12561                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16953                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581405600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581405600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581405600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251226088                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    832631688                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015548                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015548                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015548                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020984                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46286.569541                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46286.569541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46286.569541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57200.839709                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49114.120687                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       562268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570693200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570693200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       594629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       594629                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48536.608881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48536.608881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472436400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472436400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45601.969112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45601.969112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211024                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111911200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111911200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010480                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010480                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50072.125280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50072.125280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2201                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    108969200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    108969200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010321                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49508.950477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49508.950477                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4392                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4392                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251226088                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251226088                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57200.839709                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57200.839709                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.891735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              640658                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.222125                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.620372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.271363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724239                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          660                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1632728                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1632728                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             897                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4885                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          921                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6703                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            897                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4885                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          921                       # number of overall hits
system.l2cache.overall_hits::total               6703                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1957                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7675                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3471                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13103                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1957                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7675                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3471                       # number of overall misses
system.l2cache.overall_misses::total            13103                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132839600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524940400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241059985                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898839985                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132839600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524940400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241059985                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898839985                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2854                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12560                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4392                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19806                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2854                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12560                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4392                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19806                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.685704                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611067                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.790301                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661567                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.685704                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611067                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.790301                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661567                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67879.202862                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68396.143322                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69449.721982                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68598.029840                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67879.202862                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68396.143322                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69449.721982                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68598.029840                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             29                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            29                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1957                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7663                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3454                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13074                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1957                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7663                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3454                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13650                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117183600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463076800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212511601                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792772001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117183600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463076800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212511601                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35738233                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    828510234                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.685704                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610111                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.786430                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660103                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.685704                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610111                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.786430                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689185                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59879.202862                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60430.223150                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61526.230747                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60637.295472                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59879.202862                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60430.223150                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61526.230747                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62045.543403                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60696.720440                       # average overall mshr miss latency
system.l2cache.replacements                      9610                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2800                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2800                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2800                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2800                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          351                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          576                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          576                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35738233                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35738233                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62045.543403                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62045.543403                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          749                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              749                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1451                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1451                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     99924400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     99924400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2200                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2200                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.659545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.659545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68865.885596                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68865.885596                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1447                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1447                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     88270400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     88270400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.657727                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.657727                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61002.349689                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61002.349689                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          897                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4136                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          921                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5954                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1957                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6224                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3471                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11652                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132839600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425016000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241059985                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798915585                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4392                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.685704                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600772                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.790301                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.661820                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67879.202862                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68286.632391                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69449.721982                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68564.674305                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1957                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6216                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3454                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11627                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117183600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374806400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212511601                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704501601                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.685704                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.786430                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660400                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59879.202862                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60297.039897                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61526.230747                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60591.863851                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3743.861863                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26478                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9610                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.755255                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.543614                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   339.519491                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2325.443533                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   919.478130                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   145.877095                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.082891                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.567735                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224482                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035615                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.914029                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1126                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2970                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2640                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.274902                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.725098                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320314                       # Number of tag accesses
system.l2cache.tags.data_accesses              320314                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1182113200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125248                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1957                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7663                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3454                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13650                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105952628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          414877357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    187000703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31184831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              739015519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105952628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105952628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72656324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72656324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72656324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105952628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         414877357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    187000703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31184831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             811671843                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1447033600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1164451                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                  1966516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.55                       # Real time elapsed on the host
host_tick_rate                              104034991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2964859                       # Number of instructions simulated
sim_ops                                       5007547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000265                       # Number of seconds simulated
sim_ticks                                   264920400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                34566                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               392                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             34521                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              33896                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           34566                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              670                       # Number of indirect misses.
system.cpu.branchPred.lookups                   34682                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      75                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1865209                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   329646                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               392                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33276                       # Number of branches committed
system.cpu.commit.bw_lim_events                 67153                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           15368                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               624371                       # Number of instructions committed
system.cpu.commit.committedOps                 888514                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       656946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.352492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.161882                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       101762     15.49%     15.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       421396     64.14%     79.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1399      0.21%     79.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65236      9.93%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        67153     10.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       656946                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    888018                       # Number of committed integer instructions.
system.cpu.commit.loads                         98569                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          336      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           723744     81.46%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           98447     11.08%     92.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          65522      7.37%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            888514                       # Class of committed instruction
system.cpu.commit.refs                         164163                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      624371                       # Number of Instructions Simulated
system.cpu.committedOps                        888514                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.060749                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.060749                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                358368                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 907124                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    74647                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     58664                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    397                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                168929                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       98902                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       65690                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       34682                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     68123                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        591895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   218                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         642865                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     794                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.052366                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              68713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              33971                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.970654                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             661005                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.386052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.793700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   381957     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    49483      7.49%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17469      2.64%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    16618      2.51%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   195478     29.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               661005                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       748                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      489                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     48431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     48431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     48431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     48431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     48431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     48431200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        27600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        27600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     16464800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     16467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     16466400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     16468000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      356625600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  423                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    33437                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.346361                       # Inst execution rate
system.cpu.iew.exec_refs                       164586                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      65690                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5123                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                100556                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                15                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66506                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              903882                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 98896                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               280                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                891696                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    397                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    29                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            32442                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1987                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          913                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2415197                       # num instructions consuming a value
system.cpu.iew.wb_count                        891601                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.310106                       # average fanout of values written-back
system.cpu.iew.wb_producers                    748967                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.346217                       # insts written-back per cycle
system.cpu.iew.wb_sent                         891642                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2071175                       # number of integer regfile reads
system.cpu.int_regfile_writes                  791788                       # number of integer regfile writes
system.cpu.ipc                               0.942730                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.942730                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               412      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                726469     81.44%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.01%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  53      0.01%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   96      0.01%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.01%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 46      0.01%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                98713     11.07%     92.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               65628      7.36%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             247      0.03%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             77      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 891976                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     694                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1396                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          608                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1324                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 890870                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2443626                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       890993                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            917931                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     903862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    891976                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           15368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                65                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        63109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        661005                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.349424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.839095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94128     14.24%     14.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              303570     45.93%     60.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203163     30.74%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               58496      8.85%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1648      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          661005                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.346783                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       68123                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             66049                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            65485                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               100556                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66506                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  231735                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           662301                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  101935                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1118082                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 231933                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   122895                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    174                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               4236000                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 905546                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1139744                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    171372                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    123                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    397                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                264098                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    21661                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1327                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2105293                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            308                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 25                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    384314                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1493675                       # The number of ROB reads
system.cpu.rob.rob_writes                     1811827                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           66                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            132                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            70                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer2.occupancy               36000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              75000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  66                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                85                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             66                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     198                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                37                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                103                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019417                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.138662                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      101     98.06%     98.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  103                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63598                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       264920400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        68090                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            68090                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        68090                       # number of overall hits
system.cpu.icache.overall_hits::total           68090                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1422000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1422000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1422000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1422000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        68123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        68123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        68123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        68123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000484                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43090.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43090.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1248800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1248800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1248800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1248800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000426                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000426                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000426                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000426                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43062.068966                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43062.068966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43062.068966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43062.068966                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        68090                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           68090                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1422000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1422000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        68123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        68123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1248800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1248800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43062.068966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43062.068966                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2442                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.206897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            136275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           136275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       131983                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           131983                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       131983                       # number of overall hits
system.cpu.dcache.overall_hits::total          131983                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2734400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2734400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2734400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2734400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       132051                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       132051                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       132051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       132051                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000515                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000515                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000515                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000515                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40211.764706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40211.764706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40211.764706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40211.764706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           34                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1390400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1390400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1390400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1417996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000257                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40894.117647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40894.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40894.117647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38324.216216                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        66389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           66389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2734400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2734400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        66457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        66457                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001023                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40211.764706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40211.764706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1390400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1390400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40894.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40894.117647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        65594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          65594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        65594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        65594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27596                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4498                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.567568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   817.989752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   206.010248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.201182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          818                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            264139                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           264139                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                35                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               35                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1113200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1215200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2328400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1113200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1215200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2328400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.586207                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.529412                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530303                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.586207                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.529412                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530303                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65482.352941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67511.111111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66525.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65482.352941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67511.111111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66525.714286                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       977200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1071200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2048400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       977200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1071200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2048400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.586207                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530303                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.586207                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.530303                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57482.352941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59511.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58525.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57482.352941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59511.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58525.714286                       # average overall mshr miss latency
system.l2cache.replacements                        37                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1113200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1215200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2328400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.586207                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.529412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530303                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65482.352941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67511.111111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66525.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       977200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1071200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2048400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.586207                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530303                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57482.352941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59511.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58525.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    101                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   37                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.729730                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.002748                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1038.856209                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1904.098855                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   984.042188                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          135                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.253627                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464868                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1121                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2975                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1084                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2729                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273682                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726318                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1093                       # Number of tag accesses
system.l2cache.tags.data_accesses                1093                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    264920400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            4106894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            4348476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                8455370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       4106894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           4106894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1207910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1207910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1207910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           4106894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           4348476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9663280                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1568114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1977602                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  3383692                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.65                       # Real time elapsed on the host
host_tick_rate                               73161400                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3272734                       # Number of instructions simulated
sim_ops                                       5599882                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000121                       # Number of seconds simulated
sim_ticks                                   121080400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63877                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2310                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62327                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30410                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           63877                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33467                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72207                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4768                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1976                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    346406                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   201839                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2347                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62996                       # Number of branches committed
system.cpu.commit.bw_lim_events                 95979                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           44557                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307875                       # Number of instructions committed
system.cpu.commit.committedOps                 592335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       266697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.221004                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.607408                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        59421     22.28%     22.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        47340     17.75%     40.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30792     11.55%     51.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33165     12.44%     64.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95979     35.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       266697                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575230                       # Number of committed integer instructions.
system.cpu.commit.loads                         72205                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452781     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69322     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45406      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592335                       # Class of committed instruction
system.cpu.commit.refs                         118679                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307875                       # Number of Instructions Simulated
system.cpu.committedOps                        592335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.983194                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.983194                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           70                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          203                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          350                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            18                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26271                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 655011                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    66114                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    181605                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2368                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3356                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       76426                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48615                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       72207                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     53240                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        211804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   441                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         343099                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           246                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4736                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238542                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              65248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              35178                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.133458                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             279714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.381758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.840489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    89597     32.03%     32.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22761      8.14%     40.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7807      2.79%     42.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10360      3.70%     46.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   149189     53.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               279714                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     35996                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19107                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31678800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31678800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31678800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       677200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       677200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       126800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1362800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1464000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1466000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12601600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12584000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12597600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12576000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      248051200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2839                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65166                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.046538                       # Inst execution rate
system.cpu.iew.exec_refs                       124384                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48494                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   17217                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 78364                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                44                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50758                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              636882                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 75890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4078                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                619489                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   653                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2368                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   716                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5011                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6161                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4284                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2634                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            205                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    702508                       # num instructions consuming a value
system.cpu.iew.wb_count                        617912                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619210                       # average fanout of values written-back
system.cpu.iew.wb_producers                    435000                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.041328                       # insts written-back per cycle
system.cpu.iew.wb_sent                         618325                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   928162                       # number of integer regfile reads
system.cpu.int_regfile_writes                  486628                       # number of integer regfile writes
system.cpu.ipc                               1.017093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.017093                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3439      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                475177     76.20%     76.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3108      0.50%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   278      0.04%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1029      0.17%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.04%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  138      0.02%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3431      0.55%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3449      0.55%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7180      1.15%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.03%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                73737     11.83%     91.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47779      7.66%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3201      0.51%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1180      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 623564                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22412                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               44861                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22206                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              24477                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 597713                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1483925                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       595706                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            656985                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     636576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    623564                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 306                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           44557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1941                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        52825                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        279714                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.229291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.520855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               60274     21.55%     21.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36034     12.88%     34.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               44605     15.95%     50.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               56884     20.34%     70.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               81917     29.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          279714                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.060000                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       53282                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            73                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2373                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              612                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                78364                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50758                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  258300                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           302701                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   19444                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682509                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1068                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68385                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    44                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1648586                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 648980                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              738226                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    182233                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2450                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2368                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4887                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    55741                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             37704                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           973706                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2397                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5601                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       807610                       # The number of ROB reads
system.cpu.rob.rob_writes                     1286943                       # The number of ROB writes
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1873                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              412                       # Transaction distribution
system.membus.trans_dist::ReadExReq                49                       # Transaction distribution
system.membus.trans_dist::ReadExResp               49                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           421                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 470                       # Request fanout histogram
system.membus.reqLayer2.occupancy              414843                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1016757                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 842                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           190                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1226                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 94                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                94                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            843                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1618                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1191                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2809                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    70080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               480                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1417                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035286                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.184566                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1367     96.47%     96.47% # Request fanout histogram
system.l2bus.snoop_fanout::1                       50      3.53%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1417                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              476400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               893147                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              647199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       121080400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        52576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            52576                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        52576                       # number of overall hits
system.cpu.icache.overall_hits::total           52576                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          664                       # number of overall misses
system.cpu.icache.overall_misses::total           664                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25884800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25884800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25884800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25884800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        53240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        53240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        53240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        53240                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012472                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012472                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012472                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012472                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38983.132530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38983.132530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38983.132530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38983.132530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          124                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20203600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20203600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20203600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20203600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010143                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010143                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010143                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010143                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37414.074074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37414.074074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37414.074074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37414.074074                       # average overall mshr miss latency
system.cpu.icache.replacements                    539                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        52576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           52576                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           664                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25884800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25884800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        53240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        53240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012472                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38983.132530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38983.132530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20203600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20203600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37414.074074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37414.074074                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              164101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            206.416352                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            107019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           107019                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117360                       # number of overall hits
system.cpu.dcache.overall_hits::total          117360                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            598                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          598                       # number of overall misses
system.cpu.dcache.overall_misses::total           598                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24212400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24212400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24212400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24212400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117958                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40488.963211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40488.963211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40488.963211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40488.963211                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                40                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          159                       # number of writebacks
system.cpu.dcache.writebacks::total               159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          252                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          346                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           51                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13220400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13220400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13220400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3166347                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16386747                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003366                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38209.248555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38209.248555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38209.248555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62085.235294                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41276.440806                       # average overall mshr miss latency
system.cpu.dcache.replacements                    397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20235200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20235200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40149.206349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40149.206349                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9318400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9318400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36977.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36977.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           94                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3977200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3977200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42310.638298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42310.638298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3902000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3902000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41510.638298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41510.638298                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           51                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3166347                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3166347                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62085.235294                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 62085.235294                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              394866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            277.878958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   839.113759                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   184.886241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.819447                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.180553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.151367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            236313                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           236313                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             279                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             179                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 466                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            279                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            179                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                466                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           261                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           167                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               471                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          261                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          167                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           43                       # number of overall misses
system.l2cache.overall_misses::total              471                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17208000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11256800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3072756                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31537556                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17208000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11256800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3072756                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31537556                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          540                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          346                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           51                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             937                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          540                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          346                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           51                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            937                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.483333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.482659                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.843137                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.502668                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.483333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.482659                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.843137                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.502668                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65931.034483                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67405.988024                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71459.441860                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66958.717622                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65931.034483                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67405.988024                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71459.441860                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66958.717622                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          167                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          167                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15128000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9920800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2728756                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27777556                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15128000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9920800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2728756                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27777556                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.483333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.482659                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.843137                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.502668                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.483333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.482659                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.843137                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.502668                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57961.685824                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59405.988024                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63459.441860                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58975.702760                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57961.685824                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59405.988024                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63459.441860                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58975.702760                       # average overall mshr miss latency
system.l2cache.replacements                       480                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          159                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          159                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          159                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           45                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               45                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           49                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             49                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3378400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3378400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           94                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.521277                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.521277                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68946.938776                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68946.938776                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           49                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           49                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2986400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2986400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.521277                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.521277                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60946.938776                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60946.938776                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          134                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          421                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          261                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          422                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17208000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7878400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3072756                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28159156                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          540                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          252                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          843                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.483333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.468254                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.843137                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.500593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65931.034483                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66766.101695                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71459.441860                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66727.857820                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          261                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          422                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15128000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6934400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2728756                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24791156                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.483333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.468254                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.843137                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.500593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57961.685824                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58766.101695                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63459.441860                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58746.815166                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13934                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4576                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.045017                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.750615                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1106.605704                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1880.811751                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   944.570420                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.261509                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270167                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.459183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230608                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030581                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          991                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3105                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2594                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.241943                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.758057                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15456                       # Number of tag accesses
system.l2cache.tags.data_accesses               15456                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    121080400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              260                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              167                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  470                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          137429344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           88271925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     22728699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              248429969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     137429344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         137429344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        16385806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              16385806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        16385806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         137429344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          88271925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     22728699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             264815775                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
