Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4dcdd1adc47644daa73685661c21bfad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_run_tb_3_behav xil_defaultlib.LED_run_tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA/FPGAclass/FPGA_Class/05 LED_run/LED_run.srcs/sources_1/new/LED_run_2.v" Line 9. Module LED_run_2(MCNT=25000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_run_2(MCNT=25000)
Compiling module xil_defaultlib.LED_run_tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_run_tb_3_behav
