<profile>

<section name = "Vitis HLS Report for 'Write_Loop_proc'" level="0">
<item name = "Date">Fri Nov 28 18:38:43 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Lab1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">267, 267, 2.670 us, 2.670 us, 267, 267, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82">Write_Loop_proc_Pipeline_Write_Loop, 259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 73, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 25, 119, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 236, -</column>
<column name="Register">-, -, 75, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82">Write_Loop_proc_Pipeline_Write_Loop, 0, 0, 25, 119, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_fu_117_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem2_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_gmem2_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem2_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem2_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem2_AWID">9, 2, 1, 2</column>
<column name="m_axi_gmem2_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem2_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem2_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem2_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem2_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem2_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem2_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem2_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem2_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem2_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln41_reg_129">64, 0, 64, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Write_Loop_proc_Pipeline_Write_Loop_fu_82_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Write_Loop_proc, return value</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 11, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="C_dout">in, 64, ap_fifo, C, pointer</column>
<column name="C_num_data_valid">in, 3, ap_fifo, C, pointer</column>
<column name="C_fifo_cap">in, 3, ap_fifo, C, pointer</column>
<column name="C_empty_n">in, 1, ap_fifo, C, pointer</column>
<column name="C_read">out, 1, ap_fifo, C, pointer</column>
<column name="image_diff_posterize_rowC_0_address0">out, 5, ap_memory, image_diff_posterize_rowC_0, array</column>
<column name="image_diff_posterize_rowC_0_ce0">out, 1, ap_memory, image_diff_posterize_rowC_0, array</column>
<column name="image_diff_posterize_rowC_0_q0">in, 8, ap_memory, image_diff_posterize_rowC_0, array</column>
<column name="image_diff_posterize_rowC_1_address0">out, 5, ap_memory, image_diff_posterize_rowC_1, array</column>
<column name="image_diff_posterize_rowC_1_ce0">out, 1, ap_memory, image_diff_posterize_rowC_1, array</column>
<column name="image_diff_posterize_rowC_1_q0">in, 8, ap_memory, image_diff_posterize_rowC_1, array</column>
<column name="image_diff_posterize_rowC_2_address0">out, 5, ap_memory, image_diff_posterize_rowC_2, array</column>
<column name="image_diff_posterize_rowC_2_ce0">out, 1, ap_memory, image_diff_posterize_rowC_2, array</column>
<column name="image_diff_posterize_rowC_2_q0">in, 8, ap_memory, image_diff_posterize_rowC_2, array</column>
<column name="image_diff_posterize_rowC_3_address0">out, 5, ap_memory, image_diff_posterize_rowC_3, array</column>
<column name="image_diff_posterize_rowC_3_ce0">out, 1, ap_memory, image_diff_posterize_rowC_3, array</column>
<column name="image_diff_posterize_rowC_3_q0">in, 8, ap_memory, image_diff_posterize_rowC_3, array</column>
<column name="image_diff_posterize_rowC_4_address0">out, 5, ap_memory, image_diff_posterize_rowC_4, array</column>
<column name="image_diff_posterize_rowC_4_ce0">out, 1, ap_memory, image_diff_posterize_rowC_4, array</column>
<column name="image_diff_posterize_rowC_4_q0">in, 8, ap_memory, image_diff_posterize_rowC_4, array</column>
<column name="image_diff_posterize_rowC_5_address0">out, 5, ap_memory, image_diff_posterize_rowC_5, array</column>
<column name="image_diff_posterize_rowC_5_ce0">out, 1, ap_memory, image_diff_posterize_rowC_5, array</column>
<column name="image_diff_posterize_rowC_5_q0">in, 8, ap_memory, image_diff_posterize_rowC_5, array</column>
<column name="image_diff_posterize_rowC_6_address0">out, 5, ap_memory, image_diff_posterize_rowC_6, array</column>
<column name="image_diff_posterize_rowC_6_ce0">out, 1, ap_memory, image_diff_posterize_rowC_6, array</column>
<column name="image_diff_posterize_rowC_6_q0">in, 8, ap_memory, image_diff_posterize_rowC_6, array</column>
<column name="image_diff_posterize_rowC_7_address0">out, 5, ap_memory, image_diff_posterize_rowC_7, array</column>
<column name="image_diff_posterize_rowC_7_ce0">out, 1, ap_memory, image_diff_posterize_rowC_7, array</column>
<column name="image_diff_posterize_rowC_7_q0">in, 8, ap_memory, image_diff_posterize_rowC_7, array</column>
</table>
</item>
</section>
</profile>
