// Seed: 1508854055
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output uwire id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input wire id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input wire id_11,
    input tri id_12
);
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
endmodule
module module_1 (
    output uwire   id_0,
    input  supply1 id_1,
    input  supply1 id_2
);
  assign id_0 = id_2#(id_2 != 1, 1'h0, 1);
  module_0(
      id_0, id_0, id_0, id_0, id_2, id_0, id_2, id_2, id_2, id_2, id_1, id_2, id_1
  );
endmodule
