#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  1 13:06:00 2022
# Process ID: 2768
# Current directory: C:/Users/remelias001/Desktop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14004
# Log file: C:/Users/remelias001/Desktop/vivado.log
# Journal file: C:/Users/remelias001/Desktop\vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab5 C:/Users/remelias001/Desktop/Lab5 -part xc7a35tcpg236-1
add_files -norecurse {C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/ID_EX_PR.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/Mem_stage.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/IF_stage.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/EX_Mem_PR.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/ID_stage.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/IF_ID_PR.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/Instruct_mem.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/Mem_WB_PR.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/EX_stage.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/uP16_top.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/Data_mem.v}
add_files -fileset constrs_1 -norecurse C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/uP16_top.xdc
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/remelias001/Desktop/CE2003_Lab5_students/uP16_top_tb.v
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode post-synthesis -type timing
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type timing
source uP16_top_tb.tcl
restart
run all
save_wave_config {C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg
set_property xsim.view C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg [get_filesets sim_1]
close_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg
source uP16_top_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg
source uP16_top_tb.tcl
launch_simulation
open_wave_config C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg
source uP16_top_tb.tcl
restart
run 1 us
restart
run 1 us
save_wave_config {C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg
source uP16_top_tb.tcl
save_wave_config {C:/Users/remelias001/Desktop/Lab5/uP16_top_tb_time_synth.wcfg}
export_ip_user_files -of_objects  [get_files C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/uP16_top.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/remelias001/Desktop/CE2003_Lab5_students/up16_src/uP16_top.xdc
add_files -fileset constrs_1 -norecurse C:/Users/remelias001/Desktop/CE2003_Lab5_students/uP16_BASYS3_top.xdc
add_files -norecurse {C:/Users/remelias001/Desktop/CE2003_Lab5_students/uP16_BASYS3_top.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/clkgen.v C:/Users/remelias001/Desktop/CE2003_Lab5_students/seven_seg.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/remelias001/Desktop/Lab5/Lab5.runs/impl_1/uP16_BASYS3_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/remelias001/Desktop/Lab5/Lab5.runs/impl_1/uP16_BASYS3_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run impl_1
close_sim
close_sim
