{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695846502500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695846502510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 17:28:22 2023 " "Processing started: Wed Sep 27 17:28:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695846502510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846502510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846502510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695846504621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695846504621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517168 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(426) " "Verilog HDL Module Instantiation warning at mainmodule.v(426): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 426 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695846517179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695846517200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846517200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(29) " "Verilog HDL Implicit Net warning at shipgunner.v(29): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695846517441 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED0 mainmodule.v(20) " "Output port \"LED0\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517447 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED1 mainmodule.v(20) " "Output port \"LED1\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517447 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 mainmodule.v(20) " "Output port \"LED2\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517447 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED3 mainmodule.v(20) " "Output port \"LED3\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517447 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED4 mainmodule.v(20) " "Output port \"LED4\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517447 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED5 mainmodule.v(20) " "Output port \"LED5\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517447 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED6 mainmodule.v(20) " "Output port \"LED6\" at mainmodule.v(20) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDA mainmodule.v(26) " "Output port \"SGDA\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDB mainmodule.v(26) " "Output port \"SGDB\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDC mainmodule.v(26) " "Output port \"SGDC\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDD mainmodule.v(26) " "Output port \"SGDD\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDE mainmodule.v(26) " "Output port \"SGDE\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDF mainmodule.v(26) " "Output port \"SGDF\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SGDG mainmodule.v(26) " "Output port \"SGDG\" at mainmodule.v(26) has no driver" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695846517454 "|mainmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binpower20clockdivider binpower20clockdivider:clk_div_0 " "Elaborating entity \"binpower20clockdivider\" for hierarchy \"binpower20clockdivider:clk_div_0\"" {  } { { "mainmodule.v" "clk_div_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tff_gate binpower20clockdivider:clk_div_0\|tff_gate:ff00 " "Elaborating entity \"tff_gate\" for hierarchy \"binpower20clockdivider:clk_div_0\|tff_gate:ff00\"" {  } { { "binpower20clockdivider.v" "ff00" { Text "E:/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcount bin3bcount:bin_3bc_0 " "Elaborating entity \"bin3bcount\" for hierarchy \"bin3bcount:bin_3bc_0\"" {  } { { "mainmodule.v" "bin_3bc_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tablememory7by5 tablememory7by5:shiparrangement_0 " "Elaborating entity \"tablememory7by5\" for hierarchy \"tablememory7by5:shiparrangement_0\"" {  } { { "mainmodule.v" "shiparrangement_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlt_gate tablememory7by5:shiparrangement_0\|srlt_gate:cell0_0 " "Elaborating entity \"srlt_gate\" for hierarchy \"tablememory7by5:shiparrangement_0\|srlt_gate:cell0_0\"" {  } { { "tablememory7by5.v" "cell0_0" { Text "E:/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to1 multiplex35to1:shipcoordinate_mux_0 " "Elaborating entity \"multiplex35to1\" for hierarchy \"multiplex35to1:shipcoordinate_mux_0\"" {  } { { "mainmodule.v" "shipcoordinate_mux_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shipgunner shipgunner:shpart_0 " "Elaborating entity \"shipgunner\" for hierarchy \"shipgunner:shpart_0\"" {  } { { "mainmodule.v" "shpart_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex1to35 multiplex1to35:artiptmux_0 " "Elaborating entity \"multiplex1to35\" for hierarchy \"multiplex1to35:artiptmux_0\"" {  } { { "mainmodule.v" "artiptmux_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex35to5 multiplex35to5:shipartillerydisplaymux_0 " "Elaborating entity \"multiplex35to5\" for hierarchy \"multiplex35to5:shipartillerydisplaymux_0\"" {  } { { "mainmodule.v" "shipartillerydisplaymux_0" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695846517529 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "41 " "Ignored 41 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "41 " "Ignored 41 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1695846519046 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1695846519046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "59 " "59 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695846519436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDA GND " "Pin \"SGDA\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDA"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDB GND " "Pin \"SGDB\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDB"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDC GND " "Pin \"SGDC\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDD GND " "Pin \"SGDD\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDE GND " "Pin \"SGDE\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDF GND " "Pin \"SGDF\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDF"} { "Warning" "WMLS_MLS_STUCK_PIN" "SGDG GND " "Pin \"SGDG\" is stuck at GND" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695846519622 "|mainmodule|SGDG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695846519622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1 " "No output dependent on input pin \"CH1\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846519771 "|mainmodule|CH1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT1 " "No output dependent on input pin \"BT1\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846519771 "|mainmodule|BT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT2 " "No output dependent on input pin \"BT2\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846519771 "|mainmodule|BT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT3 " "No output dependent on input pin \"BT3\"" {  } { { "mainmodule.v" "" { Text "E:/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695846519771 "|mainmodule|BT3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695846519771 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695846519776 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695846519776 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695846519776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695846519776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695846520857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 17:28:40 2023 " "Processing ended: Wed Sep 27 17:28:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695846520857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695846520857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695846520857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695846520857 ""}
