{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613642654290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613642654351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 15:34:13 2021 " "Processing started: Thu Feb 18 15:34:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613642654351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642654351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642654351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613642656289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613642656289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "P:/EE214/Expt1/Part3/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642696382 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "P:/EE214/Expt1/Part3/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642696382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642696382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "P:/EE214/Expt1/Part3/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "P:/EE214/Expt1/Part3/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642697298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "P:/EE214/Expt1/Part3/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "P:/EE214/Expt1/Part3/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642697323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Part3-Struct " "Found design unit 1: Part3-Struct" {  } { { "Part3.vhd" "" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Part3 " "Found entity 1: Part3" {  } { { "Part3.vhd" "" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642697414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "P:/EE214/Expt1/Part3/DUT.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697427 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "P:/EE214/Expt1/Part3/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642697427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642697427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "P:/EE214/Expt1/Part3/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698829 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "P:/EE214/Expt1/Part3/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642698829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 29 14 " "Found 29 design units, including 14 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Invert_1-Equations " "Found design unit 2: Invert_1-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 And_2-Equations " "Found design unit 3: And_2-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Nand_2-Equations " "Found design unit 4: Nand_2-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Or_2-Equations " "Found design unit 5: Or_2-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Or_3-Equations " "Found design unit 6: Or_3-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Nor_2-Equations " "Found design unit 7: Nor_2-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Xor_2-Equations " "Found design unit 8: Xor_2-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Xnor_2-Equations " "Found design unit 9: Xnor_2-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Half_Adder-Equations " "Found design unit 10: Half_Adder-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 Full_Adder-Equations " "Found design unit 11: Full_Adder-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Four_Bit_Adder-Equations " "Found design unit 12: Four_Bit_Adder-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 BCD_Adder-Equations " "Found design unit 13: BCD_Adder-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 Eight_Bit_Multiply-Equations " "Found design unit 14: Eight_Bit_Multiply-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 330 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Eight_Bit_Adder-Equations " "Found design unit 15: Eight_Bit_Adder-Equations" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Invert_1 " "Found entity 1: Invert_1" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "2 And_2 " "Found entity 2: And_2" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nand_2 " "Found entity 3: Nand_2" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "4 Or_2 " "Found entity 4: Or_2" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_3 " "Found entity 5: Or_3" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nor_2 " "Found entity 6: Nor_2" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "7 Xor_2 " "Found entity 7: Xor_2" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "8 Xnor_2 " "Found entity 8: Xnor_2" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "9 Half_Adder " "Found entity 9: Half_Adder" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "10 Full_Adder " "Found entity 10: Full_Adder" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "11 Four_Bit_Adder " "Found entity 11: Four_Bit_Adder" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "12 BCD_Adder " "Found entity 12: BCD_Adder" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "13 Eight_Bit_Multiply " "Found entity 13: Eight_Bit_Multiply" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""} { "Info" "ISGN_ENTITY_NAME" "14 Eight_Bit_Adder " "Found entity 14: Eight_Bit_Adder" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613642698965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642698965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613642700250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "P:/EE214/Expt1/Part3/TopLevel.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642701152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "P:/EE214/Expt1/Part3/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613642701188 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "P:/EE214/Expt1/Part3/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642701437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut_instance " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut_instance\"" {  } { { "TopLevel.vhdl" "dut_instance" { Text "P:/EE214/Expt1/Part3/TopLevel.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642701605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part3 DUT:dut_instance\|Part3:add_instance " "Elaborating entity \"Part3\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "P:/EE214/Expt1/Part3/DUT.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642701876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D Part3.vhd(12) " "Verilog HDL or VHDL warning at Part3.vhd(12): object \"D\" assigned a value but never read" {  } { { "Part3.vhd" "" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613642702158 "|DUT|Part3:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Invert_1 DUT:dut_instance\|Part3:add_instance\|Invert_1:Inv " "Elaborating entity \"Invert_1\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|Invert_1:Inv\"" {  } { { "Part3.vhd" "Inv" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642702159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_2 DUT:dut_instance\|Part3:add_instance\|Or_2:Add1 " "Elaborating entity \"Or_2\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|Or_2:Add1\"" {  } { { "Part3.vhd" "Add1" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642702273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Adder DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1 " "Elaborating entity \"BCD_Adder\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\"" {  } { { "Part3.vhd" "BCDAdder1" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642702432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N Gates.vhd(266) " "Verilog HDL or VHDL warning at Gates.vhd(266): object \"N\" assigned a value but never read" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613642702662 "|DUT|Part3:add_instance|BCD_Adder:BCDAdder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M Gates.vhd(266) " "Verilog HDL or VHDL warning at Gates.vhd(266): object \"M\" assigned a value but never read" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613642702662 "|DUT|Part3:add_instance|BCD_Adder:BCDAdder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_Bit_Adder DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|Four_Bit_Adder:FBA1 " "Elaborating entity \"Four_Bit_Adder\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|Four_Bit_Adder:FBA1\"" {  } { { "Gates.vhd" "FBA1" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642702663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|Four_Bit_Adder:FBA1\|Full_Adder:FA1 " "Elaborating entity \"Full_Adder\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|Four_Bit_Adder:FBA1\|Full_Adder:FA1\"" {  } { { "Gates.vhd" "FA1" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642702785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_2 DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|And_2:AND1 " "Elaborating entity \"And_2\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|And_2:AND1\"" {  } { { "Gates.vhd" "AND1" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642703026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_3 DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|Or_3:OR3_1 " "Elaborating entity \"Or_3\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|BCD_Adder:BCDAdder1\|Or_3:OR3_1\"" {  } { { "Gates.vhd" "OR3_1" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642703116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eight_Bit_Multiply DUT:dut_instance\|Part3:add_instance\|Eight_Bit_Multiply:EBM1 " "Elaborating entity \"Eight_Bit_Multiply\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|Eight_Bit_Multiply:EBM1\"" {  } { { "Part3.vhd" "EBM1" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642703215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eight_Bit_Adder DUT:dut_instance\|Part3:add_instance\|Eight_Bit_Adder:EBA " "Elaborating entity \"Eight_Bit_Adder\" for hierarchy \"DUT:dut_instance\|Part3:add_instance\|Eight_Bit_Adder:EBA\"" {  } { { "Part3.vhd" "EBA" { Text "P:/EE214/Expt1/Part3/Part3.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613642703454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C2 Gates.vhd(360) " "Verilog HDL or VHDL warning at Gates.vhd(360): object \"C2\" assigned a value but never read" {  } { { "Gates.vhd" "" { Text "P:/EE214/Expt1/Part3/Gates.vhd" 360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613642703772 "|DUT|Part3:add_instance|Eight_Bit_Adder:EBA"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613642710593 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613642710593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613642710593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613642710593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613642713829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 15:35:13 2021 " "Processing ended: Thu Feb 18 15:35:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613642713829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613642713829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613642713829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613642713829 ""}
