<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/insts/microldstop.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li><li class="navelem"><a class="el" href="dir_916b4f88aafe2c77e68a2403fc918b70.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">microldstop.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="microldstop_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="microldstop_8hh.html">arch/x86/insts/microldstop.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStOp.html#a588eca2fb8ee4a3647c5c2663e642e21">   47</a></span>&#160;    std::string <a class="code" href="classX86ISA_1_1LdStOp.html#a588eca2fb8ee4a3647c5c2663e642e21">LdStOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;            <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        std::stringstream response;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a588f0b1347527309da7f7c516b1e5fa9">printMnemonic</a>(response, <a class="code" href="classX86ISA_1_1X86MicroopBase.html#aba7e9c089d0c1b1db3e7b9961419f3be">instMnem</a>, <a class="code" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLoad])</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            <a class="code" href="classX86ISA_1_1X86StaticInst.html#a8cadb89b155c204ba6faa48c174e6b40">printDestReg</a>(response, 0, <a class="code" href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">dataSize</a>);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;            <a class="code" href="classX86ISA_1_1X86StaticInst.html#aa1085069883fef1358d1db72042b7e58">printSrcReg</a>(response, 2, <a class="code" href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">dataSize</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        response &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a786afb98a0ab0f7f11eaa749eb0d27e5">printMem</a>(response, <a class="code" href="classX86ISA_1_1MemOp.html#a1c298667e183c75ebf88d89d60d4bb72">segment</a>, <a class="code" href="classX86ISA_1_1MemOp.html#ad8bb4a0d2a7a6e869ce8a41e3fe82aac">scale</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">index</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a3f247be94284ce7be9589529a9742210">base</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a645ffeab960c4799e25fbb7457e4c13a">disp</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                <a class="code" href="classX86ISA_1_1MemOp.html#a55fdd0fda74e646b26b1a8483c3f5fcc">addressSize</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span> response.str();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classX86ISA_1_1LdStSplitOp.html#a8ec2c4bdb0190dc37709b4ba94630ea0">   63</a></span>&#160;    std::string <a class="code" href="classX86ISA_1_1LdStSplitOp.html#a8ec2c4bdb0190dc37709b4ba94630ea0">LdStSplitOp::generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;            <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab)<span class="keyword"> const</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        std::stringstream response;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a588f0b1347527309da7f7c516b1e5fa9">printMnemonic</a>(response, <a class="code" href="classX86ISA_1_1X86MicroopBase.html#aba7e9c089d0c1b1db3e7b9961419f3be">instMnem</a>, <a class="code" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordtype">int</span> baseRegIdx = <a class="code" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a>[IsLoad] ? 0 : 2;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        response &lt;&lt; <span class="stringliteral">&quot;[&quot;</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a8cadb89b155c204ba6faa48c174e6b40">printDestReg</a>(response, baseRegIdx, <a class="code" href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">dataSize</a>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        response &lt;&lt; <span class="stringliteral">&quot;, &quot;</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a8cadb89b155c204ba6faa48c174e6b40">printDestReg</a>(response, baseRegIdx+1, <a class="code" href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">dataSize</a>);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        response &lt;&lt; <span class="stringliteral">&quot;], &quot;</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="classX86ISA_1_1X86StaticInst.html#a786afb98a0ab0f7f11eaa749eb0d27e5">printMem</a>(response, <a class="code" href="classX86ISA_1_1MemOp.html#a1c298667e183c75ebf88d89d60d4bb72">segment</a>, <a class="code" href="classX86ISA_1_1MemOp.html#ad8bb4a0d2a7a6e869ce8a41e3fe82aac">scale</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">index</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a3f247be94284ce7be9589529a9742210">base</a>, <a class="code" href="classX86ISA_1_1MemOp.html#a645ffeab960c4799e25fbb7457e4c13a">disp</a>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                <a class="code" href="classX86ISA_1_1MemOp.html#a55fdd0fda74e646b26b1a8483c3f5fcc">addressSize</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keywordflow">return</span> response.str();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div><div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a8cadb89b155c204ba6faa48c174e6b40"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a8cadb89b155c204ba6faa48c174e6b40">X86ISA::X86StaticInst::printDestReg</a></div><div class="ttdeci">void printDestReg(std::ostream &amp;os, int reg, int size) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8cc_source.html#l00116">static_inst.cc:116</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86MicroopBase_html_aba7e9c089d0c1b1db3e7b9961419f3be"><div class="ttname"><a href="classX86ISA_1_1X86MicroopBase.html#aba7e9c089d0c1b1db3e7b9961419f3be">X86ISA::X86MicroopBase::instMnem</a></div><div class="ttdeci">const char * instMnem</div><div class="ttdef"><b>Definition:</b> <a href="microop_8hh_source.html#l00093">microop.hh:93</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a1c298667e183c75ebf88d89d60d4bb72"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a1c298667e183c75ebf88d89d60d4bb72">X86ISA::MemOp::segment</a></div><div class="ttdeci">const uint8_t segment</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00062">microldstop.hh:62</a></div></div>
<div class="ttc" id="classStaticInst_html_ad25adcfdbeb3d5c0686e7bf5445a8113"><div class="ttname"><a href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">StaticInst::mnemonic</a></div><div class="ttdeci">const char * mnemonic</div><div class="ttdoc">Base mnemonic (e.g., &quot;add&quot;). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00244">static_inst.hh:244</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a156d0ba23dafa6930aad0c571aa9d90a"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a156d0ba23dafa6930aad0c571aa9d90a">X86ISA::MemOp::index</a></div><div class="ttdeci">const RegIndex index</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00059">microldstop.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_ad8bb4a0d2a7a6e869ce8a41e3fe82aac"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#ad8bb4a0d2a7a6e869ce8a41e3fe82aac">X86ISA::MemOp::scale</a></div><div class="ttdeci">const uint8_t scale</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00058">microldstop.hh:58</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStOp_html_a588eca2fb8ee4a3647c5c2663e642e21"><div class="ttname"><a href="classX86ISA_1_1LdStOp.html#a588eca2fb8ee4a3647c5c2663e642e21">X86ISA::LdStOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8cc_source.html#l00047">microldstop.cc:47</a></div></div>
<div class="ttc" id="classStaticInst_html_ae197596583d99170e6823390a040ab47"><div class="ttname"><a href="classStaticInst.html#ae197596583d99170e6823390a040ab47">StaticInst::flags</a></div><div class="ttdeci">std::bitset&lt; Num_Flags &gt; flags</div><div class="ttdoc">Flag values for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00097">static_inst.hh:97</a></div></div>
<div class="ttc" id="classX86ISA_1_1LdStSplitOp_html_a8ec2c4bdb0190dc37709b4ba94630ea0"><div class="ttname"><a href="classX86ISA_1_1LdStSplitOp.html#a8ec2c4bdb0190dc37709b4ba94630ea0">X86ISA::LdStSplitOp::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8cc_source.html#l00063">microldstop.cc:63</a></div></div>
<div class="ttc" id="microldstop_8hh_html"><div class="ttname"><a href="microldstop_8hh.html">microldstop.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a9fd5bf4b9435927c46a571219e7ece6a"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a9fd5bf4b9435927c46a571219e7ece6a">X86ISA::MemOp::dataSize</a></div><div class="ttdeci">const uint8_t dataSize</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00063">microldstop.hh:63</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a3f247be94284ce7be9589529a9742210"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a3f247be94284ce7be9589529a9742210">X86ISA::MemOp::base</a></div><div class="ttdeci">const RegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00060">microldstop.hh:60</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a588f0b1347527309da7f7c516b1e5fa9"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a588f0b1347527309da7f7c516b1e5fa9">X86ISA::X86StaticInst::printMnemonic</a></div><div class="ttdeci">void printMnemonic(std::ostream &amp;os, const char *mnemonic) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8cc_source.html#l00048">static_inst.cc:48</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_a786afb98a0ab0f7f11eaa749eb0d27e5"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#a786afb98a0ab0f7f11eaa749eb0d27e5">X86ISA::X86StaticInst::printMem</a></div><div class="ttdeci">void printMem(std::ostream &amp;os, uint8_t segment, uint8_t scale, RegIndex index, RegIndex base, uint64_t disp, uint8_t addressSize, bool rip) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8cc_source.html#l00231">static_inst.cc:231</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a55fdd0fda74e646b26b1a8483c3f5fcc"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a55fdd0fda74e646b26b1a8483c3f5fcc">X86ISA::MemOp::addressSize</a></div><div class="ttdeci">const uint8_t addressSize</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00064">microldstop.hh:64</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86StaticInst_html_aa1085069883fef1358d1db72042b7e58"><div class="ttname"><a href="classX86ISA_1_1X86StaticInst.html#aa1085069883fef1358d1db72042b7e58">X86ISA::X86StaticInst::printSrcReg</a></div><div class="ttdeci">void printSrcReg(std::ostream &amp;os, int reg, int size) const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2insts_2static__inst_8cc_source.html#l00109">static_inst.cc:109</a></div></div>
<div class="ttc" id="classX86ISA_1_1MemOp_html_a645ffeab960c4799e25fbb7457e4c13a"><div class="ttname"><a href="classX86ISA_1_1MemOp.html#a645ffeab960c4799e25fbb7457e4c13a">X86ISA::MemOp::disp</a></div><div class="ttdeci">const uint64_t disp</div><div class="ttdef"><b>Definition:</b> <a href="microldstop_8hh_source.html#l00061">microldstop.hh:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
