#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x10fe2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x113e530 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x10fc360 .functor NOT 1, L_0x117ea40, C4<0>, C4<0>, C4<0>;
L_0x10fd300 .functor XOR 4, L_0x117e4e0, L_0x117e7c0, C4<0000>, C4<0000>;
L_0x1121450 .functor XOR 4, L_0x10fd300, L_0x117e900, C4<0000>, C4<0000>;
v0x116bc70_0 .net *"_ivl_10", 3 0, L_0x117e900;  1 drivers
v0x116bd70_0 .net *"_ivl_12", 3 0, L_0x1121450;  1 drivers
v0x116be50_0 .net *"_ivl_2", 3 0, L_0x117e440;  1 drivers
v0x116bf10_0 .net *"_ivl_4", 3 0, L_0x117e4e0;  1 drivers
v0x116bff0_0 .net *"_ivl_6", 3 0, L_0x117e7c0;  1 drivers
v0x116c120_0 .net *"_ivl_8", 3 0, L_0x10fd300;  1 drivers
v0x116c200_0 .net "aaah_dut", 0 0, v0x116ad80_0;  1 drivers
v0x116c2a0_0 .net "aaah_ref", 0 0, L_0x10fc800;  1 drivers
v0x116c340_0 .net "areset", 0 0, L_0x10fc5a0;  1 drivers
v0x116c470_0 .net "bump_left", 0 0, v0x116a020_0;  1 drivers
v0x116c510_0 .net "bump_right", 0 0, v0x116a0c0_0;  1 drivers
v0x116c5b0_0 .var "clk", 0 0;
v0x116c650_0 .net "dig", 0 0, v0x116a2f0_0;  1 drivers
v0x116c6f0_0 .net "digging_dut", 0 0, v0x116b420_0;  1 drivers
v0x116c790_0 .net "digging_ref", 0 0, L_0x10fce00;  1 drivers
v0x116c830_0 .net "ground", 0 0, v0x116a3c0_0;  1 drivers
v0x116c8d0_0 .var/2u "stats1", 351 0;
v0x116ca80_0 .var/2u "strobe", 0 0;
v0x116cb20_0 .net "tb_match", 0 0, L_0x117ea40;  1 drivers
v0x116cbc0_0 .net "tb_mismatch", 0 0, L_0x10fc360;  1 drivers
v0x116cc60_0 .net "walk_left_dut", 0 0, v0x116b6f0_0;  1 drivers
v0x116cd00_0 .net "walk_left_ref", 0 0, L_0x117d330;  1 drivers
v0x116cdd0_0 .net "walk_right_dut", 0 0, v0x116b7b0_0;  1 drivers
v0x116cea0_0 .net "walk_right_ref", 0 0, L_0x117d650;  1 drivers
v0x116cf70_0 .net "wavedrom_enable", 0 0, v0x116a5d0_0;  1 drivers
v0x116d040_0 .net "wavedrom_title", 511 0, v0x116a670_0;  1 drivers
L_0x117e440 .concat [ 1 1 1 1], L_0x10fce00, L_0x10fc800, L_0x117d650, L_0x117d330;
L_0x117e4e0 .concat [ 1 1 1 1], L_0x10fce00, L_0x10fc800, L_0x117d650, L_0x117d330;
L_0x117e7c0 .concat [ 1 1 1 1], v0x116b420_0, v0x116ad80_0, v0x116b7b0_0, v0x116b6f0_0;
L_0x117e900 .concat [ 1 1 1 1], L_0x10fce00, L_0x10fc800, L_0x117d650, L_0x117d330;
L_0x117ea40 .cmp/eeq 4, L_0x117e440, L_0x1121450;
S_0x1115ba0 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x113e530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x1115d30 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x1115d70 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x1115db0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x1115df0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x1115e30 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x1115e70 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x10fc800 .functor OR 1, L_0x117d900, L_0x117dc40, C4<0>, C4<0>;
L_0x10fce00 .functor OR 1, L_0x117df60, L_0x117e1a0, C4<0>, C4<0>;
v0x1100590_0 .net *"_ivl_0", 31 0, L_0x117d180;  1 drivers
L_0x7f0745f320f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11007c0_0 .net *"_ivl_11", 28 0, L_0x7f0745f320f0;  1 drivers
L_0x7f0745f32138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x10fc3d0_0 .net/2u *"_ivl_12", 31 0, L_0x7f0745f32138;  1 drivers
v0x10fc610_0 .net *"_ivl_16", 31 0, L_0x117d810;  1 drivers
L_0x7f0745f32180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10fc870_0 .net *"_ivl_19", 28 0, L_0x7f0745f32180;  1 drivers
L_0x7f0745f321c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x10fcf50_0 .net/2u *"_ivl_20", 31 0, L_0x7f0745f321c8;  1 drivers
v0x10fd410_0 .net *"_ivl_22", 0 0, L_0x117d900;  1 drivers
v0x11676f0_0 .net *"_ivl_24", 31 0, L_0x117da80;  1 drivers
L_0x7f0745f32210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11677d0_0 .net *"_ivl_27", 28 0, L_0x7f0745f32210;  1 drivers
L_0x7f0745f32258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x11678b0_0 .net/2u *"_ivl_28", 31 0, L_0x7f0745f32258;  1 drivers
L_0x7f0745f32060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1167990_0 .net *"_ivl_3", 28 0, L_0x7f0745f32060;  1 drivers
v0x1167a70_0 .net *"_ivl_30", 0 0, L_0x117dc40;  1 drivers
v0x1167b30_0 .net *"_ivl_34", 31 0, L_0x117de70;  1 drivers
L_0x7f0745f322a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1167c10_0 .net *"_ivl_37", 28 0, L_0x7f0745f322a0;  1 drivers
L_0x7f0745f322e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1167cf0_0 .net/2u *"_ivl_38", 31 0, L_0x7f0745f322e8;  1 drivers
L_0x7f0745f320a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1167dd0_0 .net/2u *"_ivl_4", 31 0, L_0x7f0745f320a8;  1 drivers
v0x1167eb0_0 .net *"_ivl_40", 0 0, L_0x117df60;  1 drivers
v0x1167f70_0 .net *"_ivl_42", 31 0, L_0x117e100;  1 drivers
L_0x7f0745f32330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1168050_0 .net *"_ivl_45", 28 0, L_0x7f0745f32330;  1 drivers
L_0x7f0745f32378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1168130_0 .net/2u *"_ivl_46", 31 0, L_0x7f0745f32378;  1 drivers
v0x1168210_0 .net *"_ivl_48", 0 0, L_0x117e1a0;  1 drivers
v0x11682d0_0 .net *"_ivl_8", 31 0, L_0x117d4c0;  1 drivers
v0x11683b0_0 .net "aaah", 0 0, L_0x10fc800;  alias, 1 drivers
v0x1168470_0 .net "areset", 0 0, L_0x10fc5a0;  alias, 1 drivers
v0x1168530_0 .net "bump_left", 0 0, v0x116a020_0;  alias, 1 drivers
v0x11685f0_0 .net "bump_right", 0 0, v0x116a0c0_0;  alias, 1 drivers
v0x11686b0_0 .net "clk", 0 0, v0x116c5b0_0;  1 drivers
v0x1168770_0 .net "dig", 0 0, v0x116a2f0_0;  alias, 1 drivers
v0x1168830_0 .net "digging", 0 0, L_0x10fce00;  alias, 1 drivers
v0x11688f0_0 .net "ground", 0 0, v0x116a3c0_0;  alias, 1 drivers
v0x11689b0_0 .var "next", 2 0;
v0x1168a90_0 .var "state", 2 0;
v0x1168b70_0 .net "walk_left", 0 0, L_0x117d330;  alias, 1 drivers
v0x1168e40_0 .net "walk_right", 0 0, L_0x117d650;  alias, 1 drivers
E_0x1111190 .event posedge, v0x1168470_0, v0x11686b0_0;
E_0x110fdd0/0 .event anyedge, v0x1168a90_0, v0x11688f0_0, v0x1168770_0, v0x1168530_0;
E_0x110fdd0/1 .event anyedge, v0x11685f0_0;
E_0x110fdd0 .event/or E_0x110fdd0/0, E_0x110fdd0/1;
L_0x117d180 .concat [ 3 29 0 0], v0x1168a90_0, L_0x7f0745f32060;
L_0x117d330 .cmp/eq 32, L_0x117d180, L_0x7f0745f320a8;
L_0x117d4c0 .concat [ 3 29 0 0], v0x1168a90_0, L_0x7f0745f320f0;
L_0x117d650 .cmp/eq 32, L_0x117d4c0, L_0x7f0745f32138;
L_0x117d810 .concat [ 3 29 0 0], v0x1168a90_0, L_0x7f0745f32180;
L_0x117d900 .cmp/eq 32, L_0x117d810, L_0x7f0745f321c8;
L_0x117da80 .concat [ 3 29 0 0], v0x1168a90_0, L_0x7f0745f32210;
L_0x117dc40 .cmp/eq 32, L_0x117da80, L_0x7f0745f32258;
L_0x117de70 .concat [ 3 29 0 0], v0x1168a90_0, L_0x7f0745f322a0;
L_0x117df60 .cmp/eq 32, L_0x117de70, L_0x7f0745f322e8;
L_0x117e100 .concat [ 3 29 0 0], v0x1168a90_0, L_0x7f0745f32330;
L_0x117e1a0 .cmp/eq 32, L_0x117e100, L_0x7f0745f32378;
S_0x1169040 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x113e530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x10fc5a0 .functor BUFZ 1, v0x116a490_0, C4<0>, C4<0>, C4<0>;
v0x1169f60_0 .net "areset", 0 0, L_0x10fc5a0;  alias, 1 drivers
v0x116a020_0 .var "bump_left", 0 0;
v0x116a0c0_0 .var "bump_right", 0 0;
v0x116a160_0 .net "clk", 0 0, v0x116c5b0_0;  alias, 1 drivers
L_0x7f0745f32018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x116a200_0 .net "d", 55 0, L_0x7f0745f32018;  1 drivers
v0x116a2f0_0 .var "dig", 0 0;
v0x116a3c0_0 .var "ground", 0 0;
v0x116a490_0 .var "reset", 0 0;
v0x116a530_0 .net "tb_match", 0 0, L_0x117ea40;  alias, 1 drivers
v0x116a5d0_0 .var "wavedrom_enable", 0 0;
v0x116a670_0 .var "wavedrom_title", 511 0;
E_0x1110020/0 .event negedge, v0x11686b0_0;
E_0x1110020/1 .event posedge, v0x11686b0_0;
E_0x1110020 .event/or E_0x1110020/0, E_0x1110020/1;
S_0x1169260 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x1169040;
 .timescale -12 -12;
v0x11694a0_0 .var/2s "i", 31 0;
E_0x10f09f0 .event posedge, v0x11686b0_0;
S_0x11695a0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x1169040;
 .timescale -12 -12;
v0x11697c0_0 .var/2u "arfail", 0 0;
v0x11698a0_0 .var "async", 0 0;
v0x1169960_0 .var/2u "datafail", 0 0;
v0x1169a00_0 .var/2u "srfail", 0 0;
E_0x114a960 .event negedge, v0x11686b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x10f09f0;
    %wait E_0x10f09f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116a490_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10f09f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x114a960;
    %load/vec4 v0x116a530_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1169960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116a490_0, 0;
    %wait E_0x10f09f0;
    %load/vec4 v0x116a530_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x11697c0_0, 0, 1;
    %wait E_0x10f09f0;
    %load/vec4 v0x116a530_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1169a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116a490_0, 0;
    %load/vec4 v0x1169a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11697c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x11698a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1169960_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11698a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1169ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x1169040;
 .timescale -12 -12;
v0x1169ca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1169d80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x1169040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x116a810 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x113e530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x113ec90 .param/l "DIGGING" 0 4 18, C4<11>;
P_0x113ecd0 .param/l "FALLING" 0 4 17, C4<10>;
P_0x113ed10 .param/l "WALK_LEFT" 0 4 15, C4<00>;
P_0x113ed50 .param/l "WALK_RIGHT" 0 4 16, C4<01>;
v0x116ad80_0 .var "aaah", 0 0;
v0x116ae60_0 .net "areset", 0 0, L_0x10fc5a0;  alias, 1 drivers
v0x116af70_0 .net "bump_left", 0 0, v0x116a020_0;  alias, 1 drivers
v0x116b060_0 .net "bump_right", 0 0, v0x116a0c0_0;  alias, 1 drivers
v0x116b150_0 .net "clk", 0 0, v0x116c5b0_0;  alias, 1 drivers
v0x116b290_0 .var "current_state", 1 0;
v0x116b330_0 .net "dig", 0 0, v0x116a2f0_0;  alias, 1 drivers
v0x116b420_0 .var "digging", 0 0;
v0x116b4e0_0 .net "ground", 0 0, v0x116a3c0_0;  alias, 1 drivers
v0x116b610_0 .var "next_state", 1 0;
v0x116b6f0_0 .var "walk_left", 0 0;
v0x116b7b0_0 .var "walk_right", 0 0;
E_0x114ac80/0 .event anyedge, v0x116b290_0, v0x11685f0_0, v0x11688f0_0, v0x1168770_0;
E_0x114ac80/1 .event anyedge, v0x1168530_0, v0x116b6f0_0;
E_0x114ac80 .event/or E_0x114ac80/0, E_0x114ac80/1;
E_0x116ad20 .event posedge, v0x1168470_0;
S_0x116ba10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x113e530;
 .timescale -12 -12;
E_0x116bbf0 .event anyedge, v0x116ca80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x116ca80_0;
    %nor/r;
    %assign/vec4 v0x116ca80_0, 0;
    %wait E_0x116bbf0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1169040;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116a490_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x116a2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x116a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x116a0c0_0, 0;
    %assign/vec4 v0x116a020_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11698a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x11695a0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116a490_0, 0;
    %wait E_0x10f09f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116a490_0, 0;
    %wait E_0x114a960;
    %fork t_1, S_0x1169260;
    %jmp t_0;
    .scope S_0x1169260;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11694a0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x11694a0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x10f09f0;
    %load/vec4 v0x116a200_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x11694a0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x116a2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x116a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x116a0c0_0, 0;
    %assign/vec4 v0x116a020_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11694a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x11694a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x1169040;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1169d80;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1110020;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x116a020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x116a0c0_0, 0;
    %assign/vec4 v0x116a2f0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x116a3c0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x116a490_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1115ba0;
T_5 ;
Ewait_0 .event/or E_0x110fdd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1168a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x11688f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x1168770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1168530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x11688f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x1168770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x11685f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x11689b0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x11688f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x11688f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x11688f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x11688f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x11689b0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1115ba0;
T_6 ;
    %wait E_0x1111190;
    %load/vec4 v0x1168470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1168a90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x11689b0_0;
    %assign/vec4 v0x1168a90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x116a810;
T_7 ;
    %wait E_0x116ad20;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x116b290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b420_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x116a810;
T_8 ;
    %wait E_0x114ac80;
    %load/vec4 v0x116b290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b420_0, 0;
    %load/vec4 v0x116b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x116b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x116b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b420_0, 0;
    %load/vec4 v0x116af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x116b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x116b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
T_8.17 ;
T_8.15 ;
T_8.13 ;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116ad80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b420_0, 0;
    %load/vec4 v0x116b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x116b6f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
T_8.19 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116b7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x116ad80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x116b420_0, 0;
    %load/vec4 v0x116b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x116b610_0, 0;
T_8.23 ;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x116a810;
T_9 ;
    %wait E_0x10f09f0;
    %load/vec4 v0x116b610_0;
    %assign/vec4 v0x116b290_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x113e530;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x116ca80_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x113e530;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x116c5b0_0;
    %inv;
    %store/vec4 v0x116c5b0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x113e530;
T_12 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x116a160_0, v0x116cbc0_0, v0x116c5b0_0, v0x116c340_0, v0x116c470_0, v0x116c510_0, v0x116c830_0, v0x116c650_0, v0x116cd00_0, v0x116cc60_0, v0x116cea0_0, v0x116cdd0_0, v0x116c2a0_0, v0x116c200_0, v0x116c790_0, v0x116c6f0_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x113e530;
T_13 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_13.1 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_13.3 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_13.5 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_13.7 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x113e530;
T_14 ;
    %wait E_0x1110020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x116c8d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
    %load/vec4 v0x116cb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x116c8d0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x116cd00_0;
    %load/vec4 v0x116cd00_0;
    %load/vec4 v0x116cc60_0;
    %xor;
    %load/vec4 v0x116cd00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x116cea0_0;
    %load/vec4 v0x116cea0_0;
    %load/vec4 v0x116cdd0_0;
    %xor;
    %load/vec4 v0x116cea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.8 ;
    %load/vec4 v0x116c2a0_0;
    %load/vec4 v0x116c2a0_0;
    %load/vec4 v0x116c200_0;
    %xor;
    %load/vec4 v0x116c2a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.12, 6;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.14 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.12 ;
    %load/vec4 v0x116c790_0;
    %load/vec4 v0x116c790_0;
    %load/vec4 v0x116c6f0_0;
    %xor;
    %load/vec4 v0x116c790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.16, 6;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.18 ;
    %load/vec4 v0x116c8d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x116c8d0_0, 4, 32;
T_14.16 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/lemmings3/iter1/response2/top_module.sv";
