This is an architectural simulator capable of assessing the performance of a simplified superscalar out of order
16-‐‐bit RISC processor that uses Tomasulo’s algorithm with speculation and taking into account the effect
of the cache organization by implementing virtual memory hierarchy implemented in JAVA.