Running: E:\Install\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Programming/ISE Projects/ShiftUniversal/shift_tb_isim_beh.exe -prj D:/Programming/ISE Projects/ShiftUniversal/shift_tb_beh.prj work.shift_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Programming/ISE Projects/ShiftUniversal/mux4x1.vhd" into library work
Parsing VHDL file "D:/Programming/ISE Projects/ShiftUniversal/DFF.vhd" into library work
Parsing VHDL file "D:/Programming/ISE Projects/ShiftUniversal/Shift.vhd" into library work
Parsing VHDL file "D:/Programming/ISE Projects/ShiftUniversal/shift_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture structural of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity DFF [dff_default]
Compiling architecture behavioral of entity Shift [shift_default]
Compiling architecture behavior of entity shift_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/Programming/ISE Projects/ShiftUniversal/shift_tb_isim_beh.exe
Fuse Memory Usage: 29776 KB
Fuse CPU Usage: 296 ms
