[{"DBLP title": "Integrated microfluidic power generation and cooling for bright silicon MPSoCs.", "DBLP authors": ["Mohamed M. Sabry", "Arvind Sridhar", "David Atienza", "Patrick W. Ruch", "Bruno Michel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.147", "OA papers": [{"PaperId": "https://openalex.org/W4241834224", "PaperTitle": "Integrated microfluidic power generation and cooling for bright silicon MPSoCs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "IBM Research - Zurich": 2.0}, "Authors": ["Mohamed Sabry", "Arvind Sridhar", "David Atienza", "Patrick Ruch", "Bruno Michel"]}]}, {"DBLP title": "Providing regulation services and managing data center peak power budgets.", "DBLP authors": ["Baris Aksanli", "Tajana Rosing"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.156", "OA papers": [{"PaperId": "https://openalex.org/W4237948479", "PaperTitle": "Providing regulation services and managing data center peak power budgets", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Baris Aksanli", "Tajana Rosing"]}]}, {"DBLP title": "A novel model for system-level decision making with combined ASP and SMT solving.", "DBLP authors": ["Alexander Biewer", "Jens Gladigau", "Christian Haubelt"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.230", "OA papers": [{"PaperId": "https://openalex.org/W4254905980", "PaperTitle": "A novel model for system-level decision making with combined ASP and SMT solving", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Alexander Biewer", "Jens Gladigau", "Christian Haubelt"]}]}, {"DBLP title": "Automatic detection of concurrency bugs through event ordering constraints.", "DBLP authors": ["Luis Gabriel Murillo", "Simon Wawroschek", "Jer\u00f3nimo Castrill\u00f3n", "Rainer Leupers", "Gerd Ascheid"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.295", "OA papers": [{"PaperId": "https://openalex.org/W4250325754", "PaperTitle": "Automatic detection of concurrency bugs through event ordering constraints", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Luis Jim\u00e9nez Murillo", "Simon Wawroschek", "Jeronimo Castrillon", "Rainer Leupers", "Gerd Ascheid"]}]}, {"DBLP title": "Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads.", "DBLP authors": ["Samantak Gangopadhyay", "Youngtak Lee", "Saad Bin Nasir", "Arijit Raychowdhury"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.160", "OA papers": [{"PaperId": "https://openalex.org/W4246802415", "PaperTitle": "Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Samantak Gangopadhyay", "Youngtak Lee", "Saad Bin Nasir", "Arijit Raychowdhury"]}]}, {"DBLP title": "An efficient manipulation package for Biconditional Binary Decision Diagrams.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.309", "OA papers": [{"PaperId": "https://openalex.org/W4252425352", "PaperTitle": "An efficient manipulation package for Biconditional Binary Decision Diagrams", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Luca Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"]}]}, {"DBLP title": "Approximating the age of RF/analog circuits through re-characterization and statistical estimation.", "DBLP authors": ["Doohwang Chang", "Sule Ozev", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.048", "OA papers": [{"PaperId": "https://openalex.org/W4239556109", "PaperTitle": "Approximating the age of RF/analog circuits through re-characterization and statistical estimation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Doohwang Chang", "Sule Ozev", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "Leakage-power-aware clock period minimization.", "DBLP authors": ["Hua-Hsin Yeh", "Shih-Hsu Huang", "Yow-Tyng Nieh"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.272", "OA papers": [{"PaperId": "https://openalex.org/W4205367793", "PaperTitle": "Leakage-power-aware clock period minimization", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chung Yuan Christian University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Hua-Hsin Yeh", "Shih-Hsu Huang", "Yow-Tyng Nieh"]}]}, {"DBLP title": "Statistical static timing analysis using a skew-normal canonical delay model.", "DBLP authors": ["M. Vijaykumar", "V. Vasudevan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.271", "OA papers": [{"PaperId": "https://openalex.org/W4252834128", "PaperTitle": "Statistical static timing analysis using a skew-normal canonical delay model", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Vijaykumar M", "Vinita Vasudevan"]}]}, {"DBLP title": "ALLARM: Optimizing sparse directories for thread-local data.", "DBLP authors": ["Amitabha Roy", "Timothy M. Jones"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.091", "OA papers": [{"PaperId": "https://openalex.org/W4240426141", "PaperTitle": "ALLARM: Optimizing sparse directories for thread-local data", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Computer Science Laboratory of Lille": 1.0, "University of Cambridge": 1.0}, "Authors": ["Amitabha Roy", "Timothy W. Jones"]}]}, {"DBLP title": "Efficient SMT-based ATPG for interconnect open defects.", "DBLP authors": ["Dominik Erb", "Karsten Scheibler", "Matthias Sauer", "Bernd Becker"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.138", "OA papers": [{"PaperId": "https://openalex.org/W4247981882", "PaperTitle": "Efficient SMT-based ATPG for interconnect open defects", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Dominik Erb", "Karsten Scheibler", "Matthias Sauer", "Bernd Becker"]}]}, {"DBLP title": "GPGPUs: How to combine high computational power with high reliability.", "DBLP authors": ["Leonardo Arturo Bautista-Gomez", "Franck Cappello", "Luigi Carro", "Nathan DeBardeleben", "Bo Fang", "Sudhanva Gurumurthi", "Karthik Pattabiraman", "Paolo Rech", "Matteo Sonza Reorda"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.354", "OA papers": [{"PaperId": "https://openalex.org/W4248228503", "PaperTitle": "GPGPUs: How to combine high computational power with high reliability", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["L. Bautista Gomez", "Franck Cappello", "Luigi Carro", "Nathan DeBardeleben", "Bo Fang", "Sudhanva Gurumurthi", "K. Pattabiraman", "Paolo Rech", "M. Sonza Reorda"]}]}, {"DBLP title": "INFORMER: An integrated framework for early-stage memory robustness analysis.", "DBLP authors": ["Shrikanth Ganapathy", "Ramon Canal", "Dan Alexandrescu", "Enrico Costenaro", "Antonio Gonz\u00e1lez", "Antonio Rubio"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.046", "OA papers": [{"PaperId": "https://openalex.org/W4244924824", "PaperTitle": "INFORMER: An integrated framework for early-stage memory robustness analysis", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Engineering Division, iRoC Technologies, Grenoble, France": 2.0, "Intel Barcelona Research Center, Intel Labs-UPC, Barcelona, Spain": 1.0}, "Authors": ["Shrikanth Ganapathy", "Ramon Canal", "Dan Alexandrescu", "Enrico Costenaro", "Antonio Gonz\u00e1lez", "Antonio Rubio"]}]}, {"DBLP title": "D2Cyber: A design automation tool for dependable cybercars.", "DBLP authors": ["Arslan Munir", "Farinaz Koushanfar"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.071", "OA papers": [{"PaperId": "https://openalex.org/W4245507993", "PaperTitle": "D2Cyber: A design automation tool for dependable cybercars", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Arslan Munir", "Farinaz Koushanfar"]}]}, {"DBLP title": "High-quality real-time hardware stereo matching based on guided image filtering.", "DBLP authors": ["Christos Ttofis", "Theocharis Theocharides"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.369", "OA papers": [{"PaperId": "https://openalex.org/W4246527716", "PaperTitle": "High-quality real-time hardware stereo matching based on guided image filtering", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Cyprus": 2.0}, "Authors": ["Christos Ttofis", "Theocharis Theocharides"]}]}, {"DBLP title": "Context aware power management for motion-sensing body area network nodes.", "DBLP authors": ["Filippo Casamassima", "Elisabetta Farella", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.183", "OA papers": [{"PaperId": "https://openalex.org/W4243628001", "PaperTitle": "Context aware power management for motion-sensing body area network nodes", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Filippo Casamassima", "Elisabetta Farella", "Luca Benini"]}]}, {"DBLP title": "Fast STA prediction-based gate-level timing simulation.", "DBLP authors": ["Tariq B. Ahmad", "Maciej J. Ciesielski"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.261", "OA papers": [{"PaperId": "https://openalex.org/W4255364953", "PaperTitle": "Fast STA prediction-based gate-level timing simulation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Tariq Ahmad", "Maciej Ciesielski"]}]}, {"DBLP title": "An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems.", "DBLP authors": ["Vito Giovanni Castellana", "Antonino Tumeo", "Fabrizio Ferrandi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.192", "OA papers": [{"PaperId": "https://openalex.org/W4238014419", "PaperTitle": "An adaptive Memory Interface Controller for improving bandwidth utilization of hybrid and reconfigurable systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pacific Northwest National Laboratory": 1.0}, "Authors": ["Vito Giovanni Castellana", "Antonino Tumeo", "Fabrizio Ferrandi"]}]}, {"DBLP title": "Coverage evaluation of post-silicon validation tests with virtual prototypes.", "DBLP authors": ["Kai Cong", "Li Lei", "Zhenkun Yang", "Fei Xie"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.331", "OA papers": [{"PaperId": "https://openalex.org/W4253081425", "PaperTitle": "Coverage evaluation of post-silicon validation tests with virtual prototypes", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Portland State University": 4.0}, "Authors": ["Kai Cong", "Li Lei", "Zhen-kun Yang", "Fei Xie"]}]}, {"DBLP title": "Hardware/software approach for code synchronization in low-power multi-core sensor nodes.", "DBLP authors": ["Rub\u00e9n Braojos", "Ahmed Yasir Dogan", "Ivan Beretta", "Giovanni Ansaloni", "David Atienza"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.181", "OA papers": [{"PaperId": "https://openalex.org/W4229954529", "PaperTitle": "Hardware/software approach for code synchronization in low-power multi-core sensor nodes", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0}, "Authors": ["Rubean Braojos", "Ahmed Yasir Dogan", "Ivan Beretta", "Giovanni Ansaloni", "David Atienza"]}]}, {"DBLP title": "Improving efficiency of extensible processors by using approximate custom instructions.", "DBLP authors": ["Mehdi Kamal", "Amin Ghasemazar", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.238", "OA papers": [{"PaperId": "https://openalex.org/W4255746920", "PaperTitle": "Improving efficiency of extensible processors by using approximate custom instructions", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Mehdi Kamal", "Amin Ghasemazar", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Effective post-silicon failure localization using dynamic program slicing.", "DBLP authors": ["Ophir Friedler", "Wisam Kadry", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.332", "OA papers": [{"PaperId": "https://openalex.org/W4244235213", "PaperTitle": "Effective post-silicon failure localization using dynamic program slicing", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IBM Research - Haifa": 5.0}, "Authors": ["Ophir Friedler", "Wisam Kadry", "Arkadiy Morgenshtein", "Amir Nahir", "Vitali Sokhin"]}]}, {"DBLP title": "A tightly-coupled hardware controller to improve scalability and programmability of shared-memory heterogeneous clusters.", "DBLP authors": ["Paolo Burgio", "Robin Danilo", "Andrea Marongiu", "Philippe Coussy", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.038", "OA papers": [{"PaperId": "https://openalex.org/W4251042689", "PaperTitle": "A tightly-coupled hardware controller to improve scalability and programmability of shared-memory heterogeneous clusters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern Brittany": 3.0, "University of Bologna": 2.0}, "Authors": ["Paolo Burgio", "Robin Danilo", "Andrea Marongiu", "Philippe Coussy", "Luca Benini"]}]}, {"DBLP title": "Advanced SIMD: Extending the reach of contemporary SIMD architectures.", "DBLP authors": ["Matthias Boettcher", "Bashir M. Al-Hashimi", "Mbou Eyole", "Giacomo Gabrielli", "Alastair Reid"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.037", "OA papers": [{"PaperId": "https://openalex.org/W4244311869", "PaperTitle": "Advanced SIMD: Extending the reach of contemporary SIMD architectures", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 3.0}, "Authors": ["Matthias Lothar Boettcher", "Bashir M. Al-Hashimi", "Mbou Eyole", "Giacomo Gabrielli", "Alastair Reid"]}]}, {"DBLP title": "Improving STT-MRAM density through multibit error correction.", "DBLP authors": ["Brandon Del Bel", "Jongyeon Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.195", "OA papers": [{"PaperId": "https://openalex.org/W4236366420", "PaperTitle": "Improving STT-MRAM density through multibit error correction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["Brandon Del Bel", "Jong-Yeon Kim", "Chris H. Kim", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Design of safety critical systems by refinement.", "DBLP authors": ["Alex Iliasov", "Arseniy Alekseyev", "Danil Sokolov", "Andrey Mokhov"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.100", "OA papers": [{"PaperId": "https://openalex.org/W4251240409", "PaperTitle": "Design of safety critical systems by refinement", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Alex Iliasov", "Arseniy Alekseyev", "Danil Sokolov", "Andrey Mokhov"]}]}, {"DBLP title": "Minimizing state-of-health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles.", "DBLP authors": ["Yanzhi Wang", "Xue Lin", "Qing Xie", "Naehyuck Chang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.123", "OA papers": [{"PaperId": "https://openalex.org/W4232595864", "PaperTitle": "Minimizing state-of-health degradation in hybrid electrical energy storage systems with arbitrary source and load profiles", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yanzhi Wang", "Xue Lin", "Qing Xie", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Energy-efficient FPGA implementation for binomial option pricing using OpenCL.", "DBLP authors": ["Valentin Mena Morales", "Pierre-Henri Horrein", "Amer Baghdadi", "Erik Hochapfel", "Sandrine Vaton"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.221", "OA papers": [{"PaperId": "https://openalex.org/W4234381228", "PaperTitle": "Energy-efficient FPGA implementation for binomial option pricing using OpenCL", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance": 3.0, "IMT Atlantique": 1.0}, "Authors": ["Valentin Mena Morales", "Pierre-Henri Horrein", "Amer Baghdadi", "Erik Hochapfel", "Sandrine Vaton"]}]}, {"DBLP title": "Dynamic Flip-Flop conversion to tolerate process variation in low power circuits.", "DBLP authors": ["Mehrzad Nejat", "Bijan Alizadeh", "Ali Afzali-Kusha"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.124", "OA papers": [{"PaperId": "https://openalex.org/W4252310301", "PaperTitle": "Dynamic Flip-Flop conversion to tolerate process variation in low power circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mehrzad Nejat", "Bijan Alizadeh", "Ali Afzali-Kusha"]}]}, {"DBLP title": "Fault-tolerant control synthesis and verification of distributed embedded systems.", "DBLP authors": ["Matthias Kauer", "Damoon Soudbakhsh", "Dip Goswami", "Samarjit Chakraborty", "Anuradha M. Annaswamy"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.069", "OA papers": [{"PaperId": "https://openalex.org/W4238581353", "PaperTitle": "Fault-tolerant control synthesis and verification of distributed embedded systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TUM CREATE, Singapore": 1.0, "Massachusetts Institute of Technology": 2.0, "Technical University of Munich": 2.0}, "Authors": ["Matthias Kauer", "Damoon Soudbakhsh", "Dip Goswami", "Samarjit Chakraborty", "Anuradha M. Annaswamy"]}]}, {"DBLP title": "Video analytics using beyond CMOS devices.", "DBLP authors": ["Vijaykrishnan Narayanan", "Suman Datta", "Gert Cauwenberghs", "Donald M. Chiarulli", "Steven P. Levitan", "H.-S. Philip Wong"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.357", "OA papers": [{"PaperId": "https://openalex.org/W4233524243", "PaperTitle": "Video analytics using beyond CMOS devices", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Pennsylvania State University": 2.0, "University of California, San Diego": 1.0, "University of Pittsburgh": 2.0, "Stanford University": 1.0}, "Authors": ["Vijaykrishnan Narayanan", "Suman Datta", "Gert Cauwenberghs", "Don Chiarulli", "Steve Levitan", "Philip C. Wong"]}]}, {"DBLP title": "Physical vulnerabilities of Physically Unclonable Functions.", "DBLP authors": ["Clemens Helfmeier", "Christian Boit", "Dmitry Nedospasov", "Shahin Tajik", "Jean-Pierre Seifert"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.363", "OA papers": [{"PaperId": "https://openalex.org/W4237353293", "PaperTitle": "Physical vulnerabilities of Physically Unclonable Functions", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Berlin": 5.0}, "Authors": ["Clemens Helfmeier", "Christian Boit", "Dmitry Nedospasov", "Shahin Tajik", "Jean-Pierre Seifert"]}]}, {"DBLP title": "Optimized buffer allocation in multicore platforms.", "DBLP authors": ["Maximilian Odendahl", "Andres Goens", "Rainer Leupers", "Gerd Ascheid", "Benjamin Ries", "Berthold V\u00f6cking", "Tomas Henriksson"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.337", "OA papers": [{"PaperId": "https://openalex.org/W4242993714", "PaperTitle": "Optimized buffer allocation in multicore platforms", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Maximilian Odendahl", "Andr\u00e9s Goens", "Rainer Leupers", "Gerd Ascheid", "Benjamin Ries", "Berthold V\u00f6cking", "Tomas Henriksson"]}]}, {"DBLP title": "Increasing the efficiency of syndrome coding for PUFs with helper data compression.", "DBLP authors": ["Matthias Hiller", "Georg Sigl"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.084", "OA papers": [{"PaperId": "https://openalex.org/W4249089969", "PaperTitle": "Increasing the efficiency of syndrome coding for PUFs with helper data compression", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Matthias Hiller", "Georg Sigi"]}]}, {"DBLP title": "Reducing set-associative L1 data cache energy by early load data dependence detection (ELD3).", "DBLP authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.095", "OA papers": [{"PaperId": "https://openalex.org/W4251634419", "PaperTitle": "Reducing set-associative L1 data cache energy by early load data dependence detection (ELD&lt;sup&gt;3&lt;/sup&gt;)", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chalmers University of Technology": 2.0, "Florida State University": 2.0}, "Authors": ["Alen Bardizbanyan", "Magnus Sj\u00e4lander", "David Whalley", "Per Larsson-Edefors"]}]}, {"DBLP title": "Adaptive power allocation for many-core systems inspired from multiagent auction model.", "DBLP authors": ["Xiaohang Wang", "Baoxin Zhao", "Terrence S. T. Mak", "Mei Yang", "Yingtao Jiang", "Masoud Daneshtalab", "Maurizio Palesi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.346", "OA papers": [{"PaperId": "https://openalex.org/W4251382497", "PaperTitle": "Adaptive power allocation for many-core systems inspired from multiagent auction model", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Xiaohang Wang", "Baoxin Zhao", "Terrence Mak", "Mei Yang", "Yingtao Jiang", "Masoud Daneshtalab", "Maurizio Palesi"]}]}, {"DBLP title": "Real-time trust evaluation in integrated circuits.", "DBLP authors": ["Yier Jin", "Dean Sullivan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.104", "OA papers": [{"PaperId": "https://openalex.org/W4235490367", "PaperTitle": "Real-time trust evaluation in integrated circuits", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yier Jin", "Dean Sullivan"]}]}, {"DBLP title": "A fault detection mechanism in a Data-flow scheduled Multithreaded processor.", "DBLP authors": ["Jian Fu", "Qiang Yang", "Raphael Poss", "Chris R. Jesshope", "Chunyuan Zhang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.076", "OA papers": [{"PaperId": "https://openalex.org/W4255190436", "PaperTitle": "A fault detection mechanism in a Data-flow scheduled Multithreaded processor", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jian Hua Fu", "Qiang Yang", "Raphael Poss", "Chris Jesshope", "Chunyuan Zhang"]}]}, {"DBLP title": "SKETCHILOG: Sketching combinational circuits.", "DBLP authors": ["Andrew Becker", "David Novo", "Paolo Ienne"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.165", "OA papers": [{"PaperId": "https://openalex.org/W4245576734", "PaperTitle": "SKETCHILOG: Sketching combinational circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Andrew C. Becker", "David Novo", "Paolo Ienne"]}]}, {"DBLP title": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems.", "DBLP authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.062", "OA papers": [{"PaperId": "https://openalex.org/W4237893550", "PaperTitle": "Coupling TDM NoC and DRAM controller for cost and performance optimization of real-time systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Eindhoven University of Technology": 2.0, "Czech Technical University in Prague": 1.0}, "Authors": ["Manil Dev Gomony", "Benny Akesson", "Kees Goossens"]}]}, {"DBLP title": "PUFs at a glance.", "DBLP authors": ["Ulrich R\u00fchrmair", "Daniel E. Holcomb"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.360", "OA papers": [{"PaperId": "https://openalex.org/W4248299552", "PaperTitle": "PUFs at a glance", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Technical University of Munich": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Ulrich R\u00fchrmair", "Daniel Holcomb"]}]}, {"DBLP title": "DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy.", "DBLP authors": ["Zoran Jaksic", "Ramon Canal"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.094", "OA papers": [{"PaperId": "https://openalex.org/W4252636181", "PaperTitle": "DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Zoran Jak\u0161i\u0107", "Ramon Canal"]}]}, {"DBLP title": "An embedded offset and gain instrument for OpAmp IPs.", "DBLP authors": ["Jinbo Wan", "Hans G. Kerkhoff"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.031", "OA papers": [{"PaperId": "https://openalex.org/W4206189606", "PaperTitle": "An embedded offset and gain instrument for OpAmp IPs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Jinbo Wan", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.115", "OA papers": [{"PaperId": "https://openalex.org/W4237350248", "PaperTitle": "Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"]}]}, {"DBLP title": "Making it harder to unlock an LSIB: Honeytraps and misdirection in a P1687 network.", "DBLP authors": ["Adam Zygmontowicz", "Jennifer Dworak", "Al Crouch", "John C. Potter"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.208", "OA papers": [{"PaperId": "https://openalex.org/W4249663069", "PaperTitle": "Making it harder to unlock an LSIB: Honeytraps and misdirection in a P1687 network", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Adam Zygmontowicz", "Jennifer Dworak", "Al Crouch", "John D. Potter"]}]}, {"DBLP title": "Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks.", "DBLP authors": ["Bao Liu", "Brandon Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.256", "OA papers": [{"PaperId": "https://openalex.org/W4246809981", "PaperTitle": "Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Bao Liu", "Brandon Wang"]}]}, {"DBLP title": "Real-time optimization of the battery banks lifetime in Hybrid Residential Electrical Systems.", "DBLP authors": ["Maurizio Rossi", "Alessandro Toppano", "Davide Brunelli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.152", "OA papers": [{"PaperId": "https://openalex.org/W4255644811", "PaperTitle": "Real-time optimization of the battery banks lifetime in Hybrid Residential Electrical Systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Maurizio Rossi", "Alessandro Toppano", "Davide Brunelli"]}]}, {"DBLP title": "Verification-guided voter minimization in triple-modular redundant circuits.", "DBLP authors": ["Dmitry Burlyaev", "Pascal Fradet", "Alain Girault"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.105", "OA papers": [{"PaperId": "https://openalex.org/W4244431863", "PaperTitle": "Verification-guided voter minimization in triple-modular redundant circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"French Institute for Research in Computer Science and Automation": 3.0}, "Authors": ["Dmitry Burlyaev", "Pascal Fradet", "Alain Girault"]}]}, {"DBLP title": "Spatial pattern prediction based management of faulty data caches.", "DBLP authors": ["Georgios Keramidas", "Michail Mavropoulos", "Anna Karvouniari", "Dimitris Nikolos"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.073", "OA papers": [{"PaperId": "https://openalex.org/W4231597120", "PaperTitle": "Spatial pattern prediction based management of faulty data caches", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Patras": 4.0}, "Authors": ["Georgios Keramidas", "Michail Mavropoulos", "Anna Karvouniari", "Dimitris Nikolos"]}]}, {"DBLP title": "EVX: Vector execution on low power EDGE cores.", "DBLP authors": ["Milovan Duric", "Oscar Palomar", "Aaron Smith", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero", "Doug Burger"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.035", "OA papers": [{"PaperId": "https://openalex.org/W4210993863", "PaperTitle": "EVX: Vector execution on low power EDGE cores", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Barcelona Supercomputing Center": 5.0, "Microsoft Research (United Kingdom)": 2.0}, "Authors": ["Milovan Duric", "Oscar Palomar", "Aaron C.T. Smith", "Osman Unsal", "Adrian Cristal", "Mateo Valero", "Doug Burger"]}]}, {"DBLP title": "Hardware virtualization support for shared resources in mixed-criticality multicore systems.", "DBLP authors": ["Oliver Sander", "Timo Sandmann", "Viet Vu Duy", "Steffen B\u00e4hr", "Falco Bapp", "J\u00fcrgen Becker", "Hans-Ulrich Michel", "Dirk Kaule", "Daniel Adam", "Enno L\u00fcbbers", "J\u00fcrgen Hairbucher", "Andre Richter", "Christian Herber", "Andreas Herkersdorf"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.081", "OA papers": [{"PaperId": "https://openalex.org/W4241973017", "PaperTitle": "Hardware virtualization support for shared resources in mixed-criticality multicore systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Oliver Sander", "Timo Sandmann", "Viet Vu Duy", "Steffen B\u00e4hr", "Falco K. Bapp", "J\u00fcrgen C. Becker", "Hans-Ulrich Michel", "Dirk Kaule", "Daniel Adam", "Enno L\u00fcbbers", "Jurgen Hairbucher", "Andre Richter", "Christian Herber", "Andreas Herkersdorf"]}]}, {"DBLP title": "Sub-threshold logic circuit design using feedback equalization.", "DBLP authors": ["Mahmoud Zangeneh", "Ajay Joshi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.121", "OA papers": [{"PaperId": "https://openalex.org/W4245575432", "PaperTitle": "Sub-threshold logic circuit design using feedback equalization", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mahmoud Zangeneh", "Ajay Joshi"]}]}, {"DBLP title": "Functional test generation guided by steady-state probabilities of abstract design.", "DBLP authors": ["Jian Wang", "Huawei Li", "Tao Lv", "Tiancheng Wang", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.334", "OA papers": [{"PaperId": "https://openalex.org/W4241981922", "PaperTitle": "Functional test generation guided by steady-state probabilities of abstract design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Jing Wang", "Huawei Li", "Lian Tao", "Tiancheng Wang", "Xiaowei Li"]}]}, {"DBLP title": "SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives.", "DBLP authors": ["Lorenzo Zuolo", "Cristian Zambelli", "Rino Micheloni", "Salvatore Galfano", "Marco Indaco", "Stefano Di Carlo", "Paolo Prinetto", "Piero Olivo", "Davide Bertozzi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.297", "OA papers": [{"PaperId": "https://openalex.org/W4253810636", "PaperTitle": "SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Ferrara": 4.0, "Polytechnic University of Turin": 4.0}, "Authors": ["Lorenzo Zuolo", "Cristian Zambelli", "Rino Micheloni", "Salvatore Galfano", "Marco Indaco", "Stefano Di Carlo", "Paolo Prinetto", "Piero Olivo", "Davide Bertozzi"]}]}, {"DBLP title": "Design and fabrication of a 315 \u03bc\u0397 bondwire micro-transformer for ultra-low voltage energy harvesting.", "DBLP authors": ["Enrico Macrelli", "Ningning Wang", "Saibal Roy", "Michael Hayes", "Rudi Paolo Paganelli", "Marco Tartagni", "Aldo Romani"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.155", "OA papers": [{"PaperId": "https://openalex.org/W4240937222", "PaperTitle": "Design and fabrication of a 315 uH bondwire micro-transformer for ultra-low voltage energy harvesting", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Enrico Macrelli", "Ningning Wang", "Saibal Roy", "Michael J. Hayes", "Rudi Paolo Paganelli", "Marco Tartagni", "Aldo Romani"]}]}, {"DBLP title": "Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM.", "DBLP authors": ["Rajendra Bishnoi", "Mojtaba Ebrahimi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.193", "OA papers": [{"PaperId": "https://openalex.org/W4244242927", "PaperTitle": "Asynchronous Asymmetrical Write Termination (AAWT) for a low power STT-MRAM", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Rajendra Bishnoi", "Mojtaba Ebrahimi", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Ultra-low power electronics with Si/Ge tunnel FET.", "DBLP authors": ["Amit Ranjan Trivedi", "Mohammad Faisal Amir", "Saibal Mukhopadhyay"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.244", "OA papers": [{"PaperId": "https://openalex.org/W4253168083", "PaperTitle": "Ultra-low power electronics with Si/Ge tunnel FET", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Amit Ranjan Trivedi", "Mohammad Faizal Amir", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Startup error detection and containment to improve the robustness of hybrid FlexRay networks.", "DBLP authors": ["Alexander Kordes", "Bart Vermeulen", "Abhijit K. Deb", "Michael G. Wahl"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.018", "OA papers": [{"PaperId": "https://openalex.org/W4248107865", "PaperTitle": "Startup error detection and containment to improve the robustness of hybrid FlexRay networks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Alexander Kordes", "Bart Vermeulen", "Abhijit Kumar Deb", "Michael Wahl"]}]}, {"DBLP title": "Asynchronous design for new on-chip wide dynamic range power electronics.", "DBLP authors": ["Delong Shang", "Xuefu Zhang", "Fei Xia", "Alex Yakovlev"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.151", "OA papers": [{"PaperId": "https://openalex.org/W4254009227", "PaperTitle": "Asynchronous design for new on-chip wide dynamic range power electronics", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Delong Shang", "Xuefu Zhang", "Fei Xia", "Alex Yakovlev"]}]}, {"DBLP title": "Time-predictable execution of multithreaded applications on multicore systems.", "DBLP authors": ["Ahmed Alhammad", "Rodolfo Pellizzoni"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.042", "OA papers": [{"PaperId": "https://openalex.org/W4252322519", "PaperTitle": "Time-predictable execution of multithreaded applications on multicore systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Ahmed Alhammad", "Rodolfo Pellizzoni"]}]}, {"DBLP title": "Memory-constrained static rate-optimal scheduling of synchronous dataflow graphs via retiming.", "DBLP authors": ["Xue-Yang Zhu", "Marc Geilen", "Twan Basten", "Sander Stuijk"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.338", "OA papers": [{"PaperId": "https://openalex.org/W4246439841", "PaperTitle": "Memory-constrained static rate-optimal scheduling of synchronous dataflow graphs via retiming", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Software": 0.5, "Chinese Academy of Sciences": 0.5, "Eindhoven University of Technology": 3.0}, "Authors": ["Xue-Yang Zhu", "Marc Geilen", "Twan Basten", "Sander Stuijk"]}]}, {"DBLP title": "Co-optimization of memory BIST grouping, test scheduling, and logic placement.", "DBLP authors": ["Andrew B. Kahng", "Ilgweon Kang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.209", "OA papers": [{"PaperId": "https://openalex.org/W4250453022", "PaperTitle": "Co-optimization of memory BIST grouping, test scheduling, and logic placement", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Andrew B. Kahng", "Ilgweon Kang"]}]}, {"DBLP title": "3D FPGA using high-density interconnect Monolithic Integration.", "DBLP authors": ["Ogun Turkyilmaz", "Gerald Cibrario", "Olivier Rozeau", "Perrine Batude", "Fabien Clermidy"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.351", "OA papers": [{"PaperId": "https://openalex.org/W4254154847", "PaperTitle": "3D FPGA using high-density interconnect Monolithic Integration", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Ogun Turkyilmaz", "G. Cibrario", "Olivier Rozeau", "Perrine Batude", "Fabien Clermidy"]}]}, {"DBLP title": "SAFE: Security-Aware FlexRay Scheduling Engine.", "DBLP authors": ["Gang Han", "Haibo Zeng", "Yaping Li", "Wenhua Dou"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.021", "OA papers": [{"PaperId": "https://openalex.org/W4233923971", "PaperTitle": "SAFE: Security-Aware FlexRay Scheduling Engine", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Gang Han", "Haibo Zeng", "Yaping Li", "Wenhua Dou"]}]}, {"DBLP title": "Reliability-Aware Exceptions: Tolerating intermittent faults in microprocessor array structures.", "DBLP authors": ["Waleed Dweik", "Murali Annavaram", "Michel Dubois"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.114", "OA papers": [{"PaperId": "https://openalex.org/W4237596304", "PaperTitle": "Reliability-Aware Exceptions: Tolerating intermittent faults in microprocessor array structures", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Waleed Dweik", "Murali Annavaram", "Michel Dubois"]}]}, {"DBLP title": "Metal layer planning for silicon interposers with consideration of routability and manufacturing cost.", "DBLP authors": ["Wen-Hao Liu", "Tzu-Kai Chien", "Ting-Chi Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.372", "OA papers": [{"PaperId": "https://openalex.org/W4233634576", "PaperTitle": "Metal layer planning for silicon interposers with consideration of routability and manufacturing cost", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Wen-Hao Liu", "Tzu-Kai Chien", "Ting-Chi Wang"]}]}, {"DBLP title": "Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales.", "DBLP authors": ["Mojtaba Ebrahimi", "Adrian Evans", "Mehdi Baradaran Tahoori", "Razi Seyyedi", "Enrico Costenaro", "Dan Alexandrescu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.043", "OA papers": [{"PaperId": "https://openalex.org/W4229741704", "PaperTitle": "Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Morteza Ebrahimi", "Andrew Evans", "Mehdi B. Tahoori", "Razi Seyyedi", "Enrico Costenaro", "Dan Alexandrescu"]}]}, {"DBLP title": "Testing PUF-based secure key storage circuits.", "DBLP authors": ["Mafalda Cortez", "Gijs Roelofs", "Said Hamdioui", "Giorgio Di Natale"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.207", "OA papers": [{"PaperId": "https://openalex.org/W4247384593", "PaperTitle": "Testing PUF-based secure key storage circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Mafalda Cortez", "Gijs Roelofs", "Said Hamdioui", "Giorgio Di Natale"]}]}, {"DBLP title": "mDTM: Multi-objective dynamic thermal management for on-chip systems.", "DBLP authors": ["Heba Khdr", "Thomas Ebi", "Muhammad Shafique", "Hussam Amrouch", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.343", "OA papers": [{"PaperId": "https://openalex.org/W4239412555", "PaperTitle": "mDTM: Multi-objective dynamic thermal management for on-chip systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Heba Khdr", "Thomas Ebi", "Muhammad Shafique", "Hussam Amrouch", "Jorg Henkel Karlsruhe"]}]}, {"DBLP title": "Application of Mission Profiles to enable cross-domain constraint-driven design.", "DBLP authors": ["C. Katzschke", "M.-P. Sohn", "Markus Olbrich", "Volker Meyer zu Bexten", "Markus Tristl", "Erich Barke"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.079", "OA papers": [{"PaperId": "https://openalex.org/W4252142278", "PaperTitle": "Application of Mission Profiles to enable cross-domain constraint-driven design", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["C. Katzschke", "M.-P. Sohn", "Markus Olbrich", "Volker Meyer zu Bexten", "M. Tristl", "Erich Barke"]}]}, {"DBLP title": "Concurrent placement, capacity provisioning, and request flow control for a distributed cloud infrastructure.", "DBLP authors": ["Shuang Chen", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.292", "OA papers": [{"PaperId": "https://openalex.org/W4251490902", "PaperTitle": "Concurrent placement, capacity provisioning, and request flow control for a distributed cloud infrastructure", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Shuang Chen", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "A high performance SEU-tolerant latch for nanoscale CMOS technology.", "DBLP authors": ["Zhengfeng Huang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.175", "OA papers": [{"PaperId": "https://openalex.org/W4241204756", "PaperTitle": "A high performance SEU-tolerant latch for nanoscale CMOS technology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hefei University of Technology": 1.0}, "Authors": ["Zhengfeng Huang"]}]}, {"DBLP title": "Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire.", "DBLP authors": ["Yuhao Wang", "Hao Yu", "Dennis Sylvester", "Pingfan Kong"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.196", "OA papers": [{"PaperId": "https://openalex.org/W4247556922", "PaperTitle": "Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Nanyang Technological University": 3.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Norman C. Beaulieu", "Hao Yu", "Dennis Sylvester", "Pingfan Kong"]}]}, {"DBLP title": "Wear-out analysis of Error Correction Techniques in Phase-Change Memory.", "DBLP authors": ["Caio Hoffman", "Luiz Ramos", "Rodolfo Azevedo", "Guido Araujo"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.047", "OA papers": [{"PaperId": "https://openalex.org/W4229978908", "PaperTitle": "Wear-out analysis of Error Correction Techniques in Phase-Change Memory", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Universidade Estadual de Campinas": 4.0}, "Authors": ["Caio Hoffman", "Luiz Roberto Ramos", "Rodolfo Azevedo", "Guido Araujo"]}]}, {"DBLP title": "Parallel probe based dynamic connection setup in TDM NoCs.", "DBLP authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.252", "OA papers": [{"PaperId": "https://openalex.org/W4250151251", "PaperTitle": "Parallel probe based dynamic connection setup in TDM NoCs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Shaoteng Liu", "Axel Jantsch", "Zhonghai Lu"]}]}, {"DBLP title": "Aging-aware standard cell library design.", "DBLP authors": ["Saman Kiamehr", "Farshad Firouzi", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.274", "OA papers": [{"PaperId": "https://openalex.org/W4254991892", "PaperTitle": "Aging-aware standard cell library design", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Saman Kiamehr", "Farshad Firouzi", "Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A deep learning methodology to proliferate golden signoff timing.", "DBLP authors": ["Seung-Soo Han", "Andrew B. Kahng", "Siddhartha Nath", "Ashok S. Vydyanathan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.273", "OA papers": [{"PaperId": "https://openalex.org/W4256270623", "PaperTitle": "A deep learning methodology to proliferate golden signoff timing", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Myongji University": 1.0, "University of California, San Diego": 3.0}, "Authors": ["Seung-Soo Han", "Andrew B. Kahng", "Siddhartha Sankar Nath", "Ashok S. Vydyanathan"]}]}, {"DBLP title": "Low-voltage organic transistors for flexible electronics.", "DBLP authors": ["Ute Zschieschang", "Reinhold Rodel", "Ulrike Kraft", "Kazuo Takimiya", "Tarek Zaki", "Florian Letzkus", "Joerg Butschke", "Harald Richter", "Joachim N. Burghartz", "Wei Xiong", "Boris Murmann", "Hagen Klauk"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.318", "OA papers": [{"PaperId": "https://openalex.org/W4247368231", "PaperTitle": "Low-voltage organic transistors for flexible electronics", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ute Zschieschang", "Reinhold R\u00f6del", "Ulrike Kraft", "Kazuo Takimiya", "Tarek Zaki", "Florian Letzkus", "J\u00f6rg Butschke", "Harald Richter", "Joachim N. Burghartz", "Wei Xiong", "Boris Murmann", "Hagen Klauk"]}]}, {"DBLP title": "Model-based protocol log generation for testing a telecommunication test harness using CLP.", "DBLP authors": ["Kenneth Balck", "Olga Grinchtein", "Justin Pearson"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.203", "OA papers": [{"PaperId": "https://openalex.org/W4246578367", "PaperTitle": "Model-based protocol log generation for testing a telecommunication test harness using CLP", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kenneth Balck", "Olga Grinchtein", "Justin Pearson"]}]}, {"DBLP title": "Bit-Flipping Scan - A unified architecture for fault tolerance and offline test.", "DBLP authors": ["Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.206", "OA papers": [{"PaperId": "https://openalex.org/W4230896237", "PaperTitle": "Bit-Flipping Scan - A unified architecture for fault tolerance and offline test", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Michael A. Imhof", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Sensitivity-based weighting for passivity enforcement of linear macromodels in power integrity applications.", "DBLP authors": ["A. Ubolli", "Stefano Grivet-Talocia", "M. Bandinu", "Alessandro Chinea"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.054", "OA papers": [{"PaperId": "https://openalex.org/W4256053575", "PaperTitle": "Sensitivity-based weighting for passivity enforcement of linear macromodels in power integrity applications", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["A. Ubolli", "Stefano Grivet-Talocia", "M. Bandinu", "Angel Chinea"]}]}, {"DBLP title": "Minimizing stack memory for hard real-time applications on multicore platforms.", "DBLP authors": ["Chuansheng Dong", "Haibo Zeng"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.041", "OA papers": [{"PaperId": "https://openalex.org/W4235836908", "PaperTitle": "Minimizing stack memory for hard real-time applications on multicore platforms", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 2.0}, "Authors": ["Chuansheng Dong", "Haibo Zeng"]}]}, {"DBLP title": "A novel low power 11-bit hybrid ADC using flash and delay line architectures.", "DBLP authors": ["Hsun-Cheng Lee", "Jacob A. Abraham"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.028", "OA papers": [{"PaperId": "https://openalex.org/W4248005856", "PaperTitle": "A novel low power 11-bit hybrid ADC using flash and delay line architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Hsun-Cheng Lee", "Jacob A. Abraham"]}]}, {"DBLP title": "Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems.", "DBLP authors": ["Alessandro Cilardo", "Edoardo Fusella", "Luca Gallo", "Antonino Mazzeo"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.352", "OA papers": [{"PaperId": "https://openalex.org/W4300702549", "PaperTitle": "Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Naples Federico II": 4.0}, "Authors": ["Alessandro Cilardo", "Edoardo Fusella", "Luca Gallo", "Antonino Mazzeo"]}]}, {"DBLP title": "Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation & tracking.", "DBLP authors": ["Santanu Sarma", "Nikil D. Dutt"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.342", "OA papers": [{"PaperId": "https://openalex.org/W4250021924", "PaperTitle": "Minimal sparse observability of complex networks: Application to MPSoC sensor placement and run-time thermal estimation &amp; tracking", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Santanu Sarma", "Nikil Dutt"]}]}, {"DBLP title": "Partial-SET: Write speedup of PCM main memory.", "DBLP authors": ["Bing Li", "Shuchang Shan", "Yu Hu", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.066", "OA papers": [{"PaperId": "https://openalex.org/W4240175258", "PaperTitle": "Partial-SET: Write speedup of PCM main memory", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Bing Li", "Shan Shuchang", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias.", "DBLP authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.087", "OA papers": [{"PaperId": "https://openalex.org/W4241611182", "PaperTitle": "Efficient transient thermal simulation of 3D ICs with liquid-cooling and through silicon vias", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Alain Fourmigue", "Giovanni Beltrame", "Gabriela Nicolescu"]}]}, {"DBLP title": "An analog non-volatile neural network platform for prototyping RF BIST solutions.", "DBLP authors": ["Dzmitry Maliuk", "Yiorgos Makris"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.381", "OA papers": [{"PaperId": "https://openalex.org/W4243175866", "PaperTitle": "An analog non-volatile neural network platform for prototyping RF BIST solutions", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Dzmitry Maliuk", "Yiorgos Makris"]}]}, {"DBLP title": "Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor.", "DBLP authors": ["Myungsun Kim", "Kibeom Kim", "James R. Geraci", "Seongsoo Hong"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.236", "OA papers": [{"PaperId": "https://openalex.org/W4253560098", "PaperTitle": "Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Seoul National University": 2.0, "Samsung (South Korea)": 2.0}, "Authors": ["Myungsun Kim", "Ki Wook Kim", "James R. Geraci", "Seong-Soo Hong"]}]}, {"DBLP title": "A minimalist approach to Remote Attestation.", "DBLP authors": ["Aur\u00e9lien Francillon", "Quan Nguyen", "Kasper Bonne Rasmussen", "Gene Tsudik"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.257", "OA papers": [{"PaperId": "https://openalex.org/W4236995802", "PaperTitle": "A minimalist approach to Remote Attestation", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"EURECOM": 1.0, "University of California, Irvine": 3.0}, "Authors": ["Aur\u00e9lien Francillon", "Quan Dong Nguyen", "Kasper Bonne Rasmussen", "Gene Tsudik"]}]}, {"DBLP title": "Energy optimization in 3D MPSoCs with Wide-I/O DRAM using temperature variation aware bank-wise refresh.", "DBLP authors": ["MohammadSadegh Sadri", "Matthias Jung", "Christian Weis", "Norbert Wehn", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.294", "OA papers": [{"PaperId": "https://openalex.org/W4253685081", "PaperTitle": "Energy optimization in 3D MPSoCs with Wide-I/O DRAM using temperature variation aware bank-wise refresh", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mohammadsadegh Sadri", "Matthias Jung", "Christian Weis", "Norbert Wehn", "Luca Benini"]}]}, {"DBLP title": "EATBit: Effective automated test for binary translation with high code coverage.", "DBLP authors": ["Hui Guo", "Zhenjiang Wang", "Chenggang Wu", "Ruining He"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.097", "OA papers": [{"PaperId": "https://openalex.org/W4231638522", "PaperTitle": "EATBit: Effective automated test for binary translation with high code coverage", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hui Guo", "Zhenjiang Wang", "Chenggang Wu", "Ruining He"]}]}, {"DBLP title": "Time-decoupled parallel SystemC simulation.", "DBLP authors": ["Jan Henrik Weinstock", "Christoph Schumacher", "Rainer Leupers", "Gerd Ascheid", "Laura Tosoratto"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.204", "OA papers": [{"PaperId": "https://openalex.org/W4240676688", "PaperTitle": "Time-decoupled parallel SystemC simulation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Jan Henrik Weinstock", "Christoph Schumacher", "Rainer Leupers", "Gerd Ascheid", "Laura Tosoratto"]}]}, {"DBLP title": "Panel: Future SoC verification methodology: UVM evolution or revolution?", "DBLP authors": ["Rolf Drechsler", "Christophe Chevallaz", "Franco Fummi", "Alan J. Hu", "Ronny Morad", "Frank Schirrmeister", "Alex Goryachev"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.385", "OA papers": [{"PaperId": "https://openalex.org/W4245371065", "PaperTitle": "Panel: Future SoC verification methodology: UVM evolution or revolution?", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Rolf Drechsler", "Christophe Chevallaz", "Franco Fummi", "Alan J. Hu", "Ronny Morad", "Frank Schirrmeister", "Alex Goryachev"]}]}, {"DBLP title": "Partitioned mixed-criticality scheduling on multiprocessor platforms.", "DBLP authors": ["Chuancai Gu", "Nan Guan", "Qingxu Deng", "Wang Yi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.305", "OA papers": [{"PaperId": "https://openalex.org/W4246569866", "PaperTitle": "Partitioned mixed-criticality scheduling on multiprocessor platforms", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northeastern University": 2.0, "Uppsala University": 2.0}, "Authors": ["Chuancai Gu", "Nan Guan", "Qingxu Deng", "Wang Yi"]}]}, {"DBLP title": "Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints.", "DBLP authors": ["Yi-Hang Chen", "Jian-Yu Chen", "Juinn-Dar Huang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.136", "OA papers": [{"PaperId": "https://openalex.org/W4254247435", "PaperTitle": "Area minimization synthesis for reconfigurable single-electron transistor arrays with fabrication constraints", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yihang Chen", "Jianyu Chen", "Juinn-Dar Huang"]}]}, {"DBLP title": "Modeling of an analog recording system design for ECoG and AP signals.", "DBLP authors": ["Nils Heidmann", "Nico Hellwege", "Tim Hohlein", "Thomas Westphal", "Dagmar Peters-Drolshagen", "Steffen Paul"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.026", "OA papers": [{"PaperId": "https://openalex.org/W4241682047", "PaperTitle": "Modeling of an analog recording system design for ECoG and AP signals", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Nils Heidmann", "Nico Hellwege", "Tim Hohlein", "T. Westphal", "Dagmar Peters-Drolshagen", "Steffen Paul"]}]}, {"DBLP title": "Generation of communication schedules for multi-mode distributed real-time applications.", "DBLP authors": ["Akramul Azim", "Gonzalo Carvajal", "Rodolfo Pellizzoni", "Sebastian Fischmeister"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.306", "OA papers": [{"PaperId": "https://openalex.org/W4231984224", "PaperTitle": "Generation of communication schedules for multi-mode distributed real-time applications", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Akramul Azim", "Gonzalo Carvajal", "Rodolfo Pellizzoni", "Sebastian Fischmeister"]}]}, {"DBLP title": "Garbage collection for multi-version index on flash memory.", "DBLP authors": ["Kam-yiu Lam", "Jiantao Wang", "Yuan-Hao Chang", "Jen-Wei Hsieh", "Po-Chun Huang", "Chung Keung Poon", "Chun Jiang Zhu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.070", "OA papers": [{"PaperId": "https://openalex.org/W4248334423", "PaperTitle": "Garbage collection for multi-version index on flash memory", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kam-Yiu Lam", "Jiantao Wang", "Yuan-Hao Chang", "Jen-Wei Hsieh", "Po-Chun Huang", "Chung Keung Poon", "Zhigang Tao"]}]}, {"DBLP title": "Hybrid side-channel/machine-learning attacks on PUFs: A new threat?", "DBLP authors": ["Xiaolin Xu", "Wayne P. Burleson"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.362", "OA papers": [{"PaperId": "https://openalex.org/W4236373173", "PaperTitle": "Hybrid side-channel/machine-learning attacks on PUFs: A new threat?", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Xiaolin Xu", "Wayne Burleson"]}]}, {"DBLP title": "Energy-efficient hardware acceleration through computing in the memory.", "DBLP authors": ["Somnath Paul", "Robert Karam", "Swarup Bhunia", "Ruchir Puri"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.279", "OA papers": [{"PaperId": "https://openalex.org/W4253993501", "PaperTitle": "Energy-efficient hardware acceleration through computing in the memory", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 1.0, "Case Western Reserve University": 2.0, "IBM (United States)": 1.0}, "Authors": ["Somnath Paul", "Robert Karam", "Swarup Bhunia", "Ruchir Puri"]}]}, {"DBLP title": "Optimal design and management of a smart residential PV and energy storage system.", "DBLP authors": ["Di Zhu", "Yanzhi Wang", "Naehyuck Chang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.154", "OA papers": [{"PaperId": "https://openalex.org/W4230207800", "PaperTitle": "Optimal design and management of a smart residential PV and energy storage system", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Di Zhu", "Yanzhi Wang", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "On the correctness, optimality and precision of Static Probabilistic Timing Analysis.", "DBLP authors": ["Sebastian Altmeyer", "Robert I. Davis"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.039", "OA papers": [{"PaperId": "https://openalex.org/W4232685986", "PaperTitle": "On the correctness, optimality and precision of Static Probabilistic Timing Analysis", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}, "Authors": ["Sebastian Altmeyer", "Robert H. Davis"]}]}, {"DBLP title": "p-OFTL: An object-based semantic-aware parallel flash translation layer.", "DBLP authors": ["Wei Wang", "Youyou Lu", "Jiwu Shu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.170", "OA papers": [{"PaperId": "https://openalex.org/W4241703568", "PaperTitle": "p-OFTL: An object-based semantic-aware parallel flash translation layer", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wei Wang", "Youyou Lu", "Jiwu Shu"]}]}, {"DBLP title": "Lightweight code-based cryptography: QC-MDPC McEliece encryption on reconfigurable devices.", "DBLP authors": ["Ingo von Maurich", "Tim G\u00fcneysu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.051", "OA papers": [{"PaperId": "https://openalex.org/W4247414558", "PaperTitle": "Lightweight code-based cryptography: QC-MDPC McEliece encryption on reconfigurable devices", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Ingo von Maurich", "Tim G\u00fcneysu"]}]}, {"DBLP title": "Simple interpolants for linear arithmetic.", "DBLP authors": ["Christoph Scholl", "Florian Pigorsch", "Stefan Disch", "Ernst Althaus"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.128", "OA papers": [{"PaperId": "https://openalex.org/W4237192732", "PaperTitle": "Simple interpolants for linear arithmetic", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Freiburg": 3.0}, "Authors": ["Christoph Scholl", "Florian Pigorsch", "Stefan Disch", "Ernst Althaus"]}]}, {"DBLP title": "Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures.", "DBLP authors": ["Ulrich Abelein", "Alejandro Cook", "Piet Engelke", "Michael Gla\u00df", "Felix Reimann", "Laura Rodr\u00edguez G\u00f3mez", "Thomas Russ", "J\u00fcrgen Teich", "Dominik Ull", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.373", "OA papers": [{"PaperId": "https://openalex.org/W4244810747", "PaperTitle": "Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Audi (Germany)": 1.0, "University of Stuttgart": 4.0, "Infineon Technologies (Germany)": 1.0, "University of Erlangen-Nuremberg": 4.0}, "Authors": ["U. Abelein", "Alejandro Cook", "P. Engelke", "Michael Gla\u00df", "Felix Reimann", "Laura G\u00f3mez", "Thomas A. Russ", "J\u00fcrgen Teich", "Dominik Ull", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "On the assumption of mutual independence of jitter realizations in P-TRNG stochastic models.", "DBLP authors": ["Patrick Haddad", "Yannick Teglia", "Florent Bernard", "Viktor Fischer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.052", "OA papers": [{"PaperId": "https://openalex.org/W4247302652", "PaperTitle": "On the assumption of mutual independence of jitter realizations in P-TRNG stochastic models", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"STMicroelectronics (France)": 2.0, "Jean Monnet University": 2.0}, "Authors": ["Patrick Haddad", "Yannick Teglia", "Florent Bernard", "Viktor Fischer"]}]}, {"DBLP title": "Multi resolution touch panel with built-in fingerprint sensing support.", "DBLP authors": ["Pranav Koundinya", "Sandhya Theril", "Tao Feng", "Varun Prakash", "Jiming Bao", "Weidong Shi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.258", "OA papers": [{"PaperId": "https://openalex.org/W4232047833", "PaperTitle": "Multi resolution touch panel with built-in fingerprint sensing support", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Pranav Koundinya", "Sandhya Theril", "Tao Feng", "Varun Prakash", "J. Bao", "Weidong Shi"]}]}, {"DBLP title": "hevcDTM: Application-driven Dynamic Thermal Management for High Efficiency Video Coding.", "DBLP authors": ["Daniel Palomino", "Muhammad Shafique", "Hussam Amrouch", "Altamiro Amadeu Susin", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.237", "OA papers": [{"PaperId": "https://openalex.org/W4246512229", "PaperTitle": "hevcDTM: Application-driven Dynamic Thermal Management for High Efficiency Video Coding", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Daniel Palomino", "Muhammad Shafique", "Hussam Amrouch", "Altamiro Amadeu Susin", "Jorg Henkel"]}]}, {"DBLP title": "Compiler-driven dynamic reliability management for on-chip systems under variabilities.", "DBLP authors": ["Semeen Rehman", "Florian Kriebel", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.119", "OA papers": [{"PaperId": "https://openalex.org/W4250254099", "PaperTitle": "Compiler-driven dynamic reliability management for on-chip systems under variabilities", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Semeen Rehman", "Florian Kriebel", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Bus designs for time-probabilistic multicore processors.", "DBLP authors": ["Javier Jalle", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.063", "OA papers": [{"PaperId": "https://openalex.org/W4253793747", "PaperTitle": "Bus designs for time-probabilistic multicore processors", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Barcelona Supercomputing Center": 5.0}, "Authors": ["Javier Jalle", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"]}]}, {"DBLP title": "SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis.", "DBLP authors": ["Manish Rana", "Ramon Canal"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.045", "OA papers": [{"PaperId": "https://openalex.org/W4238637222", "PaperTitle": "SSFB: A highly-efficient and scalable simulation reduction technique for SRAM yield analysis", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Manish Rana", "Ramon Canal"]}]}, {"DBLP title": "Extreme-scale computer architecture: Energy efficiency from the ground up\u2021.", "DBLP authors": ["Josep Torrellas"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.213", "OA papers": [{"PaperId": "https://openalex.org/W4300903922", "PaperTitle": "Extreme-scale computer architecture: Energy efficiency from the ground up", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Josep Torrellas"]}]}, {"DBLP title": "General and efficient Response Time Analysis for EDF scheduling.", "DBLP authors": ["Nan Guan", "Wang Yi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.268", "OA papers": [{"PaperId": "https://openalex.org/W4239019050", "PaperTitle": "General and efficient Response Time Analysis for EDF scheduling", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Nan Guan", "Wang Yi"]}]}, {"DBLP title": "Highly accurate SPICE-compatible modeling for single- and double-gate GNRFETs with studies on technology scaling.", "DBLP authors": ["Morteza Gholipour", "Ying-Yu Chen", "Amit Sangai", "Deming Chen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.133", "OA papers": [{"PaperId": "https://openalex.org/W4253960727", "PaperTitle": "Highly accurate SPICE-compatible modeling for single- and double-gate GNRFETs with studies on technology scaling", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Tehran": 1.0, "University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Morteza Gholipour", "Yingyu Chen", "Amit Sangai", "Deming Chen"]}]}, {"DBLP title": "Modeling steep slope devices: From circuits to architectures.", "DBLP authors": ["Karthik Swaminathan", "Moon Seok Kim", "Nandhini Chandramoorthy", "Behnam Sedighi", "Robert Perricone", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.149", "OA papers": [{"PaperId": "https://openalex.org/W4248033008", "PaperTitle": "Modeling steep slope devices: From circuits to architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Pennsylvania State University": 5.0, "University of Notre Dame": 2.0}, "Authors": ["Karthik Swaminathan", "Moon S. Kim", "Nandhini Chandramoorthy", "Behnam Sedighi", "Robert Perricone", "Jack Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Time-critical computing on a single-chip massively parallel processor.", "DBLP authors": ["Beno\u00eet Dupont de Dinechin", "Duco van Amstel", "Marc Poulhi\u00e8s", "Guillaume Lager"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.110", "OA papers": [{"PaperId": "https://openalex.org/W4235387583", "PaperTitle": "Time-critical computing on a single-chip massively parallel processor", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Kuraray (United States)": 1.0}, "Authors": ["Benoit Dupont de Dinechin", "Duco van Amstel", "Marc Poulhies", "Guillaume Lager"]}]}, {"DBLP title": "DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs.", "DBLP authors": ["Wolfgang B\u00fcter", "Christof Osewold", "Daniel Gregorek", "Alberto Garc\u00eda Ortiz"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.322", "OA papers": [{"PaperId": "https://openalex.org/W4234216971", "PaperTitle": "DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Electrodynamics": 2.0, "University of Bremen": 2.0}, "Authors": ["Wolfgang Buter", "Christof Osewold", "Daniel Gregorek", "Alberto Garcia-Ortiz"]}]}, {"DBLP title": "Optimization of design complexity in time-multiplexed constant multiplications.", "DBLP authors": ["Levent Aksoy", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.313", "OA papers": [{"PaperId": "https://openalex.org/W4253792916", "PaperTitle": "Optimization of design complexity in time-multiplexed constant multiplications", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Levent Aksoy", "Paulo Flores", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "Application mapping for express channel-based networks-on-chip.", "DBLP authors": ["Di Zhu", "Lizhong Chen", "Siyu Yue", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.251", "OA papers": [{"PaperId": "https://openalex.org/W4245453195", "PaperTitle": "Application mapping for express channel-based networks-on-chip", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Di Zhu", "Lizhong Chen", "Siyu Yue", "Massoud Pedram"]}]}, {"DBLP title": "Built-in self-test and characterization of polar transmitter parameters in the loop-back mode.", "DBLP authors": ["Jae Woong Jeong", "Sule Ozev", "Shreyas Sen", "Vishwanath Natarajan", "Mustapha Slamani"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.382", "OA papers": [{"PaperId": "https://openalex.org/W4241198383", "PaperTitle": "Built-in self-test and characterization of polar transmitter parameters in the loop-back mode", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 2.0, "Intel (United Kingdom)": 2.0}, "Authors": ["Jae-Woong Jeong", "Sule Ozev", "Shreyas Sen", "V. Natarajan", "Mustapha Slamani"]}]}, {"DBLP title": "Leveraging on-chip networks for efficient prediction on multicore coherence.", "DBLP authors": ["Libo Huang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.191", "OA papers": [{"PaperId": "https://openalex.org/W4243578037", "PaperTitle": "Leveraging on-chip networks for efficient prediction on multicore coherence", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 1.0}, "Authors": ["Libo Huang"]}]}, {"DBLP title": "Signature indexing of design layouts for hotspot detection.", "DBLP authors": ["Cristian Andrades", "M. Andrea Rodr\u00edguez", "Charles C. Chiang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.371", "OA papers": [{"PaperId": "https://openalex.org/W4249149787", "PaperTitle": "Signature indexing of design layouts for hotspot detection", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Cristian Andrades", "M. Andrea Rodr\u00edguez", "Charles C. Chiang"]}]}, {"DBLP title": "Resolving the memory bottleneck for single supply near-threshold computing.", "DBLP authors": ["Tobias Gemmeke", "Mohamed M. Sabry", "Jan Stuijt", "Praveen Raghavan", "Francky Catthoor", "David Atienza"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.215", "OA papers": [{"PaperId": "https://openalex.org/W4239993202", "PaperTitle": "Resolving the memory bottleneck for single supply near-threshold computing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Tobias Gemmeke", "Mohamed Sabry", "Jan Stuijt", "Praveen Raghavan", "Francky Catthoor", "David Atienza"]}]}, {"DBLP title": "Exploiting STT-NV technology for reconfigurable, high performance, low power, and low temperature functional unit design.", "DBLP authors": ["Adarsh Reddy Ashammagari", "Hamid Mahmoodi", "Houman Homayoun"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.348", "OA papers": [{"PaperId": "https://openalex.org/W4252994642", "PaperTitle": "Exploiting STT-NV technology for reconfigurable, high performance, low power, and low temperature functional unit design", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"George Mason University": 2.0, "San Francisco State University": 1.0}, "Authors": ["Adarsh Reddy Ashammagari", "Hamid Mahmoodi", "Houman Homayoun"]}]}, {"DBLP title": "Exploiting expendable process-margins in DRAMs for run-time performance optimization.", "DBLP authors": ["Karthik Chandrasekar", "Sven Goossens", "Christian Weis", "Martijn Koedam", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.186", "OA papers": [{"PaperId": "https://openalex.org/W4243225647", "PaperTitle": "Exploiting expendable process-margins in DRAMs for run-time performance optimization", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Karthik Chandrasekar", "Sven Goossens", "Christian Weis", "Martijn Koedam", "Benny Akesson", "Norbert Wehn", "Kees Goossens"]}]}, {"DBLP title": "A wear-leveling-aware dynamic stack for PCM memory in embedded systems.", "DBLP authors": ["Qing'an Li", "Yanxiang He", "Yong Chen", "Chun Jason Xue", "Nan Jiang", "Chao Xu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.102", "OA papers": [{"PaperId": "https://openalex.org/W4242439683", "PaperTitle": "A wear-leveling-aware dynamic stack for PCM memory in embedded systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"City University of Hong Kong": 2.0, "Wuhan University": 4.0}, "Authors": ["Qingan Li", "Yanxiang He", "Yong Chen", "Chun Jason Xue", "Nan Jiang", "Chao Xu"]}]}, {"DBLP title": "Spintronics for low-power computing.", "DBLP authors": ["Yue Zhang", "Weisheng Zhao", "Jacques-Olivier Klein", "Wang Kang", "Damien Querlioz", "Youguang Zhang", "Dafine Ravelosona", "Claude Chappert"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.316", "OA papers": [{"PaperId": "https://openalex.org/W4241294088", "PaperTitle": "Spintronics for low-power computing", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Yue Zhang", "Weisheng Zhao", "Jacques-Olivier Klein", "Weisheng Zhao", "Damien Querlioz", "Youguang Zhang", "Dafin\u00e9 Ravelosona", "Claude Chappert"]}]}, {"DBLP title": "CoMik: A predictable and cycle-accurately composable real-time microkernel.", "DBLP authors": ["Andrew Nelson", "Ashkan Beyranvand Nejad", "Anca Mariana Molnos", "Martijn Koedam", "Kees Goossens"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.235", "OA papers": [{"PaperId": "https://openalex.org/W4246838536", "PaperTitle": "CoMik: A predictable and cycle-accurately composable real-time microkernel", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Delft University of Technology": 2.0, "CEA LETI": 1.0, "Eindhoven University of Technology": 2.0}, "Authors": ["Andrew T. Nelson", "Ashkan Beyranvand Nejad", "Anca Molnos", "Martijn Koedam", "Kees Goossens"]}]}, {"DBLP title": "HEROIC: Homomorphically EncRypted One Instruction Computer.", "DBLP authors": ["Nektarios Georgios Tsoutsos", "Michail Maniatakos"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.259", "OA papers": [{"PaperId": "https://openalex.org/W4237569313", "PaperTitle": "HEROIC: Homomorphically EncRypted One Instruction Computer", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Nektarios Georgios Tsoutsos", "Michail Maniatakos"]}]}, {"DBLP title": "Distributed cooperative shared last-level caching in tiled multiprocessor system on chip.", "DBLP authors": ["Preethi P. Damodaran", "Stefan Wallentowitz", "Andreas Herkersdorf"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.096", "OA papers": [{"PaperId": "https://openalex.org/W4242855681", "PaperTitle": "Distributed cooperative shared last-level caching in tiled multiprocessor system on chip", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Preethi Parayil Mana Damodaran", "Stefan Wallentowitz", "Andreas Herkersdorf"]}]}, {"DBLP title": "The schedulability region of two-level mixed-criticality systems based on EDF-VD.", "DBLP authors": ["Dirk M\u00fcller", "Alejandro Masrur"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.269", "OA papers": [{"PaperId": "https://openalex.org/W4243674351", "PaperTitle": "The schedulability region of two-level mixed-criticality systems based on EDF-VD", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Dirk M\u00fcller", "Alejandro Masrur"]}]}, {"DBLP title": "Brain-inspired computing with spin torque devices.", "DBLP authors": ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.245", "OA papers": [{"PaperId": "https://openalex.org/W4242319423", "PaperTitle": "Brain-inspired computing with spin torque devices", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Kaushik Roy", "Mrigank Sharad", "Deliang Fan", "Karthik Yogendra"]}]}, {"DBLP title": "A unified methodology for a fast benchmarking of parallel architecture.", "DBLP authors": ["Alexandre Guerre", "Jean-Thomas Acquaviva", "Yves Lhuillier"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.205", "OA papers": [{"PaperId": "https://openalex.org/W4236940866", "PaperTitle": "A unified methodology for a fast benchmarking of parallel architecture", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Alexandre Guerre", "Jean-Thomas Acquaviva", "Yves Lhuillier"]}]}, {"DBLP title": "Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.232", "OA papers": [{"PaperId": "https://openalex.org/W4256281923", "PaperTitle": "Software architecture of High Efficiency Video Coding for many-core systems with power-efficient workload balancing", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Muhammad Shahzeb Khan", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Coarse-grained Bubble Razor to exploit the potential of two-phase transparent latch designs.", "DBLP authors": ["Hayoung Kim", "Dongyoung Kim", "Jae-Joon Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.379", "OA papers": [{"PaperId": "https://openalex.org/W4250849581", "PaperTitle": "Coarse-grained Bubble Razor to exploit the potential of two-phase transparent latch designs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Pohang University of Science and Technology": 5.0}, "Authors": ["Ha-Young Kim", "Dongyoung Kim", "Jae-Joon Kim", "Sungjoo Yoo", "Sunggu Lee"]}]}, {"DBLP title": "Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures.", "DBLP authors": ["Ricardo Martins", "Nuno Louren\u00e7o", "Ant\u00f3nio Canelas", "Nuno Horta"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.023", "OA papers": [{"PaperId": "https://openalex.org/W4256145522", "PaperTitle": "Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Instituto Polit\u00e9cnico de Lisboa": 4.0}, "Authors": ["Ricardo Silveira Martins", "Nuno Louren\u00e7o", "Antonio Canelas", "Nuno Horta"]}]}, {"DBLP title": "Probabilistic standard cell modeling considering non-Gaussian parameters and correlations.", "DBLP authors": ["Andr\u00e9 Lange", "Christoph Sohrmann", "Roland Jancke", "Joachim Haase", "Ingolf Lorenz", "Ulf Schlichtmann"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.243", "OA papers": [{"PaperId": "https://openalex.org/W2757129646", "PaperTitle": "Probabilistic standard cell modeling considering non-Gaussian parameters and correlations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Andre Lange", "Roland Jancke", "Joachim Haase", "Ingolf Lorenz", "Ulf Schlichtmann"]}]}, {"DBLP title": "Connecting different worlds - Technology abstraction for reliability-aware design and Test.", "DBLP authors": ["Ulf Schlichtmann", "Veit Kleeberger", "Jacob A. Abraham", "Adrian Evans", "Christina Gimmler-Dumont", "Michael Gla\u00df", "Andreas Herkersdorf", "Sani R. Nassif", "Norbert Wehn"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.265", "OA papers": [{"PaperId": "https://openalex.org/W4229672658", "PaperTitle": "Connecting different worlds - Technology abstraction for reliability-aware design and Test", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU M\u00fcnchen": 3.0, "The University of Texas at Austin": 1.0, "iROC Technologies": 1.0, "University of Kaiserslautern": 2.0, "FAU Erlangen-N\u00fcrnberg": 1.0, "IBM Research": 1.0}, "Authors": ["Ulf Schlichtmann", "B. Kleeberger Veit", "Jacob A. Abraham", "Andrew Evans", "Ch. Gimmler-Dumont", "Michael Gla\u03b2", "Andreas Herkersdorf", "R. Nassif Sani", "Norbert Wehn"]}]}, {"DBLP title": "Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors.", "DBLP authors": ["Daniele Bortolotti", "Andrea Bartolini", "Christian Weis", "Davide Rossi", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.182", "OA papers": [{"PaperId": "https://openalex.org/W4248638687", "PaperTitle": "Hybrid memory architecture for voltage scaling in ultra-low power multi-core biomedical processors", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Daniele C. E. Bortolotti", "Andrea Bartolini", "Christian Weis", "Davide Rossi", "L. Beninio"]}]}, {"DBLP title": "Width minimization in the Single-Electron Transistor array synthesis.", "DBLP authors": ["Chian-Wei Liu", "Chang-En Chiang", "Ching-Yi Huang", "Chun-Yao Wang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.135", "OA papers": [{"PaperId": "https://openalex.org/W4230958108", "PaperTitle": "Width minimization in the Single-Electron Transistor array synthesis", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["C. L. Liu", "Chang-En Chiang", "Ching-Yi Huang", "Chun-Yao Wang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Model based hierarchical optimization strategies for analog design automation.", "DBLP authors": ["Engin Afacan", "Simge Ay", "Francisco V. Fern\u00e1ndez", "G\u00fcnhan D\u00fcndar", "I. Faik Baskaya"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.027", "OA papers": [{"PaperId": "https://openalex.org/W4251390903", "PaperTitle": "Model based hierarchical optimization strategies for analog design automation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Engin Afacan", "Simge Ay", "Francisco V. Fern\u00e1ndez", "Gunhan Dundar", "Faik Basckaya"]}]}, {"DBLP title": "Multi-site test optimization for multi-Vdd SoCs using space- and time- division multiplexing.", "DBLP authors": ["Fotis Vartziotis", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Rubin A. Parekhji", "Arvind Jain"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.141", "OA papers": [{"PaperId": "https://openalex.org/W4249751302", "PaperTitle": "Multi-site test optimization for multi-V<inf>dd</inf> SoCs using space- and time- division multiplexing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Fotios Vartziotis", "Xrysovalantis Kavousianos", "Krishnendu Chakrabarty", "Rubin A. Parekhji", "Arvind K. Jain"]}]}, {"DBLP title": "Interconnect test for 3D stacked memory-on-logic.", "DBLP authors": ["Mottaqiallah Taouil", "Mahmoud Masadeh", "Said Hamdioui", "Erik Jan Marinissen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.139", "OA papers": [{"PaperId": "https://openalex.org/W4253065609", "PaperTitle": "Interconnect test for 3D stacked memory-on-logic", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Delft University of Technology": 3.0, "Imec": 1.0}, "Authors": ["Mottaqiallah Taouil", "Mahmoud Masadeh", "Said Hamdioui", "Erik Jan Marinissen"]}]}, {"DBLP title": "Synthesis algorithm of parallel index generation units.", "DBLP authors": ["Yusuke Matsunaga"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.310", "OA papers": [{"PaperId": "https://openalex.org/W4255631496", "PaperTitle": "Synthesis algorithm of parallel index generation units", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu University": 1.0}, "Authors": ["Yusuke Matsunaga"]}]}, {"DBLP title": "A layered approach for testing timing in the model-based implementation.", "DBLP authors": ["BaekGyu Kim", "Hyeon I. Hwang", "Taejoon Park", "Sang Hyuk Son", "Insup Lee"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.202", "OA papers": [{"PaperId": "https://openalex.org/W4245167665", "PaperTitle": "A layered approach for testing timing in the model-based implementation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["BaekGyu Kim", "Hyeon Seok Hwang", "Taejoon Park", "Sang H. Son", "Insup Lee"]}]}, {"DBLP title": "P/G TSV planning for IR-drop reduction in 3D-ICs.", "DBLP authors": ["Shengcheng Wang", "Farshad Firouzi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.057", "OA papers": [{"PaperId": "https://openalex.org/W4238581043", "PaperTitle": "P/G TSV planning for IR-drop reduction in 3D-ICs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shengcheng Wang", "Farshad Firouzi", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Quo vadis, PUF?: Trends and challenges of emerging physical-disorder based security.", "DBLP authors": ["Masoud Rostami", "James B. Wendt", "Miodrag Potkonjak", "Farinaz Koushanfar"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.365", "OA papers": [{"PaperId": "https://openalex.org/W4250789963", "PaperTitle": "Quo vadis, PUF?: Trends and challenges of emerging physical-disorder based security", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Masoud Rostami", "James B. Wendt", "Miodrag Potkonjak", "Farinaz Koushanfar"]}]}, {"DBLP title": "MSim: A general cycle accurate simulation platform for memcomputing studies.", "DBLP authors": ["Chun Zhang", "Peng Deng", "Hui Geng", "Jianming Liu", "Qi Zhu", "Jinjun Xiong", "Yiyu Shi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.278", "OA papers": [{"PaperId": "https://openalex.org/W4244382165", "PaperTitle": "MSim: A general cycle accurate simulation platform for memcomputing studies", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chun Zhang", "Peng Deng", "Hui Geng", "Jianming Liu", "Qi Zhu", "Jinjun Xiong", "Yiyu Shi"]}]}, {"DBLP title": "Equivalence checking for function pipelining in behavioral synthesis.", "DBLP authors": ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.163", "OA papers": [{"PaperId": "https://openalex.org/W4248839562", "PaperTitle": "Equivalence checking for function pipelining in behavioral synthesis", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Portland State University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Kecheng Hao", "Sandip Ray", "Fei Xie"]}]}, {"DBLP title": "Mission profile aware robustness assessment of automotive power devices.", "DBLP authors": ["Thomas Nirmaier", "Andreas Burger", "Manuel Harrant", "Alexander Viehl", "Oliver Bringmann", "Wolfgang Rosenstiel", "Georg Pelz"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.078", "OA papers": [{"PaperId": "https://openalex.org/W4243892629", "PaperTitle": "Mission profile aware robustness assessment of automotive power devices", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 3.0, "Research Center for Information Technology": 4.0}, "Authors": ["Thomas Nirmaier", "Andreas Burger", "Manuel Harrant", "Alexander Viehl", "Oliver Bringmann", "Wolfgang Rosenstiel", "Georg Pelz"]}]}, {"DBLP title": "Temporal memoization for energy-efficient timing error recovery in GPGPUs.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.113", "OA papers": [{"PaperId": "https://openalex.org/W4234628807", "PaperTitle": "Temporal memoization for energy-efficient timing error recovery in GPGPUs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 2.0, "ETH Zurich": 1.0}, "Authors": ["Abbas Rahimi", "Luca Benini", "Rajesh Gupta"]}]}, {"DBLP title": "Design of 3D nanomagnetic logic circuits: A full-adder case study.", "DBLP authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.132", "OA papers": [{"PaperId": "https://openalex.org/W4242823178", "PaperTitle": "Design of 3D nanomagnetic logic circuits: A full-adder case study", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Robert Perricone", "Xiaobo Sharon Hu", "Joseph J. Nahas", "Michael Niemier"]}]}, {"DBLP title": "Novel circuit topology synthesis method using circuit feature mining and symbolic comparison.", "DBLP authors": ["Cristian Ferent", "Alex Doboli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.030", "OA papers": [{"PaperId": "https://openalex.org/W4240465920", "PaperTitle": "Novel circuit topology synthesis method using circuit feature mining and symbolic comparison", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Cristian Ferent", "Alex Doboli"]}]}, {"DBLP title": "Standard cell library tuning for variability tolerant designs.", "DBLP authors": ["Sebastien Fabrie", "Juan Diego Echeverri", "Maarten Vertregt", "Jos\u00e9 Pineda de Gyvez"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.242", "OA papers": [{"PaperId": "https://openalex.org/W4235316543", "PaperTitle": "Standard cell library tuning for variability tolerant designs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sebastien Antonius Josephus Fabrie", "Juan Alvaro Echeverri", "Maarten Vertreg", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Bandwidth-efficient controller-server co-design with stability guarantees.", "DBLP authors": ["Amir Aminifar", "Enrico Bini", "Petru Eles", "Zebo Peng"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.068", "OA papers": [{"PaperId": "https://openalex.org/W2956747989", "PaperTitle": "Bandwidth-efficient controller-server co-design with stability guarantees", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Link\u00f6ping University": 3.0, "Lund University": 1.0}, "Authors": ["Amir Aminifar", "Enrico Bini", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Isochronous networks by construction.", "DBLP authors": ["Yu Bai", "Klaus Schneider"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.168", "OA papers": [{"PaperId": "https://openalex.org/W4245523207", "PaperTitle": "Isochronous networks by construction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Yu Bai", "Klaus Schneider"]}]}, {"DBLP title": "Joint Virtual Probe: Joint exploration of multiple test items' spatial patterns for efficient silicon characterization and test prediction.", "DBLP authors": ["Shuangyue Zhang", "Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng", "Hong Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.240", "OA papers": [{"PaperId": "https://openalex.org/W4237436715", "PaperTitle": "Joint Virtual Probe: Joint exploration of multiple test items' spatial patterns for efficient silicon characterization and test prediction", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Shuangyue Zhang", "Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng", "Hong Wang"]}]}, {"DBLP title": "Advanced system on a chip design based on controllable-polarity FETs.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Luca Gaetano Amar\u00f9", "Jian Zhang", "Giovanni De Micheli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.248", "OA papers": [{"PaperId": "https://openalex.org/W3136090073", "PaperTitle": "Advanced system on a chip design based on controllable-polarity FETs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Luca Amaru", "Jian Zhang", "Giovanni De Micheli"]}]}, {"DBLP title": "Implicit index-aware model order reduction for RLC/RC networks.", "DBLP authors": ["Nicodemus Banagaaya", "Giuseppe Al\u00ec", "Wil H. A. Schilders", "Caren Tischendorf"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.056", "OA papers": [{"PaperId": "https://openalex.org/W4249230049", "PaperTitle": "Implicit index-aware model order reduction for RLC/RC networks", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Nicodemus Banagaaya", "Giuseppe Al\u00ec", "Wil H. A. Schilders", "Caren Tischendorf"]}]}, {"DBLP title": "Empowering study of delay bound tightness with simulated annealing.", "DBLP authors": ["Xueqian Zhao", "Zhonghai Lu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.263", "OA papers": [{"PaperId": "https://openalex.org/W4243300628", "PaperTitle": "Empowering study of delay bound tightness with simulated annealing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Xueqian Zhao", "Zhonghai Lu"]}]}, {"DBLP title": "From Simulink to NoC-based MPSoC on FPGA.", "DBLP authors": ["Francesco Robino", "Johnny \u00d6berg"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.341", "OA papers": [{"PaperId": "https://openalex.org/W4244885130", "PaperTitle": "From Simulink to NoC-based MPSoC on FPGA", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Francesco Robino", "Johnny O Berg"]}]}, {"DBLP title": "Efficiency of a glitch detector against electromagnetic fault injection.", "DBLP authors": ["Lo\u00efc Zussa", "Amine Dehbaoui", "Karim Tobich", "Jean-Max Dutertre", "Philippe Maurine", "Ludovic Guillaume-Sage", "Jessy Cl\u00e9di\u00e8re", "Assia Tria"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.216", "OA papers": [{"PaperId": "https://openalex.org/W4247039285", "PaperTitle": "Efficiency of a glitch detector against electromagnetic fault injection", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mines Saint-\u00c9tienne": 3.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "Atomic Energy and Alternative Energies Commission": 2.0}, "Authors": ["Loic Zussa", "Amine Dehbaoui", "Karim Tobich", "Jean-Max Dutertre", "Philippe Maurine", "Ludovic Guillaume-Sage", "Jessy Cl\u00e9di\u00e8re", "Assia Tria"]}]}, {"DBLP title": "Global fan speed control considering non-ideal temperature measurements in enterprise servers.", "DBLP authors": ["Jungsoo Kim", "Mohamed M. Sabry", "David Atienza", "Kalyan Vaidyanathan", "Kenny C. Gross"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.289", "OA papers": [{"PaperId": "https://openalex.org/W4253889112", "PaperTitle": "Global fan speed control considering non-ideal temperature measurements in enterprise servers", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Embedded Systems (United States)": 3.0, "Physical Sciences (United States)": 1.0, "Oracle (United States)": 1.0}, "Authors": ["Jungsoo Kim", "Mohamed Sabry", "David Atienza", "Kalyan Vaidyanathan", "Kenny C. Gross"]}]}, {"DBLP title": "A low power and robust carbon nanotube 6T SRAM design with metallic tolerance.", "DBLP authors": ["Luo Sun", "Jimson Mathew", "Rishad A. Shafik", "Dhiraj K. Pradhan", "Zhen Li"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.125", "OA papers": [{"PaperId": "https://openalex.org/W4247832579", "PaperTitle": "A low power and robust carbon nanotube 6T SRAM design with metallic tolerance", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Luo Sun", "Jimson Mathew", "Rishad Shafik", "Dhiraj K. Pradhan", "Zhen Li"]}]}, {"DBLP title": "PUF modeling attacks: An introduction and overview.", "DBLP authors": ["Ulrich R\u00fchrmair", "Jan S\u00f6lter"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.361", "OA papers": [{"PaperId": "https://openalex.org/W4230927117", "PaperTitle": "PUF modeling attacks: An introduction and overview", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Ulrich R\u00fchrmair", "Jan S\u00f6lter"]}]}, {"DBLP title": "A power-efficient reconfigurable architecture using PCM configuration technology.", "DBLP authors": ["Ali Ahari", "Hossein Asadi", "Behnam Khaleghi", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.349", "OA papers": [{"PaperId": "https://openalex.org/W4235333556", "PaperTitle": "A power-efficient reconfigurable architecture using PCM configuration technology", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ali Ahari", "Hossein Asadi", "Behnam Khaleghi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A low-power, high-performance approximate multiplier with configurable partial error recovery.", "DBLP authors": ["Cong Liu", "Jie Han", "Fabrizio Lombardi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.108", "OA papers": [{"PaperId": "https://openalex.org/W4230979891", "PaperTitle": "A low-power, high-performance approximate multiplier with configurable partial error recovery", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Alberta": 2.0, "Northeastern University": 1.0}, "Authors": ["Cong Liu", "Jie Han", "Fabrizio Lombardi"]}]}, {"DBLP title": "Tightly-coupled hardware support to dynamic parallelism acceleration in embedded shared memory clusters.", "DBLP authors": ["Paolo Burgio", "Giuseppe Tagliavini", "Francesco Conti", "Andrea Marongiu", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.169", "OA papers": [{"PaperId": "https://openalex.org/W4255293563", "PaperTitle": "Tightly-coupled hardware support to dynamic parallelism acceleration in embedded shared memory clusters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Modena and Reggio Emilia": 1.0, "University of Bologna": 2.0, "ETH Zurich": 2.0}, "Authors": ["Paolo Burgio", "Giuseppe Tagliavini", "Francesco Conti", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "Energy efficient data flow transformation for Givens Rotation based QR Decomposition.", "DBLP authors": ["Namita Sharma", "Preeti Ranjan Panda", "Min Li", "Prashant Agrawal", "Francky Catthoor"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.224", "OA papers": [{"PaperId": "https://openalex.org/W4229534974", "PaperTitle": "Energy efficient data flow transformation for Givens Rotation based QR Decomposition", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Delhi": 2.0, "Imec": 3.0}, "Authors": ["Namita Sharma", "Preeti Ranjan Panda", "Shelley D. Minteer", "Prashant Agrawal", "Francky Catthoor"]}]}, {"DBLP title": "Recovery-based resilient latency-insensitive systems.", "DBLP authors": ["Yuankai Chen", "Xuan Zeng", "Hai Zhou"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.116", "OA papers": [{"PaperId": "https://openalex.org/W4253173579", "PaperTitle": "Recovery-based resilient latency-insensitive systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Northwestern University": 2.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Yuan-Kai Chen", "Xuan Zeng", "Hai Zhou"]}]}, {"DBLP title": "Introducing Thread Criticality awareness in Prefetcher Aggressiveness Control.", "DBLP authors": ["Biswabandan Panda", "Shankar Balachandran"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.092", "OA papers": [{"PaperId": "https://openalex.org/W4254699412", "PaperTitle": "Introducing Thread Criticality awareness in Prefetcher Aggressiveness Control", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Biswabandan Panda", "Shankar Balachandran"]}]}, {"DBLP title": "Battery aware stochastic QoS boosting in mobile computing devices.", "DBLP authors": ["Hao Shen", "Qiuwen Chen", "Qinru Qiu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.185", "OA papers": [{"PaperId": "https://openalex.org/W4251657947", "PaperTitle": "Battery aware stochastic QoS boosting in mobile computing devices", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hao Shen", "Qiuwen Chen", "Qinru Qiu"]}]}, {"DBLP title": "A flexible BIST strategy for SDR transmitters.", "DBLP authors": ["Emanuel Dogaru", "Filipe Vinci dos Santos", "William Rebernak"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.383", "OA papers": [{"PaperId": "https://openalex.org/W4238756125", "PaperTitle": "A flexible BIST strategy for SDR transmitters", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sup\u00e9lec": 2.0, "THALES Communications & Security, Gennevilliers, France": 1.0}, "Authors": ["Emanuel Dogaru", "Filipe Neves dos Santos", "William Rebernak"]}]}, {"DBLP title": "Mission profile aware IC design - A case study.", "DBLP authors": ["Goeran Jerke", "Andrew B. Kahng"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.077", "OA papers": [{"PaperId": "https://openalex.org/W4239738297", "PaperTitle": "Mission profile aware IC design - A case study", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Goeran Jerke", "Andrew B. Kahng"]}]}, {"DBLP title": "ArChiVED: Architectural checking via event digests for high performance validation.", "DBLP authors": ["Chang-Hong Hsu", "Debapriya Chatterjee", "Ronny Morad", "Raviv Gal", "Valeria Bertacco"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.330", "OA papers": [{"PaperId": "https://openalex.org/W4233004479", "PaperTitle": "ArChiVED: Architectural checking via event digests for high performance validation", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "IBM Research - Austin": 2.0}, "Authors": ["Chang-Hong Hsu", "Debapriya Chatterjee", "Ronny Morad", "Raviv Ga", "Valeria Bertacco"]}]}, {"DBLP title": "Moving from co-simulation to simulation for effective smart systems design.", "DBLP authors": ["Franco Fummi", "Michele Lora", "Francesco Stefanni", "Dimitrios Trachanis", "Jahn Vanhese", "Sara Vinco"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.299", "OA papers": [{"PaperId": "https://openalex.org/W4251763422", "PaperTitle": "Moving from co-simulation to simulation for effective smart systems design", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Franco Fummi", "Michele Lora", "Francesco Stefanni", "Dimitrios Trachanis", "J. VanHese", "Sara Vinco"]}]}, {"DBLP title": "Energy optimization in Android applications through wakelock placement.", "DBLP authors": ["Faisal Alam", "Preeti Ranjan Panda", "Nikhil Tripathi", "Namita Sharma", "Sanjiv Narayan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.101", "OA papers": [{"PaperId": "https://openalex.org/W4246196381", "PaperTitle": "Energy optimization in Android applications through wakelock placement", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Faisal Alam", "Preeti Ranjan Panda", "Nikhil Tripathi", "Namita Sharma", "Sanjiv M. Narayan"]}]}, {"DBLP title": "Thermal-aware frequency scaling for adaptive workloads on heterogeneous MPSoCs.", "DBLP authors": ["Heng Yu", "Rizwan Syed", "Yajun Ha"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.304", "OA papers": [{"PaperId": "https://openalex.org/W4245459506", "PaperTitle": "Thermal-aware frequency scaling for adaptive workloads on heterogeneous MPSoCs", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Heng Yu", "Rizwan Syed", "Yajun Ha"]}]}, {"DBLP title": "Model-based actor multiplexing with application to complex communication protocols.", "DBLP authors": ["Christian Zebelein", "Christian Haubelt", "Joachim Falk", "Tobias Schwarzer", "J\u00fcrgen Teich"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.229", "OA papers": [{"PaperId": "https://openalex.org/W4241275477", "PaperTitle": "Model-based actor multiplexing with application to complex communication protocols", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Christian Zebelein", "Christian Haubelt", "Joachim Falk", "Tobias Schwarzer", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Unveiling Eurora - Thermal and power characterization of the most energy-efficient supercomputer in the world.", "DBLP authors": ["Andrea Bartolini", "Matteo Cacciari", "Carlo Cavazzoni", "Giampietro Tecchiolli", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.290", "OA papers": [{"PaperId": "https://openalex.org/W4251228740", "PaperTitle": "Unveiling Eurora - Thermal and power characterization of the most energy-efficient supercomputer in the world", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Andrea Bartolini", "Matteo Cacciari", "Carlo Cavazzoni", "Giampietro Tecchiolli", "Luca Benini"]}]}, {"DBLP title": "A novel embedded system for vision tracking.", "DBLP authors": ["Antonis Nikitakis", "Theofilos Paganos", "Ioannis Papaefstathiou"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.353", "OA papers": [{"PaperId": "https://openalex.org/W4245775144", "PaperTitle": "A novel embedded system for vision tracking", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Antonis Nikitakis", "Theofilos Paganos", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "ElastiStore: An elastic buffer architecture for Network-on-Chip routers.", "DBLP authors": ["I. Seitanidis", "Anastasios Psarras", "Giorgos Dimitrakopoulos", "Chrysostomos Nicopoulos"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.253", "OA papers": [{"PaperId": "https://openalex.org/W4240983278", "PaperTitle": "ElastiStore: An elastic buffer architecture for Network-on-Chip routers", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Democritus University of Thrace": 3.0, "University of Cyprus": 1.0}, "Authors": ["Ioannis Seitanidis", "Antonios Psarras", "George Dimitrakopoulos", "Chrysostomos Nicopoulos"]}]}, {"DBLP title": "A hybrid non-volatile SRAM cell with concurrent SEU detection and correction.", "DBLP authors": ["Pilin Junsangsri", "Fabrizio Lombardi", "Jie Han"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.178", "OA papers": [{"PaperId": "https://openalex.org/W4240239951", "PaperTitle": "A hybrid non-volatile SRAM cell with concurrent SEU detection and correction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 2.0, "University of Alberta": 1.0}, "Authors": ["Pilin Junsangsri", "Fabrizio Lombardi", "Jie Han"]}]}, {"DBLP title": "DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling.", "DBLP authors": ["Giovanni Mariani", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.231", "OA papers": [{"PaperId": "https://openalex.org/W4240540655", "PaperTitle": "DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Giovanni Mariani", "Gianluca Palermo", "Vittorio Zaccaria", "Cristina Silvano"]}]}, {"DBLP title": "RETLab: A fast design-automation framework for arbitrary RET networks.", "DBLP authors": ["Mohammad D. Mottaghi", "Arjun Rallapalli", "Chris Dwyer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.131", "OA papers": [{"PaperId": "https://openalex.org/W4255515148", "PaperTitle": "RETLab: A fast design-automation framework for arbitrary RET networks", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Mohammad D. Mottaghi", "Arjun Rallapalli", "Chris Dwyer"]}]}, {"DBLP title": "Monitoring and WCET analysis in COTS multi-core-SoC-based mixed-criticality systems.", "DBLP authors": ["Jan Nowotsch", "Michael Paulitsch", "Arne Henrichsen", "Werner Pongratz", "Andreas Schacht"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.080", "OA papers": [{"PaperId": "https://openalex.org/W4251980060", "PaperTitle": "Monitoring and WCET analysis in COTS multi-core-SoC-based mixed-criticality systems", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Jan Nowotsch", "Michael Paulitsch", "Arne Henrichsen", "Werner Pongratz", "Andreas Schacht"]}]}, {"DBLP title": "Cache aging reduction with improved performance using dynamically re-sizable cache.", "DBLP authors": ["Haroon Mahmood", "Massimo Poncino", "Enrico Macii"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.187", "OA papers": [{"PaperId": "https://openalex.org/W4235988403", "PaperTitle": "Cache aging reduction with improved performance using dynamically re-sizable cache", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Haroon Mahmood", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "Scalability bottlenecks discovery in MPSoC platforms using data mining on simulation traces.", "DBLP authors": ["Sofiane Lagraa", "Alexandre Termier", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.199", "OA papers": [{"PaperId": "https://openalex.org/W4255025037", "PaperTitle": "Scalability bottlenecks discovery in MPSoC platforms using data mining on simulation traces", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sofiane Lagraa", "Alexandre Termier", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Minimally buffered single-cycle deflection router.", "DBLP authors": ["Gnaneswara Rao Jonna", "John Jose", "Rachana Radhakrishnan", "Madhu Mutyam"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.323", "OA papers": [{"PaperId": "https://openalex.org/W4248747131", "PaperTitle": "Minimally buffered single-cycle deflection router", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Gnaneswara Rao Jonna", "John Jose", "Rachana Radhakrishnan", "Madhu Mutyam"]}]}, {"DBLP title": "Accelerating graph computation with racetrack memory and pointer-assisted graph representation.", "DBLP authors": ["Eunhyuk Park", "Sungjoo Yoo", "Sunggu Lee", "Hai Helen Li"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.172", "OA papers": [{"PaperId": "https://openalex.org/W4234969462", "PaperTitle": "Accelerating graph computation with racetrack memory and pointer-assisted graph representation", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Embedded Systems (United States)": 3.0, "University of Pittsburgh": 1.0}, "Authors": ["Eunhyuk Park", "Sungjoo Yoo", "Sunggu Lee", "Helen K. Li"]}]}, {"DBLP title": "Impact of steep-slope transistors on non-von Neumann architectures: CNN case study.", "DBLP authors": ["Indranil Palit", "Behnam Sedighi", "Andr\u00e1s Horv\u00e1th", "Xiaobo Sharon Hu", "Joseph Nahas", "Michael T. Niemier"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.150", "OA papers": [{"PaperId": "https://openalex.org/W4244924417", "PaperTitle": "Impact of steep-slope transistors on non-von Neumann architectures: CNN case study", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Notre Dame": 5.0, "P\u00e1zm\u00e1ny P\u00e9ter Catholic University": 1.0}, "Authors": ["Indranil Palit", "Behnam Sedighi", "Andr\u00e1s Horv\u00e1th", "Xiaobo Sharon Hu", "Joseph J. Nahas", "Michael Niemier"]}]}, {"DBLP title": "Low-latency wireless 3D NoCs via randomized shortcut chips.", "DBLP authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Ikki Fujiwara", "Takahiro Kagami", "Yasuhiro Take", "Tadahiro Kuroda", "Paul Bogdan", "Radu Marculescu", "Hideharu Amano"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.286", "OA papers": [{"PaperId": "https://openalex.org/W4234262577", "PaperTitle": "Low-latency wireless 3D NoCs via randomized shortcut chips", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hiroki Matsutani", "Michihiro Koibuchi", "Ikki Fujiwara", "Takahiro Kagami", "Yasuhiro Take", "Tadahiro Kuroda", "Paul Bogdan", "Radu Marculescu", "Hideharu Amano"]}]}, {"DBLP title": "Fast and accurate computation using stochastic circuits.", "DBLP authors": ["Armin Alaghi", "John P. Hayes"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.089", "OA papers": [{"PaperId": "https://openalex.org/W4251846933", "PaperTitle": "Fast and accurate computation using stochastic circuits", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Armin Alaghi", "John P. Hayes"]}]}, {"DBLP title": "Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits.", "DBLP authors": ["Yu-Guang Chen", "Kuan-Yu Lai", "Ming-Chao Lee", "Yiyu Shi", "Wing-Kai Hon", "Shih-Chieh Chang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.118", "OA papers": [{"PaperId": "https://openalex.org/W4233224645", "PaperTitle": "Yield and timing constrained spare TSV assignment for three-dimensional integrated circuits", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yuguang Chen", "Kuan-Yu Lai", "Ming-Chao Lee", "Yiyu Shi", "Wing-Kai Hon", "Shih-Chieh Chang"]}]}, {"DBLP title": "Lifetime holes aware register allocation for clustered VLIW processors.", "DBLP authors": ["Xuemeng Zhang", "Hui Wu", "Haiyan Sun", "Jingling Xue"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.103", "OA papers": [{"PaperId": "https://openalex.org/W4244250923", "PaperTitle": "Lifetime holes aware register allocation for clustered VLIW processors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Xuemeng Zhang", "Hui Wu", "Haiyan Sun", "Jingling Xue"]}]}, {"DBLP title": "Achieving efficient packet-based memory system by exploiting correlation of memory requests.", "DBLP authors": ["Tianyue Lu", "Licheng Chen", "Mingyu Chen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.090", "OA papers": [{"PaperId": "https://openalex.org/W4230284399", "PaperTitle": "Achieving efficient packet-based memory system by exploiting correlation of memory requests", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Tianyue Lu", "Licheng Chen", "Mingyu Chen"]}]}, {"DBLP title": "IIR filters using stochastic arithmetic.", "DBLP authors": ["Naman Saraf", "Kia Bazargan", "David J. Lilja", "Marc D. Riedel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.086", "OA papers": [{"PaperId": "https://openalex.org/W4212767893", "PaperTitle": "IIR filters using stochastic arithmetic", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Twin Cities Orthopedics": 2.0, "University of Minnesota": 2.0}, "Authors": ["Naman Saraf", "Kia Bazargan", "David J. Lilja", "Marc D. Riedel"]}]}, {"DBLP title": "A smaller and faster variant of RSM.", "DBLP authors": ["Noritaka Yamashita", "Kazuhiko Minematsu", "Toshihiko Okamura", "Yukiyasu Tsunoo"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.218", "OA papers": [{"PaperId": "https://openalex.org/W4241161486", "PaperTitle": "A smaller and faster variant of RSM", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NEC (Japan)": 4.0}, "Authors": ["Noritaka Yamashita", "Kazuhiko Minematsu", "Toshihiko Okamura", "Yukiyasu Tsunoo"]}]}, {"DBLP title": "Contract-based design of control protocols for safety-critical cyber-physical systems.", "DBLP authors": ["Pierluigi Nuzzo", "John B. Finn", "Antonio Iannopollo", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.072", "OA papers": [{"PaperId": "https://openalex.org/W4254396218", "PaperTitle": "Contract-based design of control protocols for safety-critical cyber-physical systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Pierluigi Nuzzo", "John M. Finn", "Antonio Iannopollo", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "On-device objective-C application optimization framework for high-performance mobile processors.", "DBLP authors": ["Garo Bournoutian", "Alex Orailoglu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.098", "OA papers": [{"PaperId": "https://openalex.org/W4237220343", "PaperTitle": "On-device objective-C application optimization framework for high-performance mobile processors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Garo Bournoutian", "Alex Orailoglu"]}]}, {"DBLP title": "A Linux-governor based Dynamic Reliability Manager for android mobile devices.", "DBLP authors": ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.117", "OA papers": [{"PaperId": "https://openalex.org/W4242116370", "PaperTitle": "A Linux-governor based Dynamic Reliability Manager for android mobile devices", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Rosing", "Luca Benini"]}]}, {"DBLP title": "A multi banked - Multi ported - Non blocking shared L2 cache for MPSoC platforms.", "DBLP authors": ["Igor Loi", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.093", "OA papers": [{"PaperId": "https://openalex.org/W4230326142", "PaperTitle": "A multi banked - Multi ported - Non blocking shared L2 cache for MPSoC platforms", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Igor Loi", "Luca Benini"]}]}, {"DBLP title": "SuperRange: Wide operational range power delivery design for both STV and NTV computing.", "DBLP authors": ["Xin He", "Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.159", "OA papers": [{"PaperId": "https://openalex.org/W4236456305", "PaperTitle": "SuperRange: Wide operational range power delivery design for both STV and NTV computing", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Xin He", "Yinhe Han", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "May-happen-in-parallel analysis based on segment graphs for safe ESL models.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.300", "OA papers": [{"PaperId": "https://openalex.org/W4236285787", "PaperTitle": "May-happen-in-parallel analysis based on segment graphs for safe ESL models", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"]}]}, {"DBLP title": "Property directed invariant refinement for program verification.", "DBLP authors": ["Tobias Welp", "Andreas Kuehlmann"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.127", "OA papers": [{"PaperId": "https://openalex.org/W4229842393", "PaperTitle": "Property directed invariant refinement for program verification", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Tobias Welp", "Andreas Kuehlmann"]}]}, {"DBLP title": "Special session: How secure are PUFs really? On the reach and limits of recent PUF attacks.", "DBLP authors": ["Ulrich R\u00fchrmair", "Ulf Schlichtmann", "Wayne P. Burleson"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.359", "OA papers": [{"PaperId": "https://openalex.org/W4231139278", "PaperTitle": "Special session: How secure are PUFs really? On the reach and limits of recent PUF attacks", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Technical University of Munich": 2.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Ulrich R\u00fchrmair", "Ulf Schlichtmann", "Wayne Burleson"]}]}, {"DBLP title": "Voltage island management in near threshold manycore architectures to mitigate dark silicon.", "DBLP authors": ["Cristina Silvano", "Gianluca Palermo", "Sotirios Xydis", "Ioannis S. Stamelakos"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.214", "OA papers": [{"PaperId": "https://openalex.org/W4232680992", "PaperTitle": "Voltage island management in near threshold manycore architectures to mitigate dark silicon", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Cristina Silvano", "Gianluca Palermo", "Sotirios Xydis", "Ioannis Stamelakos"]}]}, {"DBLP title": "PSP-Cache: A low-cost fault-tolerant cache memory architecture.", "DBLP authors": ["Hamed Farbeh", "Seyed Ghassem Miremadi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.177", "OA papers": [{"PaperId": "https://openalex.org/W4251166226", "PaperTitle": "PSP-Cache: A low-cost fault-tolerant cache memory architecture", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Hamed Farbeh", "Seyed Ghassem Miremadi"]}]}, {"DBLP title": "GPU-EvR: Run-time event based real-time scheduling framework on GPGPU platform.", "DBLP authors": ["Haeseung Lee", "Mohammad Abdullah Al Faruque"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.233", "OA papers": [{"PaperId": "https://openalex.org/W4238996151", "PaperTitle": "GPU-EvR: Run-time event based real-time scheduling framework on GPGPU platform", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Hae-Seung Lee", "Mohammad Abdullah Al Faruque"]}]}, {"DBLP title": "Hardware implementation of a Reed-Solomon soft decoder based on information set decoding.", "DBLP authors": ["Stefan Scholl", "Norbert Wehn"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.222", "OA papers": [{"PaperId": "https://openalex.org/W4254473762", "PaperTitle": "Hardware implementation of a Reed-Solomon soft decoder based on information set decoding", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kaiserslautern": 2.0}, "Authors": ["Stefan Scholl", "Norbert Wehn"]}]}, {"DBLP title": "Rate-adaptive tasks: Model, analysis, and design issues.", "DBLP authors": ["Giorgio C. Buttazzo", "Enrico Bini", "Darren Buttle"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.266", "OA papers": [{"PaperId": "https://openalex.org/W4302413916", "PaperTitle": "Rate-adaptive tasks: Model, analysis, and design issues", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Sant'Anna School of Advanced Studies": 2.0, "Etas (Germany)": 1.0}, "Authors": ["Giorgio C. Buttazzo", "Enrico Bini", "Darren Buttle"]}]}, {"DBLP title": "Panel: The world is going... analog & mixed-signal! What about EDA?", "DBLP authors": ["Marco Casale-Rossi", "Pietro Palella", "Mario Anton", "Ori Galzur", "Robert Hum", "Rainer Kress", "Paul Lo"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.050", "OA papers": [{"PaperId": "https://openalex.org/W2094785172", "PaperTitle": "Panel: The world is going... analog & mixed-signal! What about EDA?", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 2.0, "STMicroelectron., Catania, Italy": 1.0, "Micronas, Germany": 1.0, "Tower Semiconductor (Israel)": 1.0, "Mentor Graphics, Fremont, CA, USA#TAB#": 1.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Marco Casale-Rossi", "Pietro Palella", "Mario Anton", "Ori Galzur", "Robert Hum", "Rainer Kress", "Paul Lo"]}]}, {"DBLP title": "Advancing CMOS with carbon electronics.", "DBLP authors": ["Franz Kreupl"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.250", "OA papers": [{"PaperId": "https://openalex.org/W4300784487", "PaperTitle": "Advancing CMOS with carbon electronics", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Franz Kreupl"]}]}, {"DBLP title": "Hacking and protecting IC hardware.", "DBLP authors": ["Said Hamdioui", "Jean-Luc Danger", "Giorgio Di Natale", "Fethulah Smailbegovic", "Gerard van Battum", "Mark M. Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.112", "OA papers": [{"PaperId": "https://openalex.org/W4233739338", "PaperTitle": "Hacking and protecting IC hardware", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Delft University of Technology": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "Brightsight, The Netherlands": 1.0, "Secure IC, France": 1.0, "Escrypt (Germany)": 1.0, "TrueLogic & Uni of Connecticut, USA": 1.0}, "Authors": ["Said Hamdioui", "Jean-Luc Danger", "Giorgio Di Natale", "Fethulah Smailbegovic", "Gerard van Battum", "Mark Tehranipoor"]}]}, {"DBLP title": "A flexible ASIP architecture for connected components labeling in embedded vision applications.", "DBLP authors": ["Juan Fernando Eusse", "Rainer Leupers", "Gerd Ascheid", "Patrick Sudowe", "Bastian Leibe", "Tamon Sadasue"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.367", "OA papers": [{"PaperId": "https://openalex.org/W4231140224", "PaperTitle": "A flexible ASIP architecture for connected components labeling in embedded vision applications", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"RWTH Aachen University": 5.0, "Ricoh (Japan)": 1.0}, "Authors": ["Juan Fernando Eusse", "Rainer Leupers", "Gerd Ascheid", "Patrick Sudowe", "Bastian Leibe", "Tamon Sadasue"]}]}, {"DBLP title": "Resistive memories: Which applications?", "DBLP authors": ["Fabien Clermidy", "Natalija Jovanovic", "Santhosh Onkaraiah", "Houcine Oucheikh", "Olivier Thomas", "Ogun Turkyilmaz", "Elisa Vianello", "Jean-Michel Portal", "Marc Bocquet"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.282", "OA papers": [{"PaperId": "https://openalex.org/W4206354465", "PaperTitle": "Resistive memories: Which applications?", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"CEA LETI": 7.0, "Aix-Marseille University": 1.0, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.0}, "Authors": ["Fabien Clermidy", "N. Jovanovic", "Santhosh Onkaraiah", "Houcine Oucheikh", "Olivier P. Thomas", "Ogun Turkyilmaz", "Elisa Vianello", "Jean-Michel Portal", "Marc Bocquet"]}]}, {"DBLP title": "A quality-scalable and energy-efficient approach for spectral analysis of heart rate variability.", "DBLP authors": ["Georgios Karakonstantis", "Aviinaash Sankaranarayanan", "Mohamed M. Sabry", "David Atienza", "Andreas Burg"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.184", "OA papers": [{"PaperId": "https://openalex.org/W4245081334", "PaperTitle": "A quality-scalable and energy-efficient approach for spectral analysis of heart rate variability", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Georgios Karakonstantis", "Aviinaash Sankaranarayanan", "Mohamed Sabry", "David Atienza", "Andreas Burg"]}]}, {"DBLP title": "Package geometric aware thermal analysis by infrared-radiation thermal images.", "DBLP authors": ["Jui-Hung Chien", "Hao Yu", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Shih-Chieh Chang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.058", "OA papers": [{"PaperId": "https://openalex.org/W4245778376", "PaperTitle": "Package geometric aware thermal analysis by infrared-radiation thermal images", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jui-Hung Chien", "Hao Yu", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Shih-Chieh Chang"]}]}, {"DBLP title": "New implementions of predictive alternate analog/RF test with augmented model redundancy.", "DBLP authors": ["Haithem Ayari", "Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Vincent Kerzerho", "Michel Renovell"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.144", "OA papers": [{"PaperId": "https://openalex.org/W4254877869", "PaperTitle": "New implementions of predictive alternate analog/RF test with augmented model redundancy", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 6.0}, "Authors": ["Ayari H", "Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Vincent Kerz\u00e9rho", "Michel Renovell"]}]}, {"DBLP title": "Brisk and limited-impact NoC routing reconfiguration.", "DBLP authors": ["Doowon Lee", "Ritesh Parikh", "Valeria Bertacco"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.319", "OA papers": [{"PaperId": "https://openalex.org/W4235845219", "PaperTitle": "Brisk and limited-impact NoC routing reconfiguration", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Doowon Lee", "Ritesh Parikh", "Valeria Bertacco"]}]}, {"DBLP title": "Exploiting narrow-width values for improving non-volatile cache lifetime.", "DBLP authors": ["Guangshan Duan", "Shuai Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.065", "OA papers": [{"PaperId": "https://openalex.org/W4255172512", "PaperTitle": "Exploiting narrow-width values for improving non-volatile cache lifetime", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanjing University of Science and Technology": 2.0}, "Authors": ["Guangshan Duan", "Shuai Wang"]}]}, {"DBLP title": "EDT: A specification notation for reactive systems.", "DBLP authors": ["R. Venkatesh", "Ulka Shrotri", "G. Murali Krishna", "Supriya Agrawal"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.228", "OA papers": [{"PaperId": "https://openalex.org/W4232534707", "PaperTitle": "EDT: A specification notation for reactive systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tata Consultancy Services (India)": 4.0}, "Authors": ["R. Venkatesh", "Ulka Shrotri", "G. Murali Krishna", "Supriya Agrawal"]}]}, {"DBLP title": "Provably minimal energy using coordinated DVS and power gating.", "DBLP authors": ["Nathaniel A. Conos", "Saro Meguerdichian", "Foad Dabiri", "Miodrag Potkonjak"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.307", "OA papers": [{"PaperId": "https://openalex.org/W4236043166", "PaperTitle": "Provably minimal energy using coordinated DVS and power gating", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Nathaniel A. Conos", "Saro Meguerdichian", "Foad Dabiri", "Miodrag Potkonjak"]}]}, {"DBLP title": "An energy-aware fault tolerant scheduling framework for soft error resilient cloud computing systems.", "DBLP authors": ["Yue Gao", "Sandeep K. Gupta", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.107", "OA papers": [{"PaperId": "https://openalex.org/W4233921340", "PaperTitle": "An energy-aware fault tolerant scheduling framework for soft error resilient cloud computing systems", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 4.0}, "Authors": ["Yue Gao", "Sandeep K. S. Gupta", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "A dynamic computation method for fast and accurate performance evaluation of multi-core architectures.", "DBLP authors": ["S\u00e9bastien Le Nours", "Adam Postula", "Neil W. Bergmann"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.302", "OA papers": [{"PaperId": "https://openalex.org/W4232451342", "PaperTitle": "A dynamic computation method for fast and accurate performance evaluation of multi-core architectures", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["S\u00e9bastien Le Nours", "Adam Postula", "Neil W. Bergmann"]}]}, {"DBLP title": "Using MaxBMC for Pareto-optimal circuit initialization.", "DBLP authors": ["Sven Reimer", "Matthias Sauer", "Tobias Schubert", "Bernd Becker"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.161", "OA papers": [{"PaperId": "https://openalex.org/W4253798085", "PaperTitle": "Using MaxBMC for Pareto-optimal circuit initialization", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sven Reimer", "Matthias Sauer", "Tobias Schubert", "Bernd Becker"]}]}, {"DBLP title": "Facilitating timing debug by logic path correspondence.", "DBLP authors": ["Oshri Adler", "Eli Arbel", "Ilia Averbouch", "Ilan Beer", "Inna Grijnevitch"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.270", "OA papers": [{"PaperId": "https://openalex.org/W4232612652", "PaperTitle": "Facilitating timing debug by logic path correspondence", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM Research - Haifa": 5.0}, "Authors": ["Oshri Adler", "Eli Arbel", "Ilia Averbouch", "Ilan Beer", "Inna Grijnevitch"]}]}, {"DBLP title": "Program affinity performance models for performance and utilization.", "DBLP authors": ["Ryan W. Moore", "Bruce R. Childers"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.036", "OA papers": [{"PaperId": "https://openalex.org/W4231247623", "PaperTitle": "Program affinity performance models for performance and utilization", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ryan A. Moore", "Bruce R. Childers"]}]}, {"DBLP title": "Feasibility exploration of NVM based I-cache through MSHR enhancements.", "DBLP authors": ["Manu Komalan", "Jos\u00e9 Ignacio G\u00f3mez P\u00e9rez", "Christian Tenllado", "Praveen Raghavan", "Matthias Hartmann", "Francky Catthoor"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.034", "OA papers": [{"PaperId": "https://openalex.org/W4243453130", "PaperTitle": "Feasibility exploration of NVM based I-cache through MSHR enhancements", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["M. Perumkunnil", "Jose Perez", "Christian Tenllado", "Praveen Raghavan", "Matthias Hartmann", "Francky Catthoor"]}]}, {"DBLP title": "Computing a language-based guarantee for timing properties of cyber-physical systems.", "DBLP authors": ["Neil Dhruva", "Pratyush Kumar", "Georgia Giannopoulou", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.200", "OA papers": [{"PaperId": "https://openalex.org/W4244390593", "PaperTitle": "Computing a language-based guarantee for timing properties of cyber-physical systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Neil Dhruva", "Pratyush Kumar", "Georgia Giannopoulou", "Lothar Thiele"]}]}, {"DBLP title": "ABACUS: A technique for automated behavioral synthesis of approximate computing circuits.", "DBLP authors": ["Kumud Nepal", "Yueting Li", "R. Iris Bahar", "Sherief Reda"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.374", "OA papers": [{"PaperId": "https://openalex.org/W4244112173", "PaperTitle": "ABACUS: A technique for automated behavioral synthesis of approximate computing circuits", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Kumud Nepal", "Yueting Li", "R. Iris Bahar", "Sherief Reda"]}]}, {"DBLP title": "Make it real: Effective floating-point reasoning via exact arithmetic.", "DBLP authors": ["Miriam Leeser", "Saoni Mukherjee", "Jaideep Ramachandran", "Thomas Wahl"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.130", "OA papers": [{"PaperId": "https://openalex.org/W4235094570", "PaperTitle": "Make it real: Effective floating-point reasoning via exact arithmetic", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Miriam Leeser", "Saoni Mukherjee", "Jaideep Ramachandran", "Thomas I. Wahl"]}]}, {"DBLP title": "Multi-objective distributed run-time resource management for many-cores.", "DBLP authors": ["Stefan Wildermann", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.234", "OA papers": [{"PaperId": "https://openalex.org/W4233635417", "PaperTitle": "Multi-objective distributed run-time resource management for many-cores", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Stefan Wildermann", "Michael Gla\u00df", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Hardware primitives for the synthesis of multithreaded elastic systems.", "DBLP authors": ["Giorgos Dimitrakopoulos", "I. Seitanidis", "Anastasios Psarras", "K. Tsiouris", "Pavlos M. Mattheakis", "Jordi Cortadella"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.314", "OA papers": [{"PaperId": "https://openalex.org/W4246611646", "PaperTitle": "Hardware primitives for the synthesis of multithreaded elastic systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["George Dimitrakopoulos", "Ioannis Seitanidis", "Antonios Psarras", "K. Tsiouris", "Pavlos M. Mattheakis", "Jordi Cortadella"]}]}, {"DBLP title": "Energy-efficient scheduling for memory-intensive GPGPU workloads.", "DBLP authors": ["Seokwoo Song", "Minseok Lee", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.032", "OA papers": [{"PaperId": "https://openalex.org/W4238005121", "PaperTitle": "Energy-efficient scheduling for memory-intensive GPGPU workloads", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Seokwoo Song", "Minseok Lee", "John Kim", "Se Woong Seo", "Yeongon Cho", "Soojung Ryu"]}]}, {"DBLP title": "Design and evaluation of fine-grained power-gating for embedded microprocessors.", "DBLP authors": ["Masaaki Kondo", "Hiroaki Kobayashi", "Ryuichi Sakamoto", "Motoki Wada", "Jun Tsukamoto", "Mitaro Namiki", "Weihan Wang", "Hideharu Amano", "Kensaku Matsunaga", "Masaru Kudo", "Kimiyoshi Usami", "Toshiya Komoda", "Hiroshi Nakamura"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.158", "OA papers": [{"PaperId": "https://openalex.org/W4236493040", "PaperTitle": "Design and evaluation of fine-grained power-gating for embedded microprocessors", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Masaaki Kondo", "Hiroaki Kobyashi", "Ryuichi Sakamoto", "Motoki Wada", "Jun Tsukamoto", "Mitaro Namiki", "Weihan Wang", "Hideharu Amano", "Kensaku Matsunaga", "Masaru Kudo", "Kimiyoshi Usami", "Toshiya Komoda", "Hiroshi Nakamura"]}]}, {"DBLP title": "System-level design methodology enabling fast development of baseband MP-SoC for 4G small cell base station.", "DBLP authors": ["Shan Tang", "Ziyuan Zhu", "Yongtao Su"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.211", "OA papers": [{"PaperId": "https://openalex.org/W4255707698", "PaperTitle": "System-level design methodology enabling fast development of baseband MP-SoC for 4G small cell base station", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Tang Shan", "Zhu Ziyuan", "Shui Yongtao"]}]}, {"DBLP title": "Using guided local search for adaptive resource reservation in large-scale embedded systems.", "DBLP authors": ["Timon D. ter Braak"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.171", "OA papers": [{"PaperId": "https://openalex.org/W4256275237", "PaperTitle": "Using guided local search for adaptive resource reservation in large-scale embedded systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Timon D. ter Braak"]}]}, {"DBLP title": "Software-based Pauli tracking in fault-tolerant quantum circuits.", "DBLP authors": ["Alexandru Paler", "Simon J. Devitt", "Kae Nemoto", "Ilia Polian"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.137", "OA papers": [{"PaperId": "https://openalex.org/W4233457360", "PaperTitle": "Software-based Pauli tracking in fault-tolerant quantum circuits", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Alexandru Paler", "Simon J. Devitt", "Kae Nemoto", "Ilia Polian"]}]}, {"DBLP title": "Chameleon: Channel efficient Optical Network-on-Chip.", "DBLP authors": ["S\u00e9bastien Le Beux", "Hui Li", "Ian O'Connor", "Kazem Cheshmi", "Xuchen Liu", "Jelena Trajkovic", "Gabriela Nicolescu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.317", "OA papers": [{"PaperId": "https://openalex.org/W4246934443", "PaperTitle": "Chameleon: Channel efficient Optical Network-on-Chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Institut des Nanotechnologies de Lyon": 4.0, "Concordia University": 2.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["S\u00e9bastien Le Beux", "Hui Li", "Ian O'Connor", "Kazem Cheshmi", "Xuchen Liu", "Jelena Trajkovic", "Gabriela Nicolescu"]}]}, {"DBLP title": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline.", "DBLP authors": ["Luca Ramini", "Alberto Ghiribaldi", "Paolo Grani", "Sandro Bartolini", "Herv\u00e9 Tatenguem Fankem", "Davide Bertozzi"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.321", "OA papers": [{"PaperId": "https://openalex.org/W4248619196", "PaperTitle": "Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Ferrara": 4.0, "University of Siena": 2.0}, "Authors": ["Luca Ramini", "Alberto Ghiribaldi", "Paolo Grani", "Sandro Bartolini", "Herve Tatenguem Fankem", "Davide Bertozzi"]}]}, {"DBLP title": "Resource optimization for CSDF-modeled streaming applications with latency constraints.", "DBLP authors": ["Di Liu", "Jelena Spasic", "Jiali Teddy Zhai", "Todor P. Stefanov", "Gang Chen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.201", "OA papers": [{"PaperId": "https://openalex.org/W4254239116", "PaperTitle": "Resource optimization for CSDF-modeled streaming applications with latency constraints", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Leiden University": 4.0, "Technical University of Munich": 1.0}, "Authors": ["Di Liu", "Jelena Spasic", "Jiali Zhai", "Todor Stefanov", "Gang Chen"]}]}, {"DBLP title": "Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges.", "DBLP authors": ["Walter M. Weber", "Jens Trommer", "Matthias Grube", "Andre Heinzig", "Markus K\u00f6nig", "Thomas Mikolajick"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.249", "OA papers": [{"PaperId": "https://openalex.org/W4230736713", "PaperTitle": "Reconfigurable silicon nanowire devices and circuits: Opportunities and challenges", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Walter J. Weber", "Jens Trommer", "Matthias Grube", "Andre Heinzig", "Markus K\u00f6nig", "Thomas Mikolajick"]}]}, {"DBLP title": "Efficient high-sigma yield analysis for high dimensional problems.", "DBLP authors": ["Moning Zhang", "Zuochang Ye", "Yan Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.120", "OA papers": [{"PaperId": "https://openalex.org/W4244170229", "PaperTitle": "Efficient high-sigma yield analysis for high dimensional problems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Moning Zhang", "Zuochang Ye", "Yan Wang"]}]}, {"DBLP title": "Acceptance and random generation of event sequences under real time calculus constraints.", "DBLP authors": ["Kajori Banerjee", "Pallab Dasgupta"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.267", "OA papers": [{"PaperId": "https://openalex.org/W4239103703", "PaperTitle": "Acceptance and random generation of event sequences under real time calculus constraints", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kajori Banerjee", "Pallab Dasgupta"]}]}, {"DBLP title": "EDA tools trust evaluation through security property proofs.", "DBLP authors": ["Yier Jin"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.260", "OA papers": [{"PaperId": "https://openalex.org/W4242031933", "PaperTitle": "EDA tools trust evaluation through security property proofs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Yier Jin"]}]}, {"DBLP title": "Protocol attacks on advanced PUF protocols and countermeasures.", "DBLP authors": ["Marten van Dijk", "Ulrich R\u00fchrmair"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.364", "OA papers": [{"PaperId": "https://openalex.org/W4247772028", "PaperTitle": "Protocol attacks on advanced PUF protocols and countermeasures", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Marten van Dijk", "Ulrich R\u00fchrmair"]}]}, {"DBLP title": "Optimization of standard cell based detailed placement for 16 nm FinFET process.", "DBLP authors": ["Yuelin Du", "Martin D. F. Wong"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.370", "OA papers": [{"PaperId": "https://openalex.org/W4234093230", "PaperTitle": "Optimization of standard cell based detailed placement for 16 nm FinFET process", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Yuelin Du", "Martin C.S. Wong"]}]}, {"DBLP title": "Efficient simulation and modelling of non-rectangular NoC topologies.", "DBLP authors": ["Ji Qi", "Mark Zwolinski"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.298", "OA papers": [{"PaperId": "https://openalex.org/W4248437062", "PaperTitle": "Efficient simulation and modelling of non-rectangular NoC topologies", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Ji Qi", "Mark Zwolinski"]}]}, {"DBLP title": "Failure analysis of a network-on-chip for real-time mixed-critical systems.", "DBLP authors": ["Eberle A. Rambo", "Alexander Tschiene", "Jonas Diemer", "Leonie Ahrendts", "Rolf Ernst"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.288", "OA papers": [{"PaperId": "https://openalex.org/W4244918468", "PaperTitle": "Failure analysis of a network-on-chip for real-time mixed-critical systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Eberle A. Rambo", "Alexander Tschiene", "Jonas Diemer", "Leonie Ahrendts", "Rolf Ernst"]}]}, {"DBLP title": "Pass-XNOR logic: A new logic style for P-N junction based graphene circuits.", "DBLP authors": ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.275", "OA papers": [{"PaperId": "https://openalex.org/W4252086118", "PaperTitle": "Pass-XNOR logic: A new logic style for P-N junction based graphene circuits", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Towards verifying determinism of SystemC designs.", "DBLP authors": ["Hoang Minh Le", "Rolf Drechsler"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.166", "OA papers": [{"PaperId": "https://openalex.org/W4230610440", "PaperTitle": "Towards verifying determinism of SystemC designs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hoang M. Le", "Rolf Drechsler"]}]}, {"DBLP title": "An efficient temperature-gradient based burn-in technique for 3D stacked ICs.", "DBLP authors": ["Nima Aghaee", "Zebo Peng", "Petru Eles"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.142", "OA papers": [{"PaperId": "https://openalex.org/W4251804981", "PaperTitle": "An efficient temperature-gradient based burn-in technique for 3D stacked ICs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Nima Aghaee", "Zebo Peng", "Petru Eles"]}]}, {"DBLP title": "ICE: Inline calibration for memristor crossbar-based computing engine.", "DBLP authors": ["Boxun Li", "Yu Wang", "Yiran Chen", "Hai (Helen) Li", "Huazhong Yang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.197", "OA papers": [{"PaperId": "https://openalex.org/W4250138059", "PaperTitle": "ICE: Inline calibration for memristor crossbar-based computing engine", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tsinghua University": 3.0, "University of Pittsburgh": 2.0}, "Authors": ["Boxun Li", "Yu Wang", "Yi Chen", "Hai Li", "Huazhong Yang"]}]}, {"DBLP title": "dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding.", "DBLP authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.033", "OA papers": [{"PaperId": "https://openalex.org/W4246982576", "PaperTitle": "dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Felipe Sampaio", "Muhammad Shafique", "Bruno Zatt", "Sergio Bampi", "Jorg Henkel"]}]}, {"DBLP title": "An efficient reliable PUF-based cryptographic key generator in 65nm CMOS.", "DBLP authors": ["Mudit Bhargava", "Ken Mai"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.083", "OA papers": [{"PaperId": "https://openalex.org/W4237236484", "PaperTitle": "An efficient reliable PUF-based cryptographic key generator in 65nm CMOS", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Mudit Bhargava", "Ken Mai"]}]}, {"DBLP title": "Ambient variation-tolerant and inter components aware thermal management for mobile system on chips.", "DBLP authors": ["Francesco Paterna", "Joe Zanotelli", "Tajana Simunic Rosing"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.223", "OA papers": [{"PaperId": "https://openalex.org/W4230569855", "PaperTitle": "Ambient variation-tolerant and inter components aware thermal management for mobile system on chips", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Francesco Paterna", "Joe Zanotelli", "Tajana Rosing"]}]}, {"DBLP title": "Complementary resistive switch based stateful logic operations using material implication.", "DBLP authors": ["Yuanfan Yang", "Jimson Mathew", "Dhiraj K. Pradhan", "Marco Ottavi", "Salvatore Pontarelli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.198", "OA papers": [{"PaperId": "https://openalex.org/W4242420860", "PaperTitle": "Complementary resistive switch based stateful logic operations using material implication", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bristol": 3.0, "European University of Rome": 2.0}, "Authors": ["Yuanfan Yang", "Jimson Mathew", "Dhiraj K. Pradhan", "Marco Ottavi", "Salvatore Pontarelli"]}]}, {"DBLP title": "System integration - The bridge between More than Moore and More Moore.", "DBLP authors": ["Andy Heinig", "Manfred Dietrich", "Andreas Herkersdorf", "Felix Miller", "Thomas Wild", "Kai Hahn", "Armin Gr\u00fcnewald", "Rainer Br\u00fcck", "Steffen Krohnert", "Jochen Reisinger"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.145", "OA papers": [{"PaperId": "https://openalex.org/W4234693371", "PaperTitle": "System integration -The bridge between More than Moore and More Moore", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Andy Heinig", "Manfred Dietrich", "Andreas Herkersdorf", "Felix Miller", "Thomas Wild", "Kai Hahn", "Armin Gr\u00fcnewald", "Rainer Br\u00fcck", "Steffen Krohnert", "Jochen Reisinger"]}]}, {"DBLP title": "Trade-offs in execution signature compression for reliable processor systems.", "DBLP authors": ["Jonah Caplan", "Maria Isabel Mera", "Peter A. Milder", "Brett H. Meyer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.106", "OA papers": [{"PaperId": "https://openalex.org/W4252438687", "PaperTitle": "Trade-offs in execution signature compression for reliable processor systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 2.0, "Stony Brook University": 2.0}, "Authors": ["Jonah Caplan", "Maria Isabel Mera", "Peter Milder", "Brett C. Meyer"]}]}, {"DBLP title": "Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logic.", "DBLP authors": ["Swarup Bhunia", "Vaishnavi Ranganathan", "Tina He", "Srihari Rajgopal", "Rui Yang", "Mehran Mehregany", "Philip X.-L. Feng"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.246", "OA papers": [{"PaperId": "https://openalex.org/W4239829806", "PaperTitle": "Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logic", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Swarup Bhunia", "Vaishnavi Ranganathan", "Tina He", "Srihari Rajgopal", "Rui Yang", "Mehran Mehregany", "Philip X.-L. Feng"]}]}, {"DBLP title": "Semi-symbolic analysis of mixed-signal systems including discontinuities.", "DBLP authors": ["Carna Radojicic", "Christoph Grimm", "Javier Moreno", "Xiao Pan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.029", "OA papers": [{"PaperId": "https://openalex.org/W4236977694", "PaperTitle": "Semi-symbolic analysis of mixed-signal systems including discontinuities", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kaiserslautern": 4.0}, "Authors": ["Carna Radojicic", "Christoph Grimm", "Javier Moreno", "Xiao Pan"]}]}, {"DBLP title": "Partial witnesses from preprocessed quantified Boolean formulas.", "DBLP authors": ["Martina Seidl", "Robert K\u00f6nighofer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.162", "OA papers": [{"PaperId": "https://openalex.org/W4241459781", "PaperTitle": "Partial witnesses from preprocessed quantified Boolean formulas", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Martina Seidl", "Robert K\u00f6nighofer"]}]}, {"DBLP title": "Automated system testing using dynamic and resource restricted clients.", "DBLP authors": ["Mirko Caspar", "Mirko Lippmann", "Wolfram Hardt"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.335", "OA papers": [{"PaperId": "https://openalex.org/W4240642658", "PaperTitle": "Automated system testing using dynamic and resource restricted clients", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chemnitz University of Technology": 3.0}, "Authors": ["Mirko Caspar", "Mirko Lippmann", "Wolfram Hardt"]}]}, {"DBLP title": "Automatic specification granularity tuning for design space exploration.", "DBLP authors": ["Jiaxing Zhang", "Gunar Schirner"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.227", "OA papers": [{"PaperId": "https://openalex.org/W4251593756", "PaperTitle": "Automatic specification granularity tuning for design space exploration", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jiaxing Zhang", "Gunar Schirner"]}]}, {"DBLP title": "Image progressive acquisition for hardware systems.", "DBLP authors": ["Jianxiong Liu", "Christos-Savvas Bouganis", "Peter Y. K. Cheung"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.368", "OA papers": [{"PaperId": "https://openalex.org/W4251740460", "PaperTitle": "Image progressive acquisition for hardware systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jianxiong Liu", "Christos-Savvas Bouganis", "Peter Y. K. Cheung"]}]}, {"DBLP title": "Stochastic analysis of Bubble Razor.", "DBLP authors": ["Guowei Zhang", "Peter A. Beerel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.122", "OA papers": [{"PaperId": "https://openalex.org/W4256562081", "PaperTitle": "Stochastic analysis of Bubble Razor", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Tsinghua University": 1.0, "University of Southern California": 1.0}, "Authors": ["Guowei Zhang", "Peter A. Beerel"]}]}, {"DBLP title": "Clock-modulation based watermark for protection of embedded processors.", "DBLP authors": ["Jedrzej Kufel", "Peter R. Wilson", "Stephen Hill", "Bashir M. Al-Hashimi", "Paul N. Whatmough", "James Myers"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.053", "OA papers": [{"PaperId": "https://openalex.org/W4240642285", "PaperTitle": "Clock-modulation based watermark for protection of embedded processors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southampton": 3.0, "ARM Ltd, Austin, US": 1.0, "ARM (United Kingdom)": 2.0}, "Authors": ["Jedrzej Kufel", "Peter W.F. Wilson", "Stephen J. Hill", "Bashir M. Al-Hashimi", "Paul N. Whatmough", "James R. Myers"]}]}, {"DBLP title": "Unified, ultra compact, quadratic power proxies for multi-core processors.", "DBLP authors": ["Muhammad Yasin", "Anas Shahrour", "Ibrahim Abe M. Elfadel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.347", "OA papers": [{"PaperId": "https://openalex.org/W4255404636", "PaperTitle": "Unified, ultra compact, quadratic power proxies for multi-core processors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Microsystems (United Kingdom)": 3.0}, "Authors": ["Muhammad Yasin", "Anas Shahrour", "Ibrahim M. Elfadel"]}]}, {"DBLP title": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs.", "DBLP authors": ["Andrea Mineo", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.284", "OA papers": [{"PaperId": "https://openalex.org/W4234047659", "PaperTitle": "An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Andrea Mineo", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania"]}]}, {"DBLP title": "Analysis and evaluation of per-flow delay bound for multiplexing models.", "DBLP authors": ["Yanchen Long", "Zhonghai Lu", "Xiaolang Yan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.264", "OA papers": [{"PaperId": "https://openalex.org/W4251402757", "PaperTitle": "Analysis and evaluation of per-flow delay bound for multiplexing models", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Royal Institute of Technology": 1.5, "Zhejiang University": 1.5}, "Authors": ["Yanchen Long", "Zhonghai Lu", "Xiaolang Yan"]}]}, {"DBLP title": "A tree arbiter cell for high speed resource sharing in asynchronous environments.", "DBLP authors": ["Syed Rameez Naqvi", "Andreas Steininger"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.308", "OA papers": [{"PaperId": "https://openalex.org/W4231290886", "PaperTitle": "A tree arbiter cell for high speed resource sharing in asynchronous environments", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TU Wien": 2.0}, "Authors": ["Syed Ali Raza Naqvi", "Andreas Steininger"]}]}, {"DBLP title": "On GPU bus power reduction with 3D IC technologies.", "DBLP authors": ["Young-Joon Lee", "Sung Kyu Lim"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.188", "OA papers": [{"PaperId": "https://openalex.org/W4250014185", "PaperTitle": "On GPU bus power reduction with 3D IC technologies", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Young-Joon Lee", "Sung Kyu Lim"]}]}, {"DBLP title": "Write-once-memory-code phase change memory.", "DBLP authors": ["Jiayin Li", "Kartik Mohanram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.194", "OA papers": [{"PaperId": "https://openalex.org/W4247670482", "PaperTitle": "Write-once-memory-code phase change memory", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jiayin Li", "Kartik Mohanram"]}]}, {"DBLP title": "Tightening BDD-based approximate reachability with SAT-based clause generalization\u2217.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Pasini", "Stefano Quer", "Danilo Vendraminetto"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.129", "OA papers": [{"PaperId": "https://openalex.org/W4232815615", "PaperTitle": "Tightening BDD-based approximate reachability with SAT-based clause generalization", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Gianpiero Cabodi", "Paolo Pasini", "Stefano Quer", "Danilo Vendraminetto"]}]}, {"DBLP title": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs.", "DBLP authors": ["Marta Ort\u00edn", "Dar\u00edo Su\u00e1rez Gracia", "Mar\u00eda Villarroya-Gaud\u00f3", "Cruz Izu", "V\u00edctor Vi\u00f1als"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.254", "OA papers": [{"PaperId": "https://openalex.org/W4255224891", "PaperTitle": "Dynamic construction of circuits for reactive traffic in homogeneous CMPs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Marta Ortin", "Dario Suarez", "Maria Villarroya", "Cruz Izu", "V\u00edctor Vi\u00f1als"]}]}, {"DBLP title": "An effective approach to automatic functional processor test generation for small-delay faults.", "DBLP authors": ["Andreas Riefert", "Lyl M. Ciganda", "Matthias Sauer", "Paolo Bernardi", "Matteo Sonza Reorda", "Bernd Becker"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.140", "OA papers": [{"PaperId": "https://openalex.org/W4244825689", "PaperTitle": "An effective approach to automatic functional processor test generation for small-delay faults", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Freiburg": 3.0, "Polytechnic University of Turin": 3.0}, "Authors": ["Andreas Riefert", "L. Ciganda", "Matthias Sauer", "Paolo Bernardi", "Matteo Sonza Reorda", "Bernd Becker"]}]}, {"DBLP title": "Efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation.", "DBLP authors": ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.239", "OA papers": [{"PaperId": "https://openalex.org/W4232698621", "PaperTitle": "Efficient performance estimation with very small sample size via physical subspace projection and maximum a posteriori estimation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Li Yu", "Sharad Saxena", "Christopher P. Hess", "Ibrahim M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"]}]}, {"DBLP title": "Reliability-aware mapping optimization of multi-core systems with mixed-criticality.", "DBLP authors": ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.340", "OA papers": [{"PaperId": "https://openalex.org/W4230475281", "PaperTitle": "Reliability-aware mapping optimization of multi-core systems with mixed-criticality", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Shin-haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"]}]}, {"DBLP title": "DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors.", "DBLP authors": ["Hu Chen", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.075", "OA papers": [{"PaperId": "https://openalex.org/W4246191621", "PaperTitle": "DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Hu Chen", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Mask-cost-aware ECO routing\u2217.", "DBLP authors": ["Hsi-An Chien", "Zhen-Yu Peng", "Yun-Ru Wu", "Ting-Hsiung Wang", "Hsin-Chang Lin", "Chi-Feng Wu", "Ting-Chi Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.061", "OA papers": [{"PaperId": "https://openalex.org/W4245610465", "PaperTitle": "Mask-cost-aware ECO routing", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hsi-An Chien", "Zhenyu Peng", "Yun-Ru Wu", "Ting-Hsiung Wang", "Hsin-Chang Lin", "Chi-Feng Wu", "Ting-Chi Wang"]}]}, {"DBLP title": "Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip.", "DBLP authors": ["Francesco Beneventi", "Andrea Bartolini", "Pascal Vivet", "Denis Dutoit", "Luca Benini"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.345", "OA papers": [{"PaperId": "https://openalex.org/W4252570346", "PaperTitle": "Thermal analysis and model identification techniques for a logic + WIDEIO stacked DRAM test chip", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Francesco Beneventi", "Andrea Bartolini", "Pascal Vivet", "Denis Dutoit", "Luca Benini"]}]}, {"DBLP title": "Analyzing and eliminating the causes of fault sensitivity analysis.", "DBLP authors": ["Nahid Farhady Ghalaty", "Aydin Aysu", "Patrick Schaumont"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.217", "OA papers": [{"PaperId": "https://openalex.org/W4254016714", "PaperTitle": "Analyzing and eliminating the causes of fault sensitivity analysis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Nahid Farhady Ghalaty", "Aydin Aysu", "Patrick Schaumont"]}]}, {"DBLP title": "Contention aware frequency scaling on CMPs with guaranteed quality of service.", "DBLP authors": ["Hao Shen", "Qinru Qiu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.291", "OA papers": [{"PaperId": "https://openalex.org/W4247107502", "PaperTitle": "Contention aware frequency scaling on CMPs with guaranteed quality of service", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hao Shen", "Qinru Qiu"]}]}, {"DBLP title": "Mapping mixed-criticality applications on multi-core architectures.", "DBLP authors": ["Georgia Giannopoulou", "Nikolay Stoimenov", "Pengcheng Huang", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.111", "OA papers": [{"PaperId": "https://openalex.org/W4234662704", "PaperTitle": "Mapping mixed-criticality applications on multi-core architectures", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Georgia Giannopoulou", "Nikolay Stoimenov", "Pengcheng Huang", "Lothar Thiele"]}]}, {"DBLP title": "Library-based scalable refinement checking for contract-based design.", "DBLP authors": ["Antonio Iannopollo", "Pierluigi Nuzzo", "Stavros Tripakis", "Alberto L. Sangiovanni-Vincentelli"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.167", "OA papers": [{"PaperId": "https://openalex.org/W4247688038", "PaperTitle": "Library-based scalable refinement checking for contract-based design", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Berkeley": 4.0}, "Authors": ["Antonio Iannopollo", "Pierluigi Nuzzo", "Stavros Tripakis", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "A self-propagating wakeup mechanism for point-to-point networks with partial network support.", "DBLP authors": ["Jan R. Seyler", "Thilo Streichert", "Juri Warkentin", "Matthias Spagele", "Michael Gla\u00df", "J\u00fcrgen Teich"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.019", "OA papers": [{"PaperId": "https://openalex.org/W4237008758", "PaperTitle": "A self-propagating wakeup mechanism for point-to-point networks with partial network support", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jan R. Seyler", "Thilo Streichert", "Juri Warkentin", "Matthias Spagele", "Michael Gla\u00df", "J\u00fcrgen Teich"]}]}, {"DBLP title": "A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os.", "DBLP authors": ["Sih-Sian Wu", "Kanwen Wang", "Sai Manoj Pudukotai Dinakarrao", "Tsung-Yi Ho", "Mingbin Yu", "Hao Yu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.190", "OA papers": [{"PaperId": "https://openalex.org/W4253432486", "PaperTitle": "A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Sih-Sian Wu", "Kanwen Wang", "Manoj P. D. Sai", "Tsung-Yi Ho", "Mingbin Yu", "Hao Yu"]}]}, {"DBLP title": "Efficient analysis of variability impact on interconnect lines and resistor networks.", "DBLP authors": ["Jorge Fernandez Villena", "L. Miguel Silveira"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.055", "OA papers": [{"PaperId": "https://openalex.org/W4230126957", "PaperTitle": "Efficient analysis of variability impact on interconnect lines and resistor networks", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Jorge Fernandez Villena", "Luis Miguel Silveira"]}]}, {"DBLP title": "A low-cost radiation hardened flip-flop.", "DBLP authors": ["Yang Lin", "Mark Zwolinski", "Basel Halak"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.176", "OA papers": [{"PaperId": "https://openalex.org/W4241414017", "PaperTitle": "A low-cost radiation hardened flip-flop", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yang-Wei Lin", "Mark Zwolinski", "Basel Halak"]}]}, {"DBLP title": "Scalable liveness verification for communication fabrics.", "DBLP authors": ["Sebastiaan J. C. Joosten", "Julien Schmaltz"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.126", "OA papers": [{"PaperId": "https://openalex.org/W4249425805", "PaperTitle": "Scalable liveness verification for communication fabrics", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sebastiaan J. C. Joosten", "Julien Schmaltz"]}]}, {"DBLP title": "Nostradamus: Low-cost hardware-only error detection for processor cores.", "DBLP authors": ["Ralph Nathan", "Daniel J. Sorin"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.173", "OA papers": [{"PaperId": "https://openalex.org/W4239119197", "PaperTitle": "Nostradamus: Low-cost hardware-only error detection for processor cores", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 2.0}, "Authors": ["Ralph Nathan", "Daniel J. Sorin"]}]}, {"DBLP title": "Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms.", "DBLP authors": ["Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.350", "OA papers": [{"PaperId": "https://openalex.org/W4246036800", "PaperTitle": "Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Attack-resilient sensor fusion.", "DBLP authors": ["Radoslav Ivanov", "Miroslav Pajic", "Insup Lee"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.067", "OA papers": [{"PaperId": "https://openalex.org/W4239410168", "PaperTitle": "Attack-resilient sensor fusion", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"California University of Pennsylvania": 3.0}, "Authors": ["Radoslav Ivanov", "Miroslav Pajic", "Insup Lee"]}]}, {"DBLP title": "The energy benefit of level-crossing sampling including the actuator's energy consumption.", "DBLP authors": ["Burkhard Hensel", "Klaus Kabitzsch"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.157", "OA papers": [{"PaperId": "https://openalex.org/W4238600592", "PaperTitle": "The energy benefit of level-crossing sampling including the actuator's energy consumption", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Burkhard Hensel", "Klaus Kabitzsch"]}]}, {"DBLP title": "ASLAN: Synthesis of approximate sequential circuits.", "DBLP authors": ["Ashish Ranjan", "Arnab Raha", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.377", "OA papers": [{"PaperId": "https://openalex.org/W4247892942", "PaperTitle": "ASLAN: Synthesis of approximate sequential circuits", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Ashish Ranjan", "Arnab Raha", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Zhe Wang", "Kevin J. Chen", "Xiaowen Wu", "Zhehui Wang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.060", "OA papers": [{"PaperId": "https://openalex.org/W4235015905", "PaperTitle": "Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Xuan Wang", "Jiang Xu", "Zhe Wang", "Kevin J. Chen", "Xiaowen Wu", "Zhehui Wang"]}]}, {"DBLP title": "Sigma-delta testability for pipeline A/D converters.", "DBLP authors": ["Antonio J. Gin\u00e9s", "Gildas L\u00e9ger"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.384", "OA papers": [{"PaperId": "https://openalex.org/W4243968505", "PaperTitle": "Sigma-delta testability for pipeline A/D converters", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Antonio Gines", "Gildas Leger"]}]}, {"DBLP title": "Rewiring for threshold logic circuit minimization.", "DBLP authors": ["Chia-Chun Lin", "Chun-Yao Wang", "Yung-Chih Chen", "Ching-Yi Huang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.134", "OA papers": [{"PaperId": "https://openalex.org/W4238681938", "PaperTitle": "Rewiring for threshold logic circuit minimization", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Chia-Chun Lin", "Chun-Yao Wang", "Yung-Chih Chen", "Ching-Yi Huang"]}]}, {"DBLP title": "Test and non-test cubes for diagnostic test generation based on merging of test cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.143", "OA papers": [{"PaperId": "https://openalex.org/W4233956586", "PaperTitle": "Test and non-test cubes for diagnostic test generation based on merging of test cubes", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads?", "DBLP authors": ["Marco Casale-Rossi", "Giovanni De Micheli", "Rob Aitken", "Antun Domic", "Manfred Horstmann", "Robert Hum", "Philippe Magarshack"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.016", "OA papers": [{"PaperId": "https://openalex.org/W4247220121", "PaperTitle": "Panel: Emerging vs. established technologies, a two sphinxes' riddle at the crossroads?", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Marco Casale-Rossi", "Giovanni De Micheli", "Robert Campbell Aitken", "Antun Domic", "Manfred Horstmann", "Robert Hum", "Philippe Magarshack"]}]}, {"DBLP title": "Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations.", "DBLP authors": ["Yang Song", "Sai Manoj Pudukotai Dinakarrao", "Hao Yu"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.024", "OA papers": [{"PaperId": "https://openalex.org/W4241419286", "PaperTitle": "Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Yang Song", "Manoj P. D. Sai", "Hao Yu"]}]}, {"DBLP title": "Cost-effective decap selection for beyond die power integrity.", "DBLP authors": ["Yi-En Chen", "Tu-Hsiung Tsai", "Shi-Hao Chen", "Hung-Ming Chen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.059", "OA papers": [{"PaperId": "https://openalex.org/W4244021934", "PaperTitle": "Cost-effective decap selection for beyond die power integrity", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Yi-En Chen", "Tu-Hsiung Tsai", "Shihao Chen", "Hung-Ming Chen"]}]}, {"DBLP title": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies.", "DBLP authors": ["Paul Wettin", "Jacob Murray", "Ryan Gary Kim", "Xinmin Yu", "Partha Pratim Pande", "Deuk Hyoun Heo"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.285", "OA papers": [{"PaperId": "https://openalex.org/W4242123079", "PaperTitle": "Performance evaluation of wireless NoCs in presence of irregular network routing strategies", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Paul Wettin", "Jacob Murray", "Ryan Gary Kim", "Xinmin Yu", "Partha Pratim Pande", "Deukhyoun Heo"]}]}, {"DBLP title": "Flexible and scalable implementation of H.264/AVC encoder for multiple resolutions using ASIPs.", "DBLP authors": ["Hong Chinh Doan", "Haris Javaid", "Sri Parameswaran"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.366", "OA papers": [{"PaperId": "https://openalex.org/W4254278155", "PaperTitle": "Flexible and scalable implementation of H.264/AVC encoder for multiple resolutions using ASIPs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Hong Chinh Doan", "Haris Javaid", "Sri Parameswaran"]}]}, {"DBLP title": "A universal symmetry detection algorithm.", "DBLP authors": ["Peter M. Maurer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.312", "OA papers": [{"PaperId": "https://openalex.org/W4205670141", "PaperTitle": "A universal symmetry detection algorithm", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Baylor University": 1.0}, "Authors": ["Peter Maurer"]}]}, {"DBLP title": "Power modeling and analysis in early design phases.", "DBLP authors": ["Bernhard Fischer", "Christian Cech", "Hannes Muhr"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.210", "OA papers": [{"PaperId": "https://openalex.org/W4256454581", "PaperTitle": "Power modeling and analysis in early design phases", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Bernhard Fischer", "Christian Cech", "Hannes Muhr"]}]}, {"DBLP title": "Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs.", "DBLP authors": ["Kitae Park", "Geunho Kim", "Taewhan Kim"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.276", "OA papers": [{"PaperId": "https://openalex.org/W4245522471", "PaperTitle": "Mixed allocation of adjustable delay buffers combined with buffer sizing in clock tree synthesis of multiple power mode designs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kihong Park", "Geun-Ho Kim", "Taewhan Kim"]}]}, {"DBLP title": "Programmable decoder and shadow threads: Tolerate remote code injection exploits with diversified redundancy.", "DBLP authors": ["Ziyi Liu", "Weidong Shi", "Shouhuai Xu", "Zhiqiang Lin"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.064", "OA papers": [{"PaperId": "https://openalex.org/W4248723172", "PaperTitle": "Programmable decoder and shadow threads: Tolerate remote code injection exploits with diversified redundancy", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Houston": 2.0, "The University of Texas at San Antonio": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Ziyi Liu", "Weidong Shi", "Shouhuai Xu", "Zhiqiang Lin"]}]}, {"DBLP title": "Automating data reuse in High-Level Synthesis.", "DBLP authors": ["Wim Meeus", "Dirk Stroobandt"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.311", "OA papers": [{"PaperId": "https://openalex.org/W4255418181", "PaperTitle": "Automating data reuse in High-Level Synthesis", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Wim Meeus", "Dirk Stroobandt"]}]}, {"DBLP title": "Bias Temperature Instability analysis of FinFET based SRAM cells.", "DBLP authors": ["Seyab Khan", "Innocent Agbo", "Said Hamdioui", "Halil Kukner", "Ben Kaczer", "Praveen Raghavan", "Francky Catthoor"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.044", "OA papers": [{"PaperId": "https://openalex.org/W4239927061", "PaperTitle": "Bias Temperature Instability analysis of FinFET based SRAM cells", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Seyab Khan", "Innocent Agbo", "Said Hamdioui", "Halil Kukner", "Ben Kaczer", "Praveen Raghavan", "Francky Catthoor"]}]}, {"DBLP title": "A constraint-based design space exploration framework for real-time applications on MPSoCs.", "DBLP authors": ["Kathrin Rosvall", "Ingo Sander"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.339", "OA papers": [{"PaperId": "https://openalex.org/W4230794517", "PaperTitle": "A constraint-based design space exploration framework for real-time applications on MPSoCs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ESI Group (Sweden)": 2.0}, "Authors": ["Kathrin Rosvall", "Ingo Sander"]}]}, {"DBLP title": "Automatic generation of custom SIMD instructions for Superword Level Parallelism.", "DBLP authors": ["Taemin Kim", "Yatin Hoskote"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.375", "OA papers": [{"PaperId": "https://openalex.org/W4242172182", "PaperTitle": "Automatic generation of custom SIMD instructions for Superword Level Parallelism", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Tae-Min Kim", "Yatin Hoskote"]}]}, {"DBLP title": "ARO-PUF: An aging-resistant ring oscillator PUF design.", "DBLP authors": ["Md. Tauhidur Rahman", "Domenic Forte", "Jim Fahrny", "Mohammad Tehranipoor"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.082", "OA papers": [{"PaperId": "https://openalex.org/W4235696082", "PaperTitle": "ARO-PUF: An aging-resistant ring oscillator PUF design", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Connecticut": 3.0, "Comcast (United States)": 1.0}, "Authors": ["Tauhidur Rahman", "Domenic Forte", "J. C. Fahrny", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli", "Cristiana Bolchini", "Antonio Miele"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.074", "OA papers": [{"PaperId": "https://openalex.org/W4242767112", "PaperTitle": "Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Amit Das", "Ashok Kumar", "Bharadwaj Veeravalli", "Cristiana Bolchini", "A.E. Miele"]}]}, {"DBLP title": "Energy efficient MIMO processing: A case study of opportunistic run-time approximations.", "DBLP authors": ["David Novo", "Nazanin Farahpour", "Paolo Ienne", "Ubaid Ahmad", "Francky Catthoor"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.220", "OA papers": [{"PaperId": "https://openalex.org/W4238799336", "PaperTitle": "Energy efficient MIMO processing: A case study of opportunistic run-time approximations", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "Imec": 2.0}, "Authors": ["David Novo", "Nazanin Farahpour", "Paolo Ienne", "Ubaid Ahmad", "Francky Catthoor"]}]}, {"DBLP title": "Thermal management of manycore systems with silicon-photonic networks.", "DBLP authors": ["Tiansheng Zhang", "Jos\u00e9 L. Abell\u00e1n", "Ajay Joshi", "Ayse K. Coskun"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.320", "OA papers": [{"PaperId": "https://openalex.org/W4253929472", "PaperTitle": "Thermal management of manycore systems with silicon-photonic networks", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Tiansheng Zhang", "Jos\u00e9 L. Abell\u00e1n", "Ajay Joshi", "Ayse K. Coskun"]}]}, {"DBLP title": "Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs.", "DBLP authors": ["Meng-Ling Tsai", "Yi-Jung Chen", "Yi-Ting Chen", "Ru-Hua Chang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.336", "OA papers": [{"PaperId": "https://openalex.org/W4230497510", "PaperTitle": "Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Meng-Ling Tsai", "Yi-Jung Chen", "Yi-Ting Chen", "Ru-Hua Chang"]}]}, {"DBLP title": "Design-for-debug routing for FIB probing.", "DBLP authors": ["Chia-Yi Lee", "Tai-Hung Li", "Tai-Chen Chen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.333", "OA papers": [{"PaperId": "https://openalex.org/W4232179150", "PaperTitle": "Design-for-debug routing for FIB probing", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Central University": 3.0}, "Authors": ["Chia-Yi Lee", "Tai-Hung Li", "Tai-Chen Chen"]}]}, {"DBLP title": "VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform.", "DBLP authors": ["Woojoo Lee", "Yanzhi Wang", "Massoud Pedram"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.378", "OA papers": [{"PaperId": "https://openalex.org/W4252350535", "PaperTitle": "VRCon: Dynamic reconfiguration of voltage regulators in a multicore platform", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Woojoo Lee", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "Optimal dimensioning of active cell balancing architectures.", "DBLP authors": ["Swaminathan Narayanaswamy", "Sebastian Steinhorst", "Martin Lukasiewycz", "Matthias Kauer", "Samarjit Chakraborty"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.153", "OA papers": [{"PaperId": "https://openalex.org/W4239183885", "PaperTitle": "Optimal dimensioning of active cell balancing architectures", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"TUM CREATE, Singapore": 4.0, "TU Munich, Germany": 1.0}, "Authors": ["Swaminathan Narayanaswamy", "Sebastian Steinhorst", "Martin Lukasiewycz", "Matthias Kauer", "Samarjit Chakraborty"]}]}, {"DBLP title": "Multi-variant-based design space exploration for automotive embedded systems.", "DBLP authors": ["Sebastian Graf", "Michael Gla\u00df", "J\u00fcrgen Teich", "Christoph Lauer"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.020", "OA papers": [{"PaperId": "https://openalex.org/W4254381471", "PaperTitle": "Multi-variant-based design space exploration for automotive embedded systems", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Sebastian Graf", "Michael Gla\u00df", "J\u00fcrgen Teich", "Christoph J. Lauer"]}]}, {"DBLP title": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip.", "DBLP authors": ["Ammar Karkar", "Nizar Dahir", "Ra'ed Al-Dujaily", "Kenneth Tong", "Terrence S. T. Mak", "Alex Yakovlev"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.287", "OA papers": [{"PaperId": "https://openalex.org/W4235283572", "PaperTitle": "Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Newcastle University": 3.0, "University of Kufa": 1.0, "Department of Electrical and Electronic Engineering, UCL, London, UK": 1.0, "Chinese University of Hong Kong": 1.0}, "Authors": ["Ammar Karkar", "Nizar Dahir", "Ra'ed Al-Dujaily", "Kenneth Tong", "Terrence Mak", "Alex Yakovlev"]}]}, {"DBLP title": "Transient errors resiliency analysis technique for automotive safety critical applications.", "DBLP authors": ["Sujan Pandey", "Bart Vermeulen"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.022", "OA papers": [{"PaperId": "https://openalex.org/W4248045365", "PaperTitle": "Transient errors resiliency analysis technique for automotive safety critical applications", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Sujan Pandey", "Bart Vermeulen"]}]}, {"DBLP title": "Towards the formal analysis of microresonators based photonic systems.", "DBLP authors": ["Umair Siddique", "Sofi\u00e8ne Tahar"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.164", "OA papers": [{"PaperId": "https://openalex.org/W4251668831", "PaperTitle": "Towards the formal analysis of microresonators based photonic systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Concordia University": 2.0}, "Authors": ["Umair Siddique", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "An activity-sensitive contention delay model for highly efficient deterministic full-system simulations.", "DBLP authors": ["Shu-Yung Chen", "Chien-Hao Chen", "Ren-Song Tsay"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.226", "OA papers": [{"PaperId": "https://openalex.org/W4243291745", "PaperTitle": "An activity-sensitive contention delay model for highly efficient deterministic full-system simulations", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Shu-Yung Chen", "Chi-Hsien Liu", "Ren-Song Tsay"]}]}, {"DBLP title": "A multiple fault injection methodology based on cone partitioning towards RTL modeling of laser attacks.", "DBLP authors": ["Athanasios Papadimitriou", "David H\u00e9ly", "Vincent Beroulle", "Paolo Maistri", "R\u00e9gis Leveugle"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.219", "OA papers": [{"PaperId": "https://openalex.org/W4240175641", "PaperTitle": "A multiple fault injection methodology based on cone partitioning towards RTL modeling of laser attacks", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Laboratoire de Conception et d'Int\u00e9gration des Syst\u00e8mes": 1.5, "Grenoble Institute of Technology": 1.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0}, "Authors": ["Athanasios Papadimitriou", "David Hely", "Vincent Beroulle", "Paolo Maistri", "Regis Leveugle"]}]}, {"DBLP title": "Hardware-based fast exploration of cache hierarchies in application specific MPSoCs.", "DBLP authors": ["Isuru Nawinne", "Josef Schneider", "Haris Javaid", "Sri Parameswaran"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.296", "OA papers": [{"PaperId": "https://openalex.org/W4232323534", "PaperTitle": "Hardware-based fast exploration of cache hierarchies in application specific MPSoCs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Isuru Nawinne", "Josef Schneider", "Haris Javaid", "Sri Parameswaran"]}]}, {"DBLP title": "A logic integrated optimal pin-count design for digital microfluidic biochips.", "DBLP authors": ["Trung Anh Dinh", "Shigeru Yamashita", "Tsung-Yi Ho"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.088", "OA papers": [{"PaperId": "https://openalex.org/W4231322058", "PaperTitle": "A logic integrated optimal pin-count design for digital microfluidic biochips", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Ritsumeikan University": 2.0, "National Cheng Kung University": 1.0}, "Authors": ["Trung Hoa Dinh", "Shigeru Yamashita", "Tsung-Yi Ho"]}]}, {"DBLP title": "Word-line power supply selector for stability improvement of embedded SRAMs in high reliability applications.", "DBLP authors": ["Bartomeu Alorda", "Cristian Carmona", "Sebasti\u00e0 A. Bota"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.174", "OA papers": [{"PaperId": "https://openalex.org/W4255357716", "PaperTitle": "Word-line power supply selector for stability improvement of embedded SRAMs in high reliability applications", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Bartomeu Alorda", "Carmen Carmona", "Simona Bota"]}]}, {"DBLP title": "Emulation-based robustness assessment for automotive smart-power ICs.", "DBLP authors": ["Manuel Harrant", "Thomas Nirmaier", "J\u00e9r\u00f4me Kirscher", "Christoph Grimm", "Georg Pelz"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.017", "OA papers": [{"PaperId": "https://openalex.org/W4254939057", "PaperTitle": "Emulation-based robustness assessment for automotive smart-power ICs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 4.0, "University of Kaiserslautern": 1.0}, "Authors": ["Manuel Harrant", "Thomas Nirmaier", "Jerome Kirscher", "Christoph Grimm", "Georg Pelz"]}]}, {"DBLP title": "Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking.", "DBLP authors": ["Paula Aguilera", "Jungseob Lee", "Amin Farmahini Farahani", "Katherine Morrow", "Michael J. Schulte", "Nam Sung Kim"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.189", "OA papers": [{"PaperId": "https://openalex.org/W4238096405", "PaperTitle": "Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Paula Aguilera", "Jung-Seob Lee", "Amin Farmahini-Farahani", "Katherine L. Morrow", "Michael J. Schulte", "Nam Kim"]}]}, {"DBLP title": "Mode-Controlled Dataflow based modeling & analysis of a 4G-LTE receiver.", "DBLP authors": ["Hrishikesh Salunkhe", "Orlando Moreira", "Kees van Berkel"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.225", "OA papers": [{"PaperId": "https://openalex.org/W4239447582", "PaperTitle": "Mode-Controlled Dataflow based modeling & analysis of a 4G-LTE receiver", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Hrishikesh Salunkhe", "Orlando Moreira", "Kees van Berkel"]}]}, {"DBLP title": "Substituting transition faults with path delay faults as a basic delay fault model.", "DBLP authors": ["Irith Pomeranz"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.241", "OA papers": [{"PaperId": "https://openalex.org/W4242389056", "PaperTitle": "Substituting transition faults with path delay faults as a basic delay fault model", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "FEPMA: Fine-grained event-driven power meter for android smartphones based on device driver layer event monitoring.", "DBLP authors": ["Kitae Kim", "Donghwa Shin", "Qing Xie", "Yanzhi Wang", "Massoud Pedram", "Naehyuck Chang"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.380", "OA papers": [{"PaperId": "https://openalex.org/W4236330271", "PaperTitle": "FEPMA: Fine-grained event-driven power meter for android smartphones based on device driver layer event monitoring", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 2.0, "Polytechnic University of Turin": 1.0, "University of Southern California": 3.0}, "Authors": ["Kitae Kim", "Donghwa Shin", "Qing Xie", "Yanzhi Wang", "Massoud Pedram", "Naehyuck Chang"]}]}, {"DBLP title": "Timing analysis of First-Come First-Served scheduled interval-timed Directed Acyclic Graphs.", "DBLP authors": ["Raymond Frijns", "Shreya Adyanthaya", "Sander Stuijk", "Jeroen Voeten", "Marc C. W. Geilen", "Ramon R. H. Schiffelers", "Henk Corporaal"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.301", "OA papers": [{"PaperId": "https://openalex.org/W4246764046", "PaperTitle": "Timing analysis of First-Come First-Served scheduled interval-timed Directed Acyclic Graphs", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Eindhoven University of Technology": 6.0, "ASML (Netherlands)": 1.0}, "Authors": ["R.M.W. Frijns", "Shreya Adyanthaya", "Sander Stuijk", "Jeroen Voeten", "Marc Geilen", "Ramon R. H. Schiffelers", "Henk Corporaal"]}]}, {"DBLP title": "A cross-level verification methodology for digital IPs augmented with embedded timing monitors.", "DBLP authors": ["Valerio Guarnieri", "Massimo Petricca", "Alessandro Sassone", "Sara Vinco", "Nicola Bombieri", "Franco Fummi", "Enrico Macii", "Massimo Poncino"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.262", "OA papers": [{"PaperId": "https://openalex.org/W4235811574", "PaperTitle": "A cross-level verification methodology for digital IPs augmented with embedded timing monitors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"EDALab s.r.l., Verona, Italy": 1.0, "Polytechnic University of Turin": 4.0, "University of Verona": 3.0}, "Authors": ["Valerio Guarnieri", "Massimo Petricca", "Alessandro Sassone", "Sara Vinco", "Nicola Bombieri", "Franco Fummi", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Implementation issues in the hierarchical composition of performance models of analog circuits.", "DBLP authors": ["Manuel Velasco-Jimenez", "Rafael Castro-L\u00f3pez", "Elisenda Roca", "Francisco V. Fern\u00e1ndez"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.025", "OA papers": [{"PaperId": "https://openalex.org/W4255569283", "PaperTitle": "Implementation issues in the hierarchical composition of performance models of analog circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Manuel Velasco-Jimenez", "Rafael Castro-Lopez", "Eduard Roca", "Francisco V. Fern\u00e1ndez"]}]}, {"DBLP title": "WCET-Centric dynamic instruction cache locking.", "DBLP authors": ["Huping Ding", "Yun Liang", "Tulika Mitra"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.040", "OA papers": [{"PaperId": "https://openalex.org/W4240283324", "PaperTitle": "WCET-Centric dynamic instruction cache locking", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["H. Ding", "Yun Liang", "Tulika Mitra"]}]}, {"DBLP title": "Improving hamiltonian-based routing methods for on-chip networks: A turn model approach.", "DBLP authors": ["Poona Bahrebar", "Dirk Stroobandt"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.255", "OA papers": [{"PaperId": "https://openalex.org/W4232901452", "PaperTitle": "Improving hamiltonian-based routing methods for on-chip networks: A turn model approach", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Poona Bahrebar", "Dirk Stroobandt"]}]}, {"DBLP title": "Code generation for embedded heterogeneous architectures on android.", "DBLP authors": ["Richard Membarth", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.099", "OA papers": [{"PaperId": "https://openalex.org/W4237925179", "PaperTitle": "Code generation for embedded heterogeneous architectures on android", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Richard Membarth", "Oliver Reiche", "Frank Hannig", "J\u00fcrgen Teich"]}]}, {"DBLP title": "COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors.", "DBLP authors": ["Pratyush Kumar", "Hoeseok Yang", "Iuliana Bacivarov", "Lothar Thiele"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.293", "OA papers": [{"PaperId": "https://openalex.org/W4249217798", "PaperTitle": "COOLIP: Simple yet effective job allocation for distributed thermally-throttled processors", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Pratyush Kumar", "Hoeseok Yang", "Iuliana Bacivarov", "Lothar Thiele"]}]}, {"DBLP title": "Key-recovery attacks on various RO PUF constructions via helper data manipulation.", "DBLP authors": ["Jeroen Delvaux", "Ingrid Verbauwhede"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.085", "OA papers": [{"PaperId": "https://openalex.org/W3030011624", "PaperTitle": "Key-recovery attacks on various RO PUF constructions via helper data manipulation", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"iMinds": 1.0, "KU Leuven": 1.0}, "Authors": ["Jeroen Delvaux", "Ingrid Verbauwhede"]}]}, {"DBLP title": "System-level scheduling of real-time streaming applications using a semi-partitioned approach.", "DBLP authors": ["Emanuele Cannella", "Mohamed Bamakhrama", "Todor P. Stefanov"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.376", "OA papers": [{"PaperId": "https://openalex.org/W4240918936", "PaperTitle": "System-level scheduling of real-time streaming applications using a semi-partitioned approach", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Emanuele Cannella", "Mohamed A. Bamakhrama", "Todor Stefanov"]}]}, {"DBLP title": "Thermal management of batteries using a hybrid supercapacitor architecture.", "DBLP authors": ["Donghwa Shin", "Massimo Poncino", "Enrico Macii"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.344", "OA papers": [{"PaperId": "https://openalex.org/W4253019728", "PaperTitle": "Thermal management of batteries using a hybrid supercapacitor architecture", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Donghwa Shin", "Massimo Poncino", "Enrico Macii"]}]}, {"DBLP title": "Cross-correlation of specification and RTL for soft IP analysis.", "DBLP authors": ["Bhanu Pratap Singh", "Arunprasath Shankar", "Francis G. Wolff", "Christos A. Papachristou", "Daniel J. Weyer", "Steve Clay"], "year": 2014, "doi": "https://doi.org/10.7873/DATE.2014.303", "OA papers": [{"PaperId": "https://openalex.org/W4231760709", "PaperTitle": "Cross-correlation of specification and RTL for soft IP analysis", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Bhanu Pratap Singh", "Arunprasath Shankar", "Francis Wolff", "Christos A. Papachristou", "Daniel Weyer", "Steve Clay"]}]}]