Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\Eigene Dateien\Dokumente\FH\Master\SSL\SSL_M4\Project\HPSPlatform.qsys" --block-symbol-file --output-directory="D:\Eigene Dateien\Dokumente\FH\Master\SSL\SSL_M4\Project\HPSPlatform" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Project/HPSPlatform.qsys
Progress: Reading input file
Progress: Adding apd9301_0 [apd9301 1.0]
Progress: Parameterizing module apd9301_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hdc1000_0 [hdc1000 1.0]
Progress: Parameterizing module hdc1000_0
Progress: Adding hmi [subsystemHMI 1.0]
Progress: Parameterizing module hmi
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding mpu9250_0 [mpu9250 1.0]
Progress: Parameterizing module mpu9250_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: HPSPlatform.hmi.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: HPSPlatform.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: HPSPlatform.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: HPSPlatform.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: HPSPlatform.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\Eigene Dateien\Dokumente\FH\Master\SSL\SSL_M4\Project\HPSPlatform.qsys" --synthesis=VHDL --output-directory="D:\Eigene Dateien\Dokumente\FH\Master\SSL\SSL_M4\Project\HPSPlatform\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Project/HPSPlatform.qsys
Progress: Reading input file
Progress: Adding apd9301_0 [apd9301 1.0]
Progress: Parameterizing module apd9301_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding hdc1000_0 [hdc1000 1.0]
Progress: Parameterizing module hdc1000_0
Progress: Adding hmi [subsystemHMI 1.0]
Progress: Parameterizing module hmi
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding mpu9250_0 [mpu9250 1.0]
Progress: Parameterizing module mpu9250_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: HPSPlatform.hmi.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: HPSPlatform.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: HPSPlatform.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: HPSPlatform.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: HPSPlatform.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: HPSPlatform: Generating HPSPlatform "HPSPlatform" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: apd9301_0: "HPSPlatform" instantiated apd9301 "apd9301_0"
Info: hdc1000_0: "HPSPlatform" instantiated hdc1000 "hdc1000_0"
Info: Reusing file D:/Eigene Dateien/Dokumente/FH/Master/SSL/SSL_M4/Project/HPSPlatform/synthesis/submodules/i2c_master.vhd
Info: hmi: "HPSPlatform" instantiated subsystemHMI "hmi"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "HPSPlatform" instantiated altera_hps "hps_0"
Info: mpu9250_0: "HPSPlatform" instantiated mpu9250 "mpu9250_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "HPSPlatform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "HPSPlatform" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "HPSPlatform" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "HPSPlatform" instantiated altera_reset_controller "rst_controller"
Info: leds: Starting RTL generation for module 'HPSPlatform_hmi_leds'
Info: leds:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HPSPlatform_hmi_leds --dir=C:/Users/Jakob/AppData/Local/Temp/alt8275_6583737307905197016.dir/0008_leds_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jakob/AppData/Local/Temp/alt8275_6583737307905197016.dir/0008_leds_gen//HPSPlatform_hmi_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'HPSPlatform_hmi_leds'
Info: leds: "hmi" instantiated altera_avalon_pio "leds"
Info: seven_segment: "hmi" instantiated seven_segment "seven_segment"
Info: switches: Starting RTL generation for module 'HPSPlatform_hmi_switches'
Info: switches:   Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HPSPlatform_hmi_switches --dir=C:/Users/Jakob/AppData/Local/Temp/alt8275_6583737307905197016.dir/0010_switches_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jakob/AppData/Local/Temp/alt8275_6583737307905197016.dir/0010_switches_gen//HPSPlatform_hmi_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'HPSPlatform_hmi_switches'
Info: switches: "hmi" instantiated altera_avalon_pio "switches"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: hdc1000_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hdc1000_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: hdc1000_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hdc1000_0_avalon_slave_0_agent"
Info: hdc1000_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hdc1000_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/Eigene Dateien/Dokumente/FH/Master/SSL/SSL_M4/Project/HPSPlatform/synthesis/submodules/altera_avalon_sc_fifo.v
Info: hdc1000_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hdc1000_0_avalon_slave_0_burst_adapter"
Info: Reusing file D:/Eigene Dateien/Dokumente/FH/Master/SSL/SSL_M4/Project/HPSPlatform/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Eigene Dateien/Dokumente/FH/Master/SSL/SSL_M4/Project/HPSPlatform/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Eigene Dateien/Dokumente/FH/Master/SSL/SSL_M4/Project/HPSPlatform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: HPSPlatform: Done "HPSPlatform" with 30 modules, 96 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
