<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86RegisterInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('X86RegisterInfo_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86RegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86RegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86RegisterInfo.cpp - X86 Register Information --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the X86 implementation of the TargetRegisterInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// This file is responsible for the frame pointer elimination optimization</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// on X86.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86_8h.html">X86.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86InstrBuilder_8h.html">X86InstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86TargetMachine_8h.html">X86TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineModuleInfo_8h.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/Target/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="X86RegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   42</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<a class="code" href="X86RegisterInfo_8cpp.html#af7dc8c91500bff81de056b40ec2cd748">ForceStackAlign</a>(<span class="stringliteral">&quot;force-align-stack&quot;</span>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                 <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Force align the stack to the minimum alignment&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                           <span class="stringliteral">&quot; needed for the function.&quot;</span>),</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                 <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<a class="code" href="X86RegisterInfo_8cpp.html#a2c2ef8ef0c3261bbb61c2664c278fb05">EnableBasePointer</a>(<span class="stringliteral">&quot;x86-use-base-pointer&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;          <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable use of a base pointer for complex stack frames&quot;</span>));</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a88020f22a7779e39a4334c9bcad7ca9f">   57</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a88020f22a7779e39a4334c9bcad7ca9f">X86RegisterInfo::X86RegisterInfo</a>(<a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> &amp;tm)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  : <a class="code" href="classX86GenRegisterInfo.html">X86GenRegisterInfo</a>((tm.getSubtarget&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().is64Bit()</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                         ? <a class="code" href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a>::RIP : <a class="code" href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a>::EIP),</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                       X86_MC::<a class="code" href="namespacellvm_1_1X86__MC.html#a8fbd21bdfba4523744d1b5f2540f9cad">getDwarfRegFlavour</a>(tm.getTargetTriple(), <a class="code" href="namespacefalse.html">false</a>),</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                       X86_MC::<a class="code" href="namespacellvm_1_1X86__MC.html#a8fbd21bdfba4523744d1b5f2540f9cad">getDwarfRegFlavour</a>(tm.getTargetTriple(), <a class="code" href="namespacetrue.html">true</a>),</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                       (tm.getSubtarget&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().is64Bit()</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                         ? <a class="code" href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a>::RIP : <a class="code" href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a>::EIP)),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                       <a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>(tm) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="namespacellvm_1_1X86__MC.html#a95ac660f30496cd75815cd6c386e2e7c">X86_MC::InitLLVM2SEHRegisterMapping</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Cache some information.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget = &amp;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  Is64Bit = Subtarget-&gt;<a class="code" href="classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">is64Bit</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  IsWin64 = Subtarget-&gt;<a class="code" href="classllvm_1_1X86Subtarget.html#ad2e7679750b36379f33281443080869f">isTargetWin64</a>();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    SlotSize = 8;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    StackPtr = X86::RSP;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    FramePtr = X86::RBP;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    SlotSize = 4;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    StackPtr = <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    FramePtr = <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// Use a callee-saved register as the base pointer.  These registers must</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// not conflict with any ABI requirements.  For example, in 32-bit mode PIC</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// requires GOT in the EBX register before function calls via PLT GOT pointer.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  BasePtr = Is64Bit ? X86::RBX : <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// getCompactUnwindRegNum - This function maps the register to the number for</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/// compact unwind encoding. Return -1 if the register isn&#39;t valid.</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#affa8b511ff1ff970977ca7be3c650966">   89</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#affa8b511ff1ff970977ca7be3c650966">X86RegisterInfo::getCompactUnwindRegNum</a>(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH)<span class="keyword"> const </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">switch</span> (getLLVMRegNum(RegNum, isEH)) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX: <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::R12: <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>: <span class="keywordflow">case</span> X86::R13: <span class="keywordflow">return</span> 3;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>: <span class="keywordflow">case</span> X86::R14: <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>: <span class="keywordflow">case</span> X86::R15: <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>: <span class="keywordflow">case</span> X86::RBP: <span class="keywordflow">return</span> 6;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ae23ed304046e93009e34582ee44cfe75">  103</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#ae23ed304046e93009e34582ee44cfe75">X86RegisterInfo::trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// ExeDepsFixer and PostRAScheduler require liveness.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a675ed0a9a4d37241361b48e1fa60be64">  109</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a675ed0a9a4d37241361b48e1fa60be64">X86RegisterInfo::getSEHRegNum</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">return</span> getEncodingValue(i);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a6222a3f2ecbdb0dcfa19c89dac85b7ec">  114</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a6222a3f2ecbdb0dcfa19c89dac85b7ec">X86RegisterInfo::getSubClassWithSubReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                       <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="comment">// The sub_8bit sub-register index is more constrained in 32-bit mode.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="comment">// It behaves just like the sub_8bit_hi index.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit &amp;&amp; Idx == X86::sub_8bit)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    Idx = X86::sub_8bit_hi;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// Forward to TableGen&#39;s default version.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">return</span> X86GenRegisterInfo::getSubClassWithSubReg(RC, Idx);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;}</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ac8636fcdccbcd87e843d6bd3c678ca02">  126</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#ac8636fcdccbcd87e843d6bd3c678ca02">X86RegisterInfo::getMatchingSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                          <span class="keywordtype">unsigned</span> SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// The sub_8bit sub-register index is more constrained in 32-bit mode.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit &amp;&amp; SubIdx == X86::sub_8bit) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    A = X86GenRegisterInfo::getSubClassWithSubReg(A, X86::sub_8bit_hi);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (!A)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordflow">return</span> X86GenRegisterInfo::getMatchingSuperRegClass(A, B, SubIdx);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a1d1f6d27909eb69ed1d383fd256d771c">  139</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a1d1f6d27909eb69ed1d383fd256d771c">X86RegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const</span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// Don&#39;t allow super-classes of GR8_NOREX.  This class is only used after</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// extrating sub_8bit_hi sub-registers.  The H sub-registers cannot be copied</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// to the full GR8 register class in 64-bit mode, so we cannot allow the</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// reigster class inflation.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// The GR8_NOREX class is always used in a way that won&#39;t be constrained to a</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// sub-class, so sub-classes like GR8_ABCD_L are allowed to expand to the</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// full GR8 class.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;X86::GR8_NOREXRegClass)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Super = RC;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">TargetRegisterClass::sc_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">getSuperClasses</a>();</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">switch</span> (Super-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>()) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">case</span> X86::GR8RegClassID:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">case</span> X86::GR16RegClassID:</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">case</span> X86::GR32RegClassID:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">case</span> X86::GR64RegClassID:</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">case</span> X86::FR32RegClassID:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">case</span> X86::FR64RegClassID:</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">case</span> X86::RFP32RegClassID:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">case</span> X86::RFP64RegClassID:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">case</span> X86::RFP80RegClassID:</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">case</span> X86::VR128RegClassID:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">case</span> X86::VR256RegClassID:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      <span class="comment">// Don&#39;t return a super-class that would shrink the spill size.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="comment">// That can happen with the vector and float classes.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">if</span> (Super-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>() == RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">getSize</a>())</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    Super = *I++;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  } <span class="keywordflow">while</span> (Super);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ad47188ac8ee814ad77920a23d4c052b6">  177</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#ad47188ac8ee814ad77920a23d4c052b6">X86RegisterInfo::getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">                                                                         const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;();</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">switch</span> (Kind) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected Kind in getPointerRegClass!&quot;</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">case</span> 0: <span class="comment">// Normal GPRs.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae380c7f0dbea1c8e93b42f1a1708e1a0">isTarget64BitLP64</a>())</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64RegClass;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">case</span> 1: <span class="comment">// Normal GPRs except the stack pointer (for encoding reasons).</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ae380c7f0dbea1c8e93b42f1a1708e1a0">isTarget64BitLP64</a>())</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64_NOSPRegClass;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32_NOSPRegClass;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">case</span> 2: <span class="comment">// Available for tailcall (not callee-saved GPRs).</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#ad2e7679750b36379f33281443080869f">isTargetWin64</a>())</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64_TCW64RegClass;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Subtarget.<a class="code" href="classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">is64Bit</a>())</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64_TCRegClass;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>();</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordtype">bool</span> hasHipeCC = (F ? F-&gt;<a class="code" href="classllvm_1_1Function.html#af4d5ada526cdf057f5f29047e058187d">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a> : <span class="keyword">false</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (hasHipeCC)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> &amp;X86::GR32_TCRegClass;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a12cda6f593a356d19b63bc17a6c44546">  205</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a12cda6f593a356d19b63bc17a6c44546">X86RegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;X86::CCRRegClass) {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR64RegClass;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keywordflow">return</span> &amp;X86::GR32RegClass;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a490e6885b8507177b41b460cb7acb407">  216</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a490e6885b8507177b41b460cb7acb407">X86RegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                     <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordtype">unsigned</span> FPDiff = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? 1 : 0;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>()) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">case</span> X86::GR32RegClassID:</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">return</span> 4 - FPDiff;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">case</span> X86::GR64RegClassID:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> 12 - FPDiff;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">case</span> X86::VR128RegClassID:</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().is64Bit() ? 10 : 4;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">case</span> X86::VR64RegClassID:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;}</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keyword">const</span> uint16_t *</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#af0f22e6e75f5b9b47817b53104ca5756">  236</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#af0f22e6e75f5b9b47817b53104ca5756">X86RegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">switch</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#af4d5ada526cdf057f5f29047e058187d">getCallingConv</a>()) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_SaveList;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> CSR_64_SaveList;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>:</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">return</span> CSR_MostRegs_64_SaveList;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974ad47327c131a0990283111588b89587cb">CallingConv::Intel_OCL_BI</a>: {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">bool</span> HasAVX = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().hasAVX();</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">bool</span> HasAVX512 = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().hasAVX512();</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">if</span> (HasAVX512 &amp;&amp; IsWin64)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX512_SaveList;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">if</span> (HasAVX512 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX512_SaveList;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">if</span> (HasAVX &amp;&amp; IsWin64)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX_SaveList;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">if</span> (HasAVX &amp;&amp; Is64Bit)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX_SaveList;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">if</span> (!HasAVX &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_SaveList;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">if</span> (Is64Bit)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <span class="keywordflow">return</span> CSR_MostRegs_64_SaveList;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">bool</span> CallsEHReturn = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aaaa58853344cccb2ae6dcecea4ee54ad">getMMI</a>().<a class="code" href="classllvm_1_1MachineModuleInfo.html#adde6ff7fd9afa7c46ccc8b2ac4ebd31a">callsEHReturn</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (Is64Bit) {</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span> (IsWin64)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_SaveList;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">if</span> (CallsEHReturn)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="keywordflow">return</span> CSR_64EHRet_SaveList;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> CSR_64_SaveList;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span> (CallsEHReturn)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">return</span> CSR_32EHRet_SaveList;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">return</span> CSR_32_SaveList;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">const</span> uint32_t*</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ad39791a91042ed090f4305e50840088c">  286</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#ad39791a91042ed090f4305e50840088c">X86RegisterInfo::getCallPreservedMask</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordtype">bool</span> HasAVX = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().hasAVX();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">bool</span> HasAVX512 = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().hasAVX512();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974ad47327c131a0990283111588b89587cb">CallingConv::Intel_OCL_BI</a>) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span> (IsWin64 &amp;&amp; HasAVX512)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX512_RegMask;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">if</span> (Is64Bit &amp;&amp; HasAVX512)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX512_RegMask;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">if</span> (IsWin64 &amp;&amp; HasAVX)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">return</span> CSR_Win64_Intel_OCL_BI_AVX_RegMask;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">if</span> (Is64Bit &amp;&amp; HasAVX)</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_AVX_RegMask;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">if</span> (!HasAVX &amp;&amp; !IsWin64 &amp;&amp; Is64Bit)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      <span class="keywordflow">return</span> CSR_64_Intel_OCL_BI_RegMask;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a> || CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a20ddc463f96d806f369d56205ea205f5">CallingConv::HiPE</a>)</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974ab487fd09daadd147e37c966c5ba6cdb2">CallingConv::WebKit_JS</a> || CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a4f42667edde6e9cb80cfae6361e5e76a">CallingConv::AnyReg</a>)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">return</span> CSR_MostRegs_64_RegMask;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">return</span> CSR_32_RegMask;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a94ec9273479164e4aec1d5d91b71dc85">CallingConv::Cold</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">return</span> CSR_MostRegs_64_RegMask;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">if</span> (IsWin64)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> CSR_Win64_RegMask;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">return</span> CSR_64_RegMask;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">const</span> uint32_t*</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ab990d9395732c30ec2fcfc1f241df70e">  316</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#ab990d9395732c30ec2fcfc1f241df70e">X86RegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a3e91b7ec271ad817c34a0a842d0f831e">  320</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a3e91b7ec271ad817c34a0a842d0f831e">X86RegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// Set the stack-pointer register and its aliases as reserved.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(X86::RSP, <span class="keyword">this</span>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid();</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// Set the instruction pointer register and its aliases as reserved.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(X86::RIP, <span class="keyword">this</span>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// Set the frame-pointer register and its aliases as reserved if needed.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF)) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(X86::RBP, <span class="keyword">this</span>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid();</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;         ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// Set the base-pointer register and its aliases as reserved if needed.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86RegisterInfo.html#ad37a65804edd5f913012ea82e22cca33">hasBasePointer</a>(MF)) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#af4d5ada526cdf057f5f29047e058187d">getCallingConv</a>();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keyword">const</span> uint32_t* RegMask = <a class="code" href="classllvm_1_1X86RegisterInfo.html#ad39791a91042ed090f4305e50840088c">getCallPreservedMask</a>(CC);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(RegMask, <a class="code" href="classllvm_1_1X86RegisterInfo.html#aa9f703a288ef91efae26a538d96037d6">getBaseRegister</a>()))</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <a class="code" href="namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">report_fatal_error</a>(</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="stringliteral">&quot;Stack realignment in presence of dynamic allocas is not supported with&quot;</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        <span class="stringliteral">&quot;this calling convention.&quot;</span>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(<a class="code" href="classllvm_1_1X86RegisterInfo.html#aa9f703a288ef91efae26a538d96037d6">getBaseRegister</a>(), <span class="keyword">this</span>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// Mark the segment registers as reserved.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::CS);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SS);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::DS);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::ES);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">X86::FS</a>);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">X86::GS</a>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="comment">// Mark the floating point stack registers as reserved.</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = 0; <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> != 8; ++<a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::ST0 + <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// Reserve the registers that only exist in 64-bit mode.</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">// These 8-bit registers are part of the x86-64 extension even though their</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// super-registers are old 32-bits.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SIL);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::DIL);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::BPL);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(X86::SPL);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = 0; <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> != 8; ++<a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      <span class="comment">// R8, R9, ...</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::R8 + <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++AI)</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="comment">// XMM8, XMM9, ...</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(X86::XMM8 + <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++AI)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">if</span> (!Is64Bit || !<a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>&gt;().<a class="code" href="classllvm_1_1X86Subtarget.html#a7b61cdafc8745d283f3721381f2853f2">hasAVX512</a>()) {</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = 16; <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> != 32; ++<a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> AI(<a class="code" href="README-SSE_8txt.html#aec808a2f1cfc9d91bebad3ca6a405b1a">X86::XMM0</a> + <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++AI)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> Reserved;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// Stack Frame Processing methods</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#ad37a65804edd5f913012ea82e22cca33">  400</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#ad37a65804edd5f913012ea82e22cca33">X86RegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;   <span class="keywordflow">if</span> (!<a class="code" href="X86RegisterInfo_8cpp.html#a2c2ef8ef0c3261bbb61c2664c278fb05">EnableBasePointer</a>)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;     <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;   <span class="comment">// When we need stack realignment and there are dynamic allocas, we can&#39;t</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;   <span class="comment">// reference off of the stack pointer, so we reserve a base pointer.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;   <span class="comment">//</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;   <span class="comment">// This is also true if the function contain MS-style inline assembly.  We</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;   <span class="comment">// do this because if any stack changes occur in the inline assembly, e.g.,</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;   <span class="comment">// &quot;pusha&quot;, then any C local variable or C argument references in the</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;   <span class="comment">// inline assembly will be wrong because the SP is not properly tracked.</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;   <span class="keywordflow">if</span> ((<a class="code" href="classllvm_1_1X86RegisterInfo.html#acfd0722e4669be2f7e16059679406d9f">needsStackRealignment</a>(MF) &amp;&amp; MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>()) ||</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;       MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad5910eeb61f9d3942b970d1908375388">hasMSInlineAsm</a>())</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;     <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;   <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a31160831f9ce9c42ac7f88783b3d1541">  420</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a31160831f9ce9c42ac7f88783b3d1541">X86RegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#a603f8f8d2c9d8de6762092830cf82b13">hasFnAttribute</a>(<span class="stringliteral">&quot;no-realign-stack&quot;</span>))</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">// Stack realignment requires a frame pointer.  If we already started</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">// register allocation with frame pointer elimination, it is too late now.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a>(FramePtr))</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// If a base pointer is necessary.  Check that it isn&#39;t too late to reserve</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">// it.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>())</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a>(BasePtr);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;}</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#acfd0722e4669be2f7e16059679406d9f">  439</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#acfd0722e4669be2f7e16059679406d9f">X86RegisterInfo::needsStackRealignment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>();</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordtype">unsigned</span> StackAlign = <a class="code" href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">TM</a>.<a class="code" href="classllvm_1_1X86TargetMachine.html#a0f9e3271ccf39f4fdf00eb246e6ef5b3">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a360555ed6db3b28a33fa5449a0335f19">getStackAlignment</a>();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordtype">bool</span> requiresRealignment =</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    ((MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0af0a11b8eda54e79422c199cb687f5c">getMaxAlignment</a>() &gt; StackAlign) ||</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;     F-&gt;<a class="code" href="classllvm_1_1Function.html#a72873ed64b7be01507a2248b8e756ec8">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeSet.html#a54abbe67d4a53c92652f1666dc19281f">hasAttribute</a>(AttributeSet::FunctionIndex,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                     <a class="code" href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60eae4294b4feb8a782cf78df5da0f992f33">Attribute::StackAlignment</a>));</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">// If we&#39;ve requested that we force align the stack do so now.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="X86RegisterInfo_8cpp.html#af7dc8c91500bff81de056b40ec2cd748">ForceStackAlign</a>)</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a31160831f9ce9c42ac7f88783b3d1541">canRealignStack</a>(MF);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">return</span> requiresRealignment &amp;&amp; <a class="code" href="classllvm_1_1X86RegisterInfo.html#a31160831f9ce9c42ac7f88783b3d1541">canRealignStack</a>(MF);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a0645d2e7802fed51a0f6fc75d6507711">  455</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a0645d2e7802fed51a0f6fc75d6507711">X86RegisterInfo::hasReservedSpillSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">int</span> &amp;FrameIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">if</span> (Reg == FramePtr &amp;&amp; TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF)) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    FrameIdx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>()-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#aefab860460ca482a381a508d36cd9f01">getObjectIndexBegin</a>();</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;}</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a85fdde7a2a2575c3dda329d449ac2032">  467</a></span>&#160;<a class="code" href="classllvm_1_1X86RegisterInfo.html#a85fdde7a2a2575c3dda329d449ac2032">X86RegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                     <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                     <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  assert(SPAdj == 0 &amp;&amp; <span class="stringliteral">&quot;Unexpected&quot;</span>);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *II;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">getIndex</a>();</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordtype">unsigned</span> BasePtr;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordtype">bool</span> AfterFPPop = Opc == X86::TAILJMPm64 || Opc == X86::TAILJMPm;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86RegisterInfo.html#ad37a65804edd5f913012ea82e22cca33">hasBasePointer</a>(MF))</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    BasePtr = (FrameIndex &lt; 0 ? FramePtr : <a class="code" href="classllvm_1_1X86RegisterInfo.html#aa9f703a288ef91efae26a538d96037d6">getBaseRegister</a>());</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1X86RegisterInfo.html#acfd0722e4669be2f7e16059679406d9f">needsStackRealignment</a>(MF))</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    BasePtr = (FrameIndex &lt; 0 ? FramePtr : StackPtr);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AfterFPPop)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    BasePtr = StackPtr;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    BasePtr = (TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? FramePtr : StackPtr);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="comment">// This must be part of a four operand memory reference.  Replace the</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="comment">// FrameIndex with base register with EBP.  Add an offset to the offset.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(BasePtr, <span class="keyword">false</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="comment">// Now add the frame object offset to the offset from EBP.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordtype">int</span> FIOffset;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">if</span> (AfterFPPop) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// Tail call jmp happens after FP is popped.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    FIOffset = MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#aefac52e417d31959e35868879aba672b">getObjectOffset</a>(FrameIndex) - TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a32f0831ccaa8dbbbf0f779125e6d5dd8">getOffsetOfLocalArea</a>();</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    FIOffset = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">getFrameIndexOffset</a>(MF, FrameIndex);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum+3).<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>()) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// Offset is a 32-bit integer.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordtype">int</span> Imm = (<a class="code" href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a>)(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum + 3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordtype">int</span> Offset = FIOffset + Imm;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    assert((!Is64Bit || <a class="code" href="namespacellvm.html#a9bf6430c1a0cf078ee3f9f520fa407f0">isInt&lt;32&gt;</a>((<span class="keywordtype">long</span> <span class="keywordtype">long</span>)FIOffset + Imm)) &amp;&amp;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;           <span class="stringliteral">&quot;Requesting 64-bit offset in 32-bit immediate!&quot;</span>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum + 3).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(Offset);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="comment">// Offset is symbolic. This is extremely rare.</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    uint64_t Offset = FIOffset +</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      (uint64_t)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum+3).<a class="code" href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">getOffset</a>();</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum + 3).<a class="code" href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">setOffset</a>(Offset);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="classllvm_1_1X86RegisterInfo.html#a2883bb621245229de23a6396b1ef81b7">  517</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86RegisterInfo.html#a2883bb621245229de23a6396b1ef81b7">X86RegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? FramePtr : StackPtr;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;}</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">  523</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">getX86SubSuperRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">MVT::SimpleValueType</a> VT,</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                                <span class="keywordtype">bool</span> High) {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">switch</span> (VT) {</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected VT&quot;</span>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>:</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (High) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">getX86SubSuperRegister</a>(Reg, <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;      <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <span class="keywordflow">return</span> X86::SI;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <span class="keywordflow">return</span> X86::DI;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <span class="keywordflow">return</span> X86::BP;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="keywordflow">return</span> X86::SP;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">X86::AH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">X86::AH</a>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        <span class="keywordflow">return</span> X86::DH;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">X86::CH</a>: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">X86::CH</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">X86::BH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">X86::BH</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register&quot;</span>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">X86::AH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">X86::AL</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <span class="keywordflow">return</span> X86::DL;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">X86::CH</a>: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <span class="keywordflow">return</span> X86::CL;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">X86::BH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">X86::BL</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="keywordflow">return</span> X86::SIL;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <span class="keywordflow">return</span> X86::DIL;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        <span class="keywordflow">return</span> X86::BPL;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="keywordflow">return</span> X86::SPL;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="keywordflow">return</span> X86::R8B;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;      <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <span class="keywordflow">return</span> X86::R9B;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <span class="keywordflow">return</span> X86::R10B;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <span class="keywordflow">return</span> X86::R11B;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="keywordflow">return</span> X86::R12B;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="keywordflow">return</span> X86::R13B;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <span class="keywordflow">return</span> X86::R14B;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;        <span class="keywordflow">return</span> X86::R15B;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      }</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">MVT::i16</a>:</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register&quot;</span>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">X86::AH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keywordflow">return</span> X86::AX;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <span class="keywordflow">return</span> X86::DX;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">X86::CH</a>: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordflow">return</span> X86::CX;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">X86::BH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="keywordflow">return</span> X86::BX;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      <span class="keywordflow">return</span> X86::SI;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      <span class="keywordflow">return</span> X86::DI;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;      <span class="keywordflow">return</span> X86::BP;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      <span class="keywordflow">return</span> X86::SP;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;      <span class="keywordflow">return</span> X86::R8W;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keywordflow">return</span> X86::R9W;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      <span class="keywordflow">return</span> X86::R10W;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keywordflow">return</span> X86::R11W;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      <span class="keywordflow">return</span> X86::R12W;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">return</span> X86::R13W;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">return</span> X86::R14W;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;      <span class="keywordflow">return</span> X86::R15W;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    }</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register&quot;</span>);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">X86::AH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">X86::EAX</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">X86::CH</a>: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">X86::BH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="keywordflow">return</span> X86::R8D;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">return</span> X86::R9D;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">return</span> X86::R10D;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      <span class="keywordflow">return</span> X86::R11D;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      <span class="keywordflow">return</span> X86::R12D;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keywordflow">return</span> X86::R13D;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">return</span> X86::R14D;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      <span class="keywordflow">return</span> X86::R15D;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    }</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>:</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected register&quot;</span>);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">X86::AH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">X86::AL</a>: <span class="keywordflow">case</span> X86::AX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">X86::EAX</a>: <span class="keywordflow">case</span> X86::RAX:</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <span class="keywordflow">return</span> X86::RAX;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">case</span> X86::DH: <span class="keywordflow">case</span> X86::DL: <span class="keywordflow">case</span> X86::DX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">X86::EDX</a>: <span class="keywordflow">case</span> X86::RDX:</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      <span class="keywordflow">return</span> X86::RDX;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">X86::CH</a>: <span class="keywordflow">case</span> X86::CL: <span class="keywordflow">case</span> X86::CX: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">X86::ECX</a>: <span class="keywordflow">case</span> X86::RCX:</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;      <span class="keywordflow">return</span> X86::RCX;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">X86::BH</a>: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">X86::BL</a>: <span class="keywordflow">case</span> X86::BX: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">X86::EBX</a>: <span class="keywordflow">case</span> X86::RBX:</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      <span class="keywordflow">return</span> X86::RBX;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">case</span> X86::SIL: <span class="keywordflow">case</span> X86::SI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">X86::ESI</a>: <span class="keywordflow">case</span> X86::RSI:</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="keywordflow">return</span> X86::RSI;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">case</span> X86::DIL: <span class="keywordflow">case</span> X86::DI: <span class="keywordflow">case</span> <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">X86::EDI</a>: <span class="keywordflow">case</span> X86::RDI:</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <span class="keywordflow">return</span> X86::RDI;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">case</span> X86::BPL: <span class="keywordflow">case</span> X86::BP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">X86::EBP</a>: <span class="keywordflow">case</span> X86::RBP:</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      <span class="keywordflow">return</span> X86::RBP;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">case</span> X86::SPL: <span class="keywordflow">case</span> X86::SP: <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">X86::ESP</a>: <span class="keywordflow">case</span> X86::RSP:</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordflow">return</span> X86::RSP;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">case</span> X86::R8B: <span class="keywordflow">case</span> X86::R8W: <span class="keywordflow">case</span> X86::R8D: <span class="keywordflow">case</span> X86::R8:</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="keywordflow">return</span> X86::R8;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">case</span> X86::R9B: <span class="keywordflow">case</span> X86::R9W: <span class="keywordflow">case</span> X86::R9D: <span class="keywordflow">case</span> X86::R9:</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="keywordflow">return</span> X86::R9;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">case</span> X86::R10B: <span class="keywordflow">case</span> X86::R10W: <span class="keywordflow">case</span> X86::R10D: <span class="keywordflow">case</span> X86::R10:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <span class="keywordflow">return</span> X86::R10;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">case</span> X86::R11B: <span class="keywordflow">case</span> X86::R11W: <span class="keywordflow">case</span> X86::R11D: <span class="keywordflow">case</span> X86::R11:</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      <span class="keywordflow">return</span> X86::R11;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">case</span> X86::R12B: <span class="keywordflow">case</span> X86::R12W: <span class="keywordflow">case</span> X86::R12D: <span class="keywordflow">case</span> X86::R12:</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="keywordflow">return</span> X86::R12;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">case</span> X86::R13B: <span class="keywordflow">case</span> X86::R13W: <span class="keywordflow">case</span> X86::R13D: <span class="keywordflow">case</span> X86::R13:</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <span class="keywordflow">return</span> X86::R13;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">case</span> X86::R14B: <span class="keywordflow">case</span> X86::R14W: <span class="keywordflow">case</span> X86::R14D: <span class="keywordflow">case</span> X86::R14:</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keywordflow">return</span> X86::R14;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">case</span> X86::R15B: <span class="keywordflow">case</span> X86::R15W: <span class="keywordflow">case</span> X86::R15D: <span class="keywordflow">case</span> X86::R15:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      <span class="keywordflow">return</span> X86::R15;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="namespacellvm.html#a64e4894ad3ddeb76ac44a947994690da">  696</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a64e4894ad3ddeb76ac44a947994690da">get512BitSuperRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">if</span> (Reg &gt;= <a class="code" href="README-SSE_8txt.html#aec808a2f1cfc9d91bebad3ca6a405b1a">X86::XMM0</a> &amp;&amp; Reg &lt;= X86::XMM31)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordflow">return</span> X86::ZMM0 + (Reg - <a class="code" href="README-SSE_8txt.html#aec808a2f1cfc9d91bebad3ca6a405b1a">X86::XMM0</a>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">if</span> (Reg &gt;= X86::YMM0 &amp;&amp; Reg &lt;= X86::YMM31)</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span> X86::ZMM0 + (Reg - X86::YMM0);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">if</span> (Reg &gt;= X86::ZMM0 &amp;&amp; Reg &lt;= X86::ZMM31)</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected SIMD register&quot;</span>);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;}</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;}</div><div class="ttc" id="namespacellvm_html_a9bf6430c1a0cf078ee3f9f520fa407f0"><div class="ttname"><a href="namespacellvm.html#a9bf6430c1a0cf078ee3f9f520fa407f0">llvm::isInt&lt; 32 &gt;</a></div><div class="ttdeci">bool isInt&lt; 32 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00276">MathExtras.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a360555ed6db3b28a33fa5449a0335f19"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a360555ed6db3b28a33fa5449a0335f19">llvm::TargetFrameLowering::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00070">TargetFrameLowering.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a88020f22a7779e39a4334c9bcad7ca9f"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a88020f22a7779e39a4334c9bcad7ca9f">llvm::X86RegisterInfo::X86RegisterInfo</a></div><div class="ttdeci">X86RegisterInfo(X86TargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00057">X86RegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00048">CallingConv.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00236">BitVector.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a1d1f6d27909eb69ed1d383fd256d771c"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a1d1f6d27909eb69ed1d383fd256d771c">llvm::X86RegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00139">X86RegisterInfo.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00047">ValueTypes.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1XCoreISD_html_aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319"><div class="ttname"><a href="namespacellvm_1_1XCoreISD.html#aef28e79e1ebefed9020708b2350b1f10adba71479b3d85460f040da54d76bd319">llvm::XCoreISD::BL</a></div><div class="ttdef"><b>Definition:</b> <a href="XCoreISelLowering_8h_source.html#l00034">XCoreISelLowering.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_aab7ee4b8fd1d3e7e4cea87868855e60eae4294b4feb8a782cf78df5da0f992f33"><div class="ttname"><a href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60eae4294b4feb8a782cf78df5da0f992f33">llvm::Attribute::StackAlignment</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00098">Attributes.h:98</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetMachine_html"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html">llvm::X86TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00032">X86TargetMachine.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00129">MachineInstr.cpp:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">llvm::X86II::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00426">X86BaseInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ad37a65804edd5f913012ea82e22cca33"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ad37a65804edd5f913012ea82e22cca33">llvm::X86RegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00400">X86RegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a25f9ba8e78af92ca34f9c1bba7881601"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00053">TargetRegisterInfo.h:53</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_af63bcf34c820f95f096676adf8358de4"><div class="ttname"><a href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">EBX</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI ADD32rr ESI SHUFPSrr EBX</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00222">README-SSE.txt:222</a></div></div>
<div class="ttc" id="README-X86-64_8txt_html_af6b32b3392ff64883b0113536e2a2181"><div class="ttname"><a href="README-X86-64_8txt.html#af6b32b3392ff64883b0113536e2a2181">BH</a></div><div class="ttdeci">AMD64 Optimization Manual has some nice information about optimizing integer multiplication by a constant How much of it applies to Intel s X86 implementation There are definite trade offs to xmm0 cvttss2siq rdx jb L3 subss xmm0 rax cvttss2siq rdx xorq rdx rax ret instead of xmm1 cvttss2siq rcx movaps xmm2 subss xmm2 cvttss2siq rax rdx xorq rax ucomiss xmm0 cmovb rax ret Seems like the jb branch has high likelihood of being taken It would have saved a few instructions It s not possible to reference BH</div><div class="ttdef"><b>Definition:</b> <a href="README-X86-64_8txt_source.html#l00018">README-X86-64.txt:18</a></div></div>
<div class="ttc" id="README-X86-64_8txt_html_a303fa559ad59a69a615f94f4c2c6e7f5"><div class="ttname"><a href="README-X86-64_8txt.html#a303fa559ad59a69a615f94f4c2c6e7f5">CH</a></div><div class="ttdeci">AMD64 Optimization Manual has some nice information about optimizing integer multiplication by a constant How much of it applies to Intel s X86 implementation There are definite trade offs to xmm0 cvttss2siq rdx jb L3 subss xmm0 rax cvttss2siq rdx xorq rdx rax ret instead of xmm1 cvttss2siq rcx movaps xmm2 subss xmm2 cvttss2siq rax rdx xorq rax ucomiss xmm0 cmovb rax ret Seems like the jb branch has high likelihood of being taken It would have saved a few instructions It s not possible to reference CH</div><div class="ttdef"><b>Definition:</b> <a href="README-X86-64_8txt_source.html#l00018">README-X86-64.txt:18</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00151">MachineFunction.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00070">Function.h:70</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_aec808a2f1cfc9d91bebad3ca6a405b1a"><div class="ttname"><a href="README-SSE_8txt.html#aec808a2f1cfc9d91bebad3ca6a405b1a">XMM0</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI ADD32rr ESI XMM0</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00214">README-SSE.txt:214</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a2883bb621245229de23a6396b1ef81b7"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a2883bb621245229de23a6396b1ef81b7">llvm::X86RegisterInfo::getFrameRegister</a></div><div class="ttdeci">unsigned getFrameRegister(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00517">X86RegisterInfo.cpp:517</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeSet_html_a54abbe67d4a53c92652f1666dc19281f"><div class="ttname"><a href="classllvm_1_1AttributeSet.html#a54abbe67d4a53c92652f1666dc19281f">llvm::AttributeSet::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(unsigned Index, Attribute::AttrKind Kind) const </div><div class="ttdoc">Return true if the attribute exists at the given index. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00818">Attributes.cpp:818</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ad39791a91042ed090f4305e50840088c"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ad39791a91042ed090f4305e50840088c">llvm::X86RegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(CallingConv::ID) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00286">X86RegisterInfo.cpp:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83ac2b4f9a72254806bbb4b9958ddb43"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">llvm::MachineRegisterInfo::canReserveReg</a></div><div class="ttdeci">bool canReserveReg(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00481">MachineRegisterInfo.h:481</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00109">CommandLine.h:109</a></div></div>
<div class="ttc" id="namespacellvm_html_a1f6978055dbb761b380de39070e34bd3"><div class="ttname"><a href="namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(const char *reason, bool gen_crash_diag=true)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8cpp_source.html#l00053">ErrorHandling.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_af4d5ada526cdf057f5f29047e058187d"><div class="ttname"><a href="classllvm_1_1Function.html#af4d5ada526cdf057f5f29047e058187d">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00161">Function.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0af0a11b8eda54e79422c199cb687f5c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0af0a11b8eda54e79422c199cb687f5c">llvm::MachineFrameInfo::getMaxAlignment</a></div><div class="ttdeci">unsigned getMaxAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00438">MachineFrameInfo.h:438</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="X86_8h_html"><div class="ttname"><a href="X86_8h.html">X86.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_ae220352610e3badb61763dcbae9b7a6f"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#ae220352610e3badb61763dcbae9b7a6f">llvm::TargetRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00087">TargetRegisterInfo.h:87</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3217063f680fa8e35dea3c59b6e52b18"><div class="ttname"><a href="Target_2README_8txt.html#a3217063f680fa8e35dea3c59b6e52b18">int</a></div><div class="ttdeci">Clang compiles this i1 i64 store i64 i64 store i64 i64 store i64 i64 store i64 align Which gets codegen d xmm0 movaps rbp movaps rbp movaps rbp movaps rbp rbp rbp rbp rbp It would be better to have movq s of instead of the movaps s LLVM produces ret int</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00549">Target/README.txt:549</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974a4f42667edde6e9cb80cfae6361e5e76a"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a4f42667edde6e9cb80cfae6361e5e76a">llvm::CallingConv::AnyReg</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00059">CallingConv.h:59</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classX86GenRegisterInfo_html"><div class="ttname"><a href="classX86GenRegisterInfo.html">X86GenRegisterInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00126">StackSlotColoring.cpp:126</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a12cda6f593a356d19b63bc17a6c44546"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a12cda6f593a356d19b63bc17a6c44546">llvm::X86RegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00205">X86RegisterInfo.cpp:205</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_acfd0722e4669be2f7e16059679406d9f"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#acfd0722e4669be2f7e16059679406d9f">llvm::X86RegisterInfo::needsStackRealignment</a></div><div class="ttdeci">bool needsStackRealignment(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00439">X86RegisterInfo.cpp:439</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_abf2eadac3ea84e2e2739444c40421eac"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00580">MCRegisterInfo.h:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_aafb0a6c62a7cfe1538db1d20d759a34b"><div class="ttname"><a href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">EDX</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm EDX</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00132">README-SSE.txt:132</a></div></div>
<div class="ttc" id="X86TargetMachine_8h_html"><div class="ttname"><a href="X86TargetMachine_8h.html">X86TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aefab860460ca482a381a508d36cd9f01"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aefab860460ca482a381a508d36cd9f01">llvm::MachineFrameInfo::getObjectIndexBegin</a></div><div class="ttdeci">int getObjectIndexBegin() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00281">MachineFrameInfo.h:281</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a31160831f9ce9c42ac7f88783b3d1541"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a31160831f9ce9c42ac7f88783b3d1541">llvm::X86RegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00420">X86RegisterInfo.cpp:420</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a5314399c907d77b514ec837e8527a9de"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a5314399c907d77b514ec837e8527a9de">llvm::X86Subtarget::is64Bit</a></div><div class="ttdeci">bool is64Bit() const </div><div class="ttdoc">Is this x86_64? (disregarding specific ABI / programming model) </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00240">X86Subtarget.h:240</a></div></div>
<div class="ttc" id="X86RegisterInfo_8cpp_html_a2c2ef8ef0c3261bbb61c2664c278fb05"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#a2c2ef8ef0c3261bbb61c2664c278fb05">EnableBasePointer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableBasePointer(&quot;x86-use-base-pointer&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Enable use of a base pointer for complex stack frames&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00046">ValueTypes.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a8fbd21bdfba4523744d1b5f2540f9cad"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a8fbd21bdfba4523744d1b5f2540f9cad">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(StringRef TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00198">X86MCTargetDesc.cpp:198</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50c"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50c">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00035">ValueTypes.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00112">MachineInstr.cpp:112</a></div></div>
<div class="ttc" id="namespacellvm_html_aeea7fd2e801b71e4b49d6e6aa2efea5c"><div class="ttname"><a href="namespacellvm.html#aeea7fd2e801b71e4b49d6e6aa2efea5c">llvm::getX86SubSuperRegister</a></div><div class="ttdeci">unsigned getX86SubSuperRegister(unsigned Reg, MVT::SimpleValueType VT, bool High)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00523">X86RegisterInfo.cpp:523</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dacdc4d0fa74813b50797e25bab4febe70">llvm::X86II::GS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00427">X86BaseInfo.h:427</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00119">MachineInstr.h:119</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_a64d666eb92eff8eb2810814d040a21c1"><div class="ttname"><a href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">EDI</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI EDI</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00211">README-SSE.txt:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="README-X86-64_8txt_html_a9de23273550c17a1957b1b325a01960e"><div class="ttname"><a href="README-X86-64_8txt.html#a9de23273550c17a1957b1b325a01960e">AH</a></div><div class="ttdeci">AMD64 Optimization Manual has some nice information about optimizing integer multiplication by a constant How much of it applies to Intel s X86 implementation There are definite trade offs to xmm0 cvttss2siq rdx jb L3 subss xmm0 rax cvttss2siq rdx xorq rdx rax ret instead of xmm1 cvttss2siq rcx movaps xmm2 subss xmm2 cvttss2siq rax rdx xorq rax ucomiss xmm0 cmovb rax ret Seems like the jb branch has high likelihood of being taken It would have saved a few instructions It s not possible to reference AH</div><div class="ttdef"><b>Definition:</b> <a href="README-X86-64_8txt_source.html#l00018">README-X86-64.txt:18</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="namespacellvm_html_a64e4894ad3ddeb76ac44a947994690da"><div class="ttname"><a href="namespacellvm.html#a64e4894ad3ddeb76ac44a947994690da">llvm::get512BitSuperRegister</a></div><div class="ttdeci">unsigned get512BitSuperRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00696">X86RegisterInfo.cpp:696</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a3e91b7ec271ad817c34a0a842d0f831e"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a3e91b7ec271ad817c34a0a842d0f831e">llvm::X86RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00320">X86RegisterInfo.cpp:320</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00286">CommandLine.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a0645d2e7802fed51a0f6fc75d6507711"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a0645d2e7802fed51a0f6fc75d6507711">llvm::X86RegisterInfo::hasReservedSpillSlot</a></div><div class="ttdeci">bool hasReservedSpillSlot(const MachineFunction &amp;MF, unsigned Reg, int &amp;FrameIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00455">X86RegisterInfo.cpp:455</a></div></div>
<div class="ttc" id="X86RegisterInfo_8h_html"><div class="ttname"><a href="X86RegisterInfo_8h.html">X86RegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00555">MCRegisterInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00042">X86Subtarget.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a6222a3f2ecbdb0dcfa19c89dac85b7ec"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a6222a3f2ecbdb0dcfa19c89dac85b7ec">llvm::X86RegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00114">X86RegisterInfo.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ae73de4f077ea9862af9611652396202b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ae73de4f077ea9862af9611652396202b">llvm::MachineOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00445">MachineOperand.h:445</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_abd9c765b9afafff59eb14d50c9e9fba1"><div class="ttname"><a href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">EAX</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI EAX</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00208">README-SSE.txt:208</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa233a8fe996a2045f5b02f5161e145c2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa233a8fe996a2045f5b02f5161e145c2">llvm::MachineOperand::setOffset</a></div><div class="ttdeci">void setOffset(int64_t Offset)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00493">MachineOperand.h:493</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0d81222b2289de5b9f2944264082dea8"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">llvm::TargetRegisterClass::sc_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * sc_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00041">TargetRegisterInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00120">Target/TargetMachine.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_aa9f703a288ef91efae26a538d96037d6"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#aa9f703a288ef91efae26a538d96037d6">llvm::X86RegisterInfo::getBaseRegister</a></div><div class="ttdeci">unsigned getBaseRegister() const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00126">X86RegisterInfo.h:126</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_ab335e668fd33542ea14a2c7b527e64d3"><div class="ttname"><a href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a></div><div class="ttdeci">The same transformation can work with an even modulo with the addition of a and shrink the compare RHS by the same amount Unless the target supports that transformation probably isn t worthwhile The transformation can also easily be made to work with non zero equality for n</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00723">Target/README.txt:723</a></div></div>
<div class="ttc" id="X86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aefac52e417d31959e35868879aba672b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aefac52e417d31959e35868879aba672b">llvm::MachineFrameInfo::getObjectOffset</a></div><div class="ttdeci">int64_t getObjectOffset(int ObjectIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00394">MachineFrameInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1MachineModuleInfo_html_adde6ff7fd9afa7c46ccc8b2ac4ebd31a"><div class="ttname"><a href="classllvm_1_1MachineModuleInfo.html#adde6ff7fd9afa7c46ccc8b2ac4ebd31a">llvm::MachineModuleInfo::callsEHReturn</a></div><div class="ttdeci">bool callsEHReturn() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineModuleInfo_8h_source.html#l00220">MachineModuleInfo.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a95ac660f30496cd75815cd6c386e2e7c"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a95ac660f30496cd75815cd6c386e2e7c">llvm::X86_MC::InitLLVM2SEHRegisterMapping</a></div><div class="ttdeci">void InitLLVM2SEHRegisterMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00212">X86MCTargetDesc.cpp:212</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_ab459463adf75c4036fcfc00ae21bd10d"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">llvm::TargetFrameLowering::getFrameIndexOffset</a></div><div class="ttdeci">virtual int getFrameIndexOffset(const MachineFunction &amp;MF, int FI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLoweringImpl_8cpp_source.html#l00028">TargetFrameLoweringImpl.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00499">ExecutionEngine/ExecutionEngine.h:499</a></div></div>
<div class="ttc" id="X86MachineFunctionInfo_8h_html"><div class="ttname"><a href="X86MachineFunctionInfo_8h.html">X86MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a32f0831ccaa8dbbbf0f779125e6d5dd8"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a32f0831ccaa8dbbbf0f779125e6d5dd8">llvm::TargetFrameLowering::getOffsetOfLocalArea</a></div><div class="ttdeci">int getOffsetOfLocalArea() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00089">TargetFrameLowering.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a675ed0a9a4d37241361b48e1fa60be64"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a675ed0a9a4d37241361b48e1fa60be64">llvm::X86RegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00109">X86RegisterInfo.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00033">TargetFrameLowering.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_affa8b511ff1ff970977ca7be3c650966"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#affa8b511ff1ff970977ca7be3c650966">llvm::X86RegisterInfo::getCompactUnwindRegNum</a></div><div class="ttdeci">int getCompactUnwindRegNum(unsigned RegNum, bool isEH) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00089">X86RegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00044">ValueTypes.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ae23ed304046e93009e34582ee44cfe75"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ae23ed304046e93009e34582ee44cfe75">llvm::X86RegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">virtual bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00103">X86RegisterInfo.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a72873ed64b7be01507a2248b8e756ec8"><div class="ttname"><a href="classllvm_1_1Function.html#a72873ed64b7be01507a2248b8e756ec8">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeSet getAttributes() const </div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00170">Function.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00461">MachineOperand.h:461</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ab990d9395732c30ec2fcfc1f241df70e"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ab990d9395732c30ec2fcfc1f241df70e">llvm::X86RegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00316">X86RegisterInfo.cpp:316</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_aad5a471e82ee9fcb055b013718364cf9"><div class="ttname"><a href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">ESI</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00205">README-SSE.txt:205</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ad47188ac8ee814ad77920a23d4c052b6"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ad47188ac8ee814ad77920a23d4c052b6">llvm::X86RegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00177">X86RegisterInfo.cpp:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetMachine_html_a0f9e3271ccf39f4fdf00eb246e6ef5b3"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html#a0f9e3271ccf39f4fdf00eb246e6ef5b3">llvm::X86TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00047">X86TargetMachine.h:47</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="MachineModuleInfo_8h_html"><div class="ttname"><a href="MachineModuleInfo_8h.html">MachineModuleInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01149">CommandLine.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac9485ae7d6fedd71ad4460f72c799c98"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00422">MachineOperand.h:422</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a603f8f8d2c9d8de6762092830cf82b13"><div class="ttname"><a href="classllvm_1_1Function.html#a603f8f8d2c9d8de6762092830cf82b13">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const </div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00200">Function.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ae380c7f0dbea1c8e93b42f1a1708e1a0"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ae380c7f0dbea1c8e93b42f1a1708e1a0">llvm::X86Subtarget::isTarget64BitLP64</a></div><div class="ttdeci">bool isTarget64BitLP64() const </div><div class="ttdoc">Is this x86_64 with the LP64 programming model (standard AMD64, no x32)? </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00250">X86Subtarget.h:250</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad5910eeb61f9d3942b970d1908375388"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad5910eeb61f9d3942b970d1908375388">llvm::MachineFunction::hasMSInlineAsm</a></div><div class="ttdeci">bool hasMSInlineAsm() const </div><div class="ttdoc">Returns true if the function contains any MS-style inline assembly. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_a7b61cdafc8745d283f3721381f2853f2"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#a7b61cdafc8745d283f3721381f2853f2">llvm::X86Subtarget::hasAVX512</a></div><div class="ttdeci">bool hasAVX512() const </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00267">X86Subtarget.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_af0f22e6e75f5b9b47817b53104ca5756"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#af0f22e6e75f5b9b47817b53104ca5756">llvm::X86RegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const uint16_t * getCalleeSavedRegs(const MachineFunction *MF=0) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00236">X86RegisterInfo.cpp:236</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_ac8636fcdccbcd87e843d6bd3c678ca02"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#ac8636fcdccbcd87e843d6bd3c678ca02">llvm::X86RegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00126">X86RegisterInfo.cpp:126</a></div></div>
<div class="ttc" id="X86InstrBuilder_8h_html"><div class="ttname"><a href="X86InstrBuilder_8h.html">X86InstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5cd76eb2aeed3ae46da1bb1b132f1831"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00254">MachineFrameInfo.h:254</a></div></div>
<div class="ttc" id="X86RegisterInfo_8cpp_html_af7dc8c91500bff81de056b40ec2cd748"><div class="ttname"><a href="X86RegisterInfo_8cpp.html#af7dc8c91500bff81de056b40ec2cd748">ForceStackAlign</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceStackAlign(&quot;force-align-stack&quot;, cl::desc(&quot;Force align the stack to the minimum alignment&quot;&quot; needed for the function.&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974ab487fd09daadd147e37c966c5ba6cdb2"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974ab487fd09daadd147e37c966c5ba6cdb2">llvm::CallingConv::WebKit_JS</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00055">CallingConv.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html_ad2e7679750b36379f33281443080869f"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html#ad2e7679750b36379f33281443080869f">llvm::X86Subtarget::isTargetWin64</a></div><div class="ttdeci">bool isTargetWin64() const </div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00338">X86Subtarget.h:338</a></div></div>
<div class="ttc" id="namespacetrue_html"><div class="ttname"><a href="namespacetrue.html">true</a></div><div class="ttdef"><b>Definition:</b> <a href="DominanceFrontier_8cpp_source.html#l00024">DominanceFrontier.cpp:24</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00045">ValueTypes.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974a94ec9273479164e4aec1d5d91b71dc85"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a94ec9273479164e4aec1d5d91b71dc85">llvm::CallingConv::Cold</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00045">CallingConv.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a85fdde7a2a2575c3dda329d449ac2032"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a85fdde7a2a2575c3dda329d449ac2032">llvm::X86RegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00467">X86RegisterInfo.cpp:467</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aaaa58853344cccb2ae6dcecea4ee54ad"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaaa58853344cccb2ae6dcecea4ee54ad">llvm::MachineFunction::getMMI</a></div><div class="ttdeci">MachineModuleInfo &amp; getMMI() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00145">MachineFunction.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a490e6885b8507177b41b460cb7acb407"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a490e6885b8507177b41b460cb7acb407">llvm::X86RegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8cpp_source.html#l00216">X86RegisterInfo.cpp:216</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a90cca76dd78688687e0d697679dbc799"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a90cca76dd78688687e0d697679dbc799">B</a></div><div class="ttdeci">compiles ldr LCPI1_0 ldr ldr mov lsr tst moveq r1 ldr LCPI1_1 and r0 bx lr It would be better to do something like to fold the shift into the conditional ldr LCPI1_0 ldr ldr tst movne lsr ldr LCPI1_1 and r0 bx lr it saves an instruction and a register It might be profitable to cse MOVi16 if there are lots of bit immediates with the same bottom half Robert Muth started working on an alternate jump table implementation that does not put the tables in line in the text This is more like the llvm default jump table implementation This might be useful sometime Several revisions of patches are on the mailing beginning while CMP sets them like a subtract Therefore to be able to use CMN for comparisons other than the Z we ll need additional logic to reverse the conditionals associated with the comparison Perhaps a pseudo instruction for the with a post codegen pass to clean up and handle the condition codes See PR5694 for testcase Given the following on int B</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00592">Target/ARM/README.txt:592</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974ad47327c131a0990283111588b89587cb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974ad47327c131a0990283111588b89587cb">llvm::CallingConv::Intel_OCL_BI</a></div><div class="ttdoc">Intel_OCL_BI - Calling conventions for Intel OpenCL built-ins. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00122">CallingConv.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a60ffe30d163b69f0c571b907907ab9ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00170">TargetRegisterInfo.h:170</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a802c8408643a0c37e107e7b4b0994c30">llvm::A64CC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00045">AArch64BaseInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1X86RegisterInfo_html_a1b86e05882359754b13f23fb1c465f35"><div class="ttname"><a href="classllvm_1_1X86RegisterInfo.html#a1b86e05882359754b13f23fb1c465f35">llvm::X86RegisterInfo::TM</a></div><div class="ttdeci">X86TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="X86RegisterInfo_8h_source.html#l00029">X86RegisterInfo.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974a20ddc463f96d806f369d56205ea205f5"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a20ddc463f96d806f369d56205ea205f5">llvm::CallingConv::HiPE</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00052">CallingConv.h:52</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_afdf2770d4d0e00f3875afd6e7c61aa9d"><div class="ttname"><a href="Target_2README_8txt.html#afdf2770d4d0e00f3875afd6e7c61aa9d">X86</a></div><div class="ttdeci">Unrolling by would eliminate the &amp;in both leading to a net reduction in code size The resultant code would then also be suitable for exit value computation We miss a bunch of rotate opportunities on various including etc On X86</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00599">Target/README.txt:599</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:23 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
