

================================================================
== Vivado HLS Report for 'sample_iterator_get_offset'
================================================================
* Date:           Mon Jul 14 21:51:13 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      5.00|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 5.00ns
ST_1: sample_length5 [1/1] 0.00ns
._crit_edge:6  %sample_length5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sample_length)

ST_1: sample_buffer_size4 [1/1] 0.00ns
._crit_edge:7  %sample_buffer_size4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sample_buffer_size)

ST_1: i_sample_read [1/1] 0.00ns
._crit_edge:8  %i_sample_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %i_sample)

ST_1: i_index_read [1/1] 0.00ns
._crit_edge:9  %i_index_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %i_index)

ST_1: tmp [1/1] 0.00ns
._crit_edge:10  %tmp = zext i16 %i_index_read to i64

ST_1: indices_addr [1/1] 0.00ns
._crit_edge:11  %indices_addr = getelementptr i56* %indices, i64 %tmp

ST_1: indices_load_req [2/2] 5.00ns
._crit_edge:12  %indices_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i56P(i56* %indices_addr, i32 1)


 <State 2>: 5.00ns
ST_2: indices_load_req [1/2] 5.00ns
._crit_edge:12  %indices_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i56P(i56* %indices_addr, i32 1)


 <State 3>: 5.00ns
ST_3: indices_addr_read [1/1] 5.00ns
._crit_edge:13  %indices_addr_read = call i56 @_ssdm_op_Read.ap_bus.i56P(i56* %indices_addr)

ST_3: tmp_9 [1/1] 0.00ns
._crit_edge:14  %tmp_9 = trunc i56 %indices_addr_read to i32

ST_3: indices_stride_load_new [1/1] 0.00ns
._crit_edge:15  %indices_stride_load_new = call i8 @_ssdm_op_PartSelect.i8.i56.i32.i32(i56 %indices_addr_read, i32 48, i32 55)


 <State 4>: 4.38ns
ST_4: stg_16 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecIFCore(i56* %indices, [1 x i8]* @p_str223, [7 x i8]* @p_str34, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223)

ST_4: stg_17 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBus(i56* %indices, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223)

ST_4: stg_18 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecIFCore(i56* %indices, [1 x i8]* @p_str223, [7 x i8]* @p_str34, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223)

ST_4: stg_19 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecIFCore(i16 %sample_length, [1 x i8]* @p_str223, [7 x i8]* @p_str32, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [17 x i8]* @p_str33)

ST_4: stg_20 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecIFCore(i32 %sample_buffer_size, [1 x i8]* @p_str223, [7 x i8]* @p_str32, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [17 x i8]* @p_str33)

ST_4: stg_21 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecBus(i56* %indices, [7 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str223, [1 x i8]* @p_str223, [1 x i8]* @p_str223)

ST_4: tmp_cast [1/1] 0.00ns
._crit_edge:16  %tmp_cast = zext i8 %indices_stride_load_new to i24

ST_4: tmp_5_cast [1/1] 0.00ns
._crit_edge:17  %tmp_5_cast = zext i16 %i_sample_read to i24

ST_4: tmp_6 [1/1] 1.28ns
._crit_edge:18  %tmp_6 = mul i24 %tmp_5_cast, %tmp_cast

ST_4: tmp_6_cast [1/1] 0.00ns
._crit_edge:19  %tmp_6_cast = zext i24 %tmp_6 to i32

ST_4: offset [1/1] 3.10ns
._crit_edge:20  %offset = add i32 %tmp_6_cast, %tmp_9

ST_4: stg_27 [1/1] 0.00ns
._crit_edge:21  ret i32 %offset



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f8da0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_sample]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f8410; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indices]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xb5e85f89b0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ sample_buffer_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f9df0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sample_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb5e85f8890; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sample_length5          (read         ) [ 00000]
sample_buffer_size4     (read         ) [ 00000]
i_sample_read           (read         ) [ 01111]
i_index_read            (read         ) [ 00000]
tmp                     (zext         ) [ 00000]
indices_addr            (getelementptr) [ 01110]
indices_load_req        (readreq      ) [ 00000]
indices_addr_read       (read         ) [ 00000]
tmp_9                   (trunc        ) [ 01001]
indices_stride_load_new (partselect   ) [ 01001]
stg_16                  (specifcore   ) [ 00000]
stg_17                  (specbus      ) [ 00000]
stg_18                  (specifcore   ) [ 00000]
stg_19                  (specifcore   ) [ 00000]
stg_20                  (specifcore   ) [ 00000]
stg_21                  (specbus      ) [ 00000]
tmp_cast                (zext         ) [ 00000]
tmp_5_cast              (zext         ) [ 00000]
tmp_6                   (mul          ) [ 00000]
tmp_6_cast              (zext         ) [ 00000]
offset                  (add          ) [ 00000]
stg_27                  (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_sample"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indices">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indices"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sample_buffer_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_buffer_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sample_length">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_length"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i56P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i56P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="sample_length5_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sample_length5/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sample_buffer_size4_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sample_buffer_size4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_sample_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_sample_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_index_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_index_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_readreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="56" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="indices_load_req/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="indices_addr_read_read_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="56" slack="0"/>
<pin id="77" dir="0" index="1" bw="56" slack="2"/>
<pin id="78" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indices_addr_read/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="indices_addr_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="56" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="0"/>
<pin id="88" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indices_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_9_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="56" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indices_stride_load_new_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="56" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="0" index="3" bw="7" slack="0"/>
<pin id="101" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="indices_stride_load_new/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="1"/>
<pin id="108" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_5_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="3"/>
<pin id="111" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_6_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="24" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="offset_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_sample_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="3"/>
<pin id="129" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="i_sample_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="indices_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="56" slack="1"/>
<pin id="134" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="indices_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_9_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="143" class="1005" name="indices_stride_load_new_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indices_stride_load_new "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="85" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="95"><net_src comp="75" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="75" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="106" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="56" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="135"><net_src comp="85" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="141"><net_src comp="92" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="146"><net_src comp="96" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="106" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		indices_addr : 1
		indices_load_req : 2
	State 2
	State 3
	State 4
		tmp_6 : 1
		tmp_6_cast : 2
		offset : 3
		stg_27 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|          |    sample_length5_read_fu_44   |
|          | sample_buffer_size4_read_fu_50 |
|   read   |    i_sample_read_read_fu_56    |
|          |     i_index_read_read_fu_62    |
|          |  indices_addr_read_read_fu_75  |
|----------|--------------------------------|
|  readreq |        grp_readreq_fu_68       |
|----------|--------------------------------|
|          |            tmp_fu_81           |
|   zext   |         tmp_cast_fu_106        |
|          |        tmp_5_cast_fu_109       |
|          |        tmp_6_cast_fu_118       |
|----------|--------------------------------|
|   trunc  |           tmp_9_fu_92          |
|----------|--------------------------------|
|partselect|  indices_stride_load_new_fu_96 |
|----------|--------------------------------|
|    mul   |          tmp_6_fu_112          |
|----------|--------------------------------|
|    add   |          offset_fu_122         |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     i_sample_read_reg_127     |   16   |
|      indices_addr_reg_132     |   56   |
|indices_stride_load_new_reg_143|    8   |
|         tmp_9_reg_138         |   32   |
+-------------------------------+--------+
|             Total             |   112  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_68 |  p1  |   2  |  56  |   112  ||    56   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  1.285  ||    56   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   56   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   112  |   56   |
+-----------+--------+--------+--------+
