GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 1


   1              		.file	"gd32vf103_dma.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.dma_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	dma_deinit
  13              	dma_deinit:
  14              	.LFB2:
  15              		.file 1 "../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c"
   1:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
   2:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \file    gd32vf103_dma.c
   3:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief   DMA driver
   4:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
   5:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2019-06-05, V1.0.0, firmware for GD32VF103
   6:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2019-10-30, V1.0.1, firmware for GD32VF103
   7:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2020-08-04, V1.1.0, firmware for GD32VF103
   8:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
   9:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  10:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*
  11:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  12:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  13:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** are permitted provided that the following conditions are met:
  15:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  16:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        list of conditions and the following disclaimer.
  18:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        and/or other materials provided with the distribution.
  21:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        may be used to endorse or promote products derived from this software without 
  23:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        specific prior written permission.
  24:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  25:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  30:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** OF SUCH DAMAGE.
  35:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  36:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  37:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** #include "gd32vf103_dma.h"
  38:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  39:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  40:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  41:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /* check whether peripheral matches channels or not */
  42:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  43:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 2


  44:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  45:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      deinitialize DMA a channel registers
  46:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  47:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
  48:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  49:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
  50:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  51:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
  52:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
  53:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  54:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  55:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
  16              		.loc 1 55 1
  17              		.cfi_startproc
  18              	.LVL0:
  56:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  19              		.loc 1 56 2
  20              	.LBB46:
  21              	.LBB47:
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		DMA_WRONG_HANDLE
  58:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  59:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  60:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* disable DMA a channel */
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  62:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, (uint32_t)channelx);
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  69:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  70:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  71:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  72:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  73:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
  74:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
  75:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  76:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
  78:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* set the DMA struct with the default values */
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_addr  = 0U;
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->number       = 0U;
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  89:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  90:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  91:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      initialize DMA channel
  92:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  93:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
  94:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 3


  95:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
  96:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  97:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  98:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_addr: peripheral base address
  99:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
 100:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE
 101:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_addr: memory base address
 102:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 103:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 104:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 105:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 106:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 107:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 108:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 109:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 110:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 113:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 116:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 117:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 118:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral base address */
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 120:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 121:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure memory base address */
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 123:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 124:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure the number of remaining data to be transferred */
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 126:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 127:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral transfer width,memory transfer width and priority */
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 132:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 133:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral increasing mode */
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 136:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 138:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 139:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 140:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure memory increasing mode */
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 143:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 145:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 146:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 147:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure the direction of data transfer */
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 150:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 4


 152:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 154:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 155:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 156:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA circulation mode
 157:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 158:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 159:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 160:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 161:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 162:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 163:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 164:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 165:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 169:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 170:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 173:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 174:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 175:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA circulation mode
 176:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 177:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 178:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 179:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 180:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 181:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 182:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 183:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 184:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 188:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 189:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 192:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 193:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 194:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable memory to memory mode
 195:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 196:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 197:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 198:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 199:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 200:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 201:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 202:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 203:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 207:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 208:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 5


 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 211:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 212:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 213:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable memory to memory mode
 214:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 215:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 216:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 217:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 218:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 219:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 220:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 221:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 222:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 226:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 227:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 230:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 231:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 232:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA channel
 233:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 234:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 235:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 236:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 237:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 238:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 239:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 240:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 241:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 245:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 246:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 249:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 250:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 251:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA channel
 252:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 253:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 254:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 255:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 256:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 257:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 258:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 259:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 260:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 264:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 265:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 6


 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 268:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 269:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 270:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set DMA peripheral base address
 271:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 272:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 273:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 274:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 275:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 276:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  address: peripheral base address
 277:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 278:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 279:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 280:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 284:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 285:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 288:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 289:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 290:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set DMA memory base address
 291:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 292:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 293:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address
 294:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 295:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 296:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  address: memory base address
 297:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 298:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 299:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 300:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 304:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 305:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 308:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 309:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 310:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA
 311:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 312:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 313:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 314:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 315:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 316:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 317:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 318:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 319:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 320:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 7


 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 324:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 325:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 328:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 329:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 330:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA
 331:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 332:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 333:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 334:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 335:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 336:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 337:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 338:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 339:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 343:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 344:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 347:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 348:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 349:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure priority level of DMA channel
 350:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 351:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 352:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 353:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 354:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 355:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  priority: priority Level of this channel
 356:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 357:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 358:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 359:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 360:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 361:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 362:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 363:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 364:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 367:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 370:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 371:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 372:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 374:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 379:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 8


 380:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 381:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure transfer data size of memory
 382:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 383:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 384:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 385:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 386:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 387:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  mwidth: transfer data width of memory
 388:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 389:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 390:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 391:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 392:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 393:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 394:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 395:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 398:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 401:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 402:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 403:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 405:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 410:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 411:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 412:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure transfer data size of peripheral
 413:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 414:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 415:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 416:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 417:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 418:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 419:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 420:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 421:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 422:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 423:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 424:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 425:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 426:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_width_config (uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 429:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 432:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 433:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 434:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 436:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 9


 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 441:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 442:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 443:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable next address increasement algorithm of memory
 444:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 445:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 446:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 447:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 448:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 449:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 450:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 451:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 452:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 456:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 457:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 460:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 461:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 462:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable next address increasement algorithm of memory
 463:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 464:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 465:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 466:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 467:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 468:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 469:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 470:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 471:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 475:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 476:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 479:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 480:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 481:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 482:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 483:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 484:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 485:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 486:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 487:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 488:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 489:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 490:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 10


 494:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 495:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 498:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 499:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 500:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable next address increasement algorithm of peripheral
 501:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 502:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 503:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 504:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 505:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 506:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 507:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 508:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 509:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 513:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 514:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 517:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 518:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 519:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure the direction of data transfer on the channel
 520:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 521:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 522:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 523:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 524:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 525:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  direction: specify the direction of data transfer
 526:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 527:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 528:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 529:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 530:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 531:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 532:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 536:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 537:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 540:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 542:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 544:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 545:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 546:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check DMA flag is set or not
 547:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 548:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 549:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 550:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 11


 551:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 552:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 553:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 554:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 555:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 556:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 557:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 558:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 559:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     FlagStatus: SET or RESET
 560:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 561:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     FlagStatus reval;
 564:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx)){
 566:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 567:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 568:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = RESET;
 569:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 570:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     return reval;
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 573:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 574:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 575:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      clear DMA a channel flag
 576:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 577:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 578:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 579:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 580:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 581:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 582:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 583:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 584:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 585:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 586:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 587:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 588:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 589:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 590:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, (uint32_t)channelx);
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 594:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 595:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 596:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not
 597:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 598:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 599:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 600:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 601:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 602:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 603:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 604:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 605:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 606:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 607:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 12


 608:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     FlagStatus: SET or RESET
 609:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 610:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 613:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	switch(flag){
 615:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_FTF:
 616:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the full transfer finish interrupt flag is set and enabled */
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx);
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 620:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_HTF:
 621:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the half transfer finish interrupt flag is set and enabled */
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx);
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 625:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_ERR:
 626:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the error interrupt flag is set and enabled */
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, (uint32_t)channelx);
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 630:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		default:
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			DMA_WRONG_HANDLE
 632:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 633:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 634:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* when the interrupt flag is set and enabled, return SET */
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	if(interrupt_flag && interrupt_enable){
 636:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 637:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}else{
 638:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return RESET;
 639:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 641:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 642:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 643:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      clear DMA a channel flag
 644:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 645:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 646:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 647:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 648:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 649:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 650:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 651:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 652:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 653:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 654:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 655:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 656:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 657:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 658:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 659:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 660:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, (uint32_t)channelx);
 661:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 662:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 663:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 664:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA interrupt
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 13


 665:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 666:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 667:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 668:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 669:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 670:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  source: specify which interrupt to enbale
 671:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 one or more parameters can be selected which are shown as below
 672:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 673:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 674:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 675:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 676:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 677:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 678:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 682:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 683:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 686:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 687:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 688:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA interrupt
 689:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 690:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 691:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 692:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 693:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 694:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  source: specify which interrupt to disbale
 695:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 one or more parameters can be selected which are shown as below
 696:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 697:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 698:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 699:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 700:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 701:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 702:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 706:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 707:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 710:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 711:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 712:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check whether peripheral and channels match
 713:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 714:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 715:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 716:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 717:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_CHx(x=0..6)
 718:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 719:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 720:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 721:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 14


 722:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ErrStatus val = SUCCESS;
  22              		.loc 1 723 5
 724:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA1 == dma_periph){
  23              		.loc 1 725 5
  24              		.loc 1 725 7 is_stmt 0
  25 0000 B7070240 		li	a5,1073872896
  26 0004 93870740 		addi	a5,a5,1024
  27 0008 6316F500 		bne	a0,a5,.L2
 726:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 727:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         if(channelx > DMA_CH4){
  28              		.loc 1 727 9 is_stmt 1
  29              		.loc 1 727 11 is_stmt 0
  30 000c 9147     		li	a5,4
  31 000e 63F3B700 		bleu	a1,a5,.L2
  32              	.L3:
  33              	.LBE47:
  34              	.LBE46:
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  35              		.loc 1 57 3 is_stmt 1 discriminator 1
  57:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  36              		.loc 1 57 3 discriminator 1
  37 0012 01A0     		j	.L3
  38              	.L2:
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  39              		.loc 1 61 2
  61:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  40              		.loc 1 61 34 is_stmt 0
  41 0014 D147     		li	a5,20
  42 0016 B387F502 		mul	a5,a1,a5
  43 001a AA97     		add	a5,a5,a0
  44 001c 9847     		lw	a4,8(a5)
  45 001e 799B     		andi	a4,a4,-2
  46 0020 98C7     		sw	a4,8(a5)
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  47              		.loc 1 63 2 is_stmt 1
  63:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  48              		.loc 1 63 34 is_stmt 0
  49 0022 23A40700 		sw	zero,8(a5)
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  50              		.loc 1 64 2 is_stmt 1
  64:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  51              		.loc 1 64 34 is_stmt 0
  52 0026 23A60700 		sw	zero,12(a5)
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  53              		.loc 1 65 2 is_stmt 1
  65:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  54              		.loc 1 65 36 is_stmt 0
  55 002a 23A80700 		sw	zero,16(a5)
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, (uint32_t)channelx);
  56              		.loc 1 66 2 is_stmt 1
  66:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, (uint32_t)channelx);
  57              		.loc 1 66 36 is_stmt 0
  58 002e 23AA0700 		sw	zero,20(a5)
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  59              		.loc 1 67 2 is_stmt 1
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 15


  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  60              		.loc 1 67 23 is_stmt 0
  61 0032 5841     		lw	a4,4(a0)
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  62              		.loc 1 67 26
  63 0034 93972500 		slli	a5,a1,2
  64 0038 BD45     		li	a1,15
  65              	.LVL1:
  66 003a B395F500 		sll	a1,a1,a5
  67:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  67              		.loc 1 67 23
  68 003e D98D     		or	a1,a1,a4
  69 0040 4CC1     		sw	a1,4(a0)
  68:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  70              		.loc 1 68 1
  71 0042 8280     		ret
  72              		.cfi_endproc
  73              	.LFE2:
  75              		.section	.text.dma_struct_para_init,"ax",@progbits
  76              		.align	1
  77              		.globl	dma_struct_para_init
  79              	dma_struct_para_init:
  80              	.LFB3:
  77:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* set the DMA struct with the default values */
  81              		.loc 1 77 1 is_stmt 1
  82              		.cfi_startproc
  83              	.LVL2:
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  84              		.loc 1 79 5
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  85              		.loc 1 80 5
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
  86              		.loc 1 81 5
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
  87              		.loc 1 82 5
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  88              		.loc 1 83 5
  84:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->number       = 0U;
  89              		.loc 1 84 5
  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  90              		.loc 1 85 5
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  91              		.loc 1 86 5
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  92              		.loc 1 87 5
  79:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  93              		.loc 1 79 31 is_stmt 0
  94 0000 23200500 		sw	zero,0(a0)
  80:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  95              		.loc 1 80 31
  96 0004 23220500 		sw	zero,4(a0)
  82:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
  97              		.loc 1 82 31
  98 0008 23240500 		sw	zero,8(a0)
  83:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  99              		.loc 1 83 31
 100 000c 23260500 		sw	zero,12(a0)
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 16


  85:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 101              		.loc 1 85 31
 102 0010 23280500 		sw	zero,16(a0)
  87:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 103              		.loc 1 87 31
 104 0014 232A0500 		sw	zero,20(a0)
  81:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
 105              		.loc 1 81 31
 106 0018 231C0500 		sh	zero,24(a0)
  86:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 107              		.loc 1 86 31
 108 001c 230D0500 		sb	zero,26(a0)
  88:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 109              		.loc 1 88 1
 110 0020 8280     		ret
 111              		.cfi_endproc
 112              	.LFE3:
 114              		.section	.text.dma_init,"ax",@progbits
 115              		.align	1
 116              		.globl	dma_init
 118              	dma_init:
 119              	.LFB4:
 111:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 120              		.loc 1 111 1 is_stmt 1
 121              		.cfi_startproc
 122              	.LVL3:
 112:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 123              		.loc 1 112 5
 114:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 124              		.loc 1 114 5
 125              	.LBB48:
 126              	.LBB49:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 127              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 128              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 129              		.loc 1 725 7 is_stmt 0
 130 0000 B7070240 		li	a5,1073872896
 131 0004 93870740 		addi	a5,a5,1024
 132 0008 6316F500 		bne	a0,a5,.L6
 133              		.loc 1 727 9 is_stmt 1
 134              		.loc 1 727 11 is_stmt 0
 135 000c 9147     		li	a5,4
 136 000e 63F3B700 		bleu	a1,a5,.L6
 137              	.L7:
 138              	.LBE49:
 139              	.LBE48:
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 140              		.loc 1 115 9 is_stmt 1 discriminator 1
 115:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 141              		.loc 1 115 9 discriminator 1
 142 0012 01A0     		j	.L7
 143              	.L6:
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 144              		.loc 1 119 5
 145 0014 D147     		li	a5,20
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 17


 146 0016 B385F502 		mul	a1,a1,a5
 147              	.LVL4:
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 148              		.loc 1 119 52 is_stmt 0
 149 001a 1C42     		lw	a5,0(a2)
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 150              		.loc 1 129 9
 151 001c 7177     		li	a4,-16384
 152 001e 1307F70F 		addi	a4,a4,255
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 153              		.loc 1 119 5
 154 0022 2E95     		add	a0,a1,a0
 155              	.LVL5:
 119:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 156              		.loc 1 119 39
 157 0024 1CC9     		sw	a5,16(a0)
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 158              		.loc 1 122 5 is_stmt 1
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 159              		.loc 1 122 52 is_stmt 0
 160 0026 1C46     		lw	a5,8(a2)
 122:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 161              		.loc 1 122 39
 162 0028 5CC9     		sw	a5,20(a0)
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 163              		.loc 1 125 5 is_stmt 1
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 164              		.loc 1 125 60 is_stmt 0
 165 002a 83570601 		lhu	a5,16(a2)
 125:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 166              		.loc 1 125 37
 167 002e 5CC5     		sw	a5,12(a0)
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 168              		.loc 1 128 5 is_stmt 1
 128:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 169              		.loc 1 128 9 is_stmt 0
 170 0030 1C45     		lw	a5,8(a0)
 171              	.LVL6:
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 172              		.loc 1 129 5 is_stmt 1
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 173              		.loc 1 130 39 is_stmt 0
 174 0032 5446     		lw	a3,12(a2)
 129:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 175              		.loc 1 129 9
 176 0034 7D8F     		and	a4,a5,a4
 177              	.LVL7:
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 178              		.loc 1 130 5 is_stmt 1
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 179              		.loc 1 130 39 is_stmt 0
 180 0036 5C42     		lw	a5,4(a2)
 181 0038 D58F     		or	a5,a5,a3
 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 182              		.loc 1 130 67
 183 003a 544A     		lw	a3,20(a2)
 184 003c D58F     		or	a5,a5,a3
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 18


 130:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 185              		.loc 1 130 9
 186 003e D98F     		or	a5,a5,a4
 187              	.LVL8:
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 188              		.loc 1 131 5 is_stmt 1
 131:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 189              		.loc 1 131 37 is_stmt 0
 190 0040 1CC5     		sw	a5,8(a0)
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 191              		.loc 1 134 5 is_stmt 1
 134:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 192              		.loc 1 134 7 is_stmt 0
 193 0042 03478601 		lbu	a4,24(a2)
 194 0046 8547     		li	a5,1
 195              	.LVL9:
 196 0048 6316F702 		bne	a4,a5,.L8
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 197              		.loc 1 135 9 is_stmt 1
 135:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 198              		.loc 1 135 41 is_stmt 0
 199 004c 1C45     		lw	a5,8(a0)
 200 004e 93E70704 		ori	a5,a5,64
 201              	.L14:
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 202              		.loc 1 137 41
 203 0052 1CC5     		sw	a5,8(a0)
 204              	.LVL10:
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 205              		.loc 1 141 5 is_stmt 1
 141:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 206              		.loc 1 141 7 is_stmt 0
 207 0054 03479601 		lbu	a4,25(a2)
 208 0058 8547     		li	a5,1
 209 005a 6311F702 		bne	a4,a5,.L10
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 210              		.loc 1 142 9 is_stmt 1
 142:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 211              		.loc 1 142 41 is_stmt 0
 212 005e 1C45     		lw	a5,8(a0)
 213 0060 93E70708 		ori	a5,a5,128
 214              	.L15:
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 215              		.loc 1 144 41
 216 0064 1CC5     		sw	a5,8(a0)
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 217              		.loc 1 148 5 is_stmt 1
 148:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 218              		.loc 1 148 7 is_stmt 0
 219 0066 8347A601 		lbu	a5,26(a2)
 220 006a 89EF     		bne	a5,zero,.L12
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 221              		.loc 1 149 9 is_stmt 1
 149:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 222              		.loc 1 149 41 is_stmt 0
 223 006c 1C45     		lw	a5,8(a0)
 224 006e BD9B     		andi	a5,a5,-17
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 19


 225              	.L16:
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 226              		.loc 1 151 41
 227 0070 1CC5     		sw	a5,8(a0)
 153:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 228              		.loc 1 153 1
 229 0072 8280     		ret
 230              	.LVL11:
 231              	.L8:
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 232              		.loc 1 137 9 is_stmt 1
 137:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 233              		.loc 1 137 41 is_stmt 0
 234 0074 1C45     		lw	a5,8(a0)
 235 0076 93F7F7FB 		andi	a5,a5,-65
 236 007a E1BF     		j	.L14
 237              	.LVL12:
 238              	.L10:
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 239              		.loc 1 144 9 is_stmt 1
 144:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 240              		.loc 1 144 41 is_stmt 0
 241 007c 1C45     		lw	a5,8(a0)
 242 007e 93F7F7F7 		andi	a5,a5,-129
 243 0082 CDB7     		j	.L15
 244              	.L12:
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 245              		.loc 1 151 9 is_stmt 1
 151:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 246              		.loc 1 151 41 is_stmt 0
 247 0084 1C45     		lw	a5,8(a0)
 248 0086 93E70701 		ori	a5,a5,16
 249 008a DDB7     		j	.L16
 250              		.cfi_endproc
 251              	.LFE4:
 253              		.section	.text.dma_circulation_enable,"ax",@progbits
 254              		.align	1
 255              		.globl	dma_circulation_enable
 257              	dma_circulation_enable:
 258              	.LFB5:
 166:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 259              		.loc 1 166 1 is_stmt 1
 260              		.cfi_startproc
 261              	.LVL13:
 167:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 262              		.loc 1 167 5
 263              	.LBB50:
 264              	.LBB51:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 265              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 266              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 267              		.loc 1 725 7 is_stmt 0
 268 0000 B7070240 		li	a5,1073872896
 269 0004 93870740 		addi	a5,a5,1024
 270 0008 6316F500 		bne	a0,a5,.L18
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 20


 271              		.loc 1 727 9 is_stmt 1
 272              		.loc 1 727 11 is_stmt 0
 273 000c 9147     		li	a5,4
 274 000e 63F3B700 		bleu	a1,a5,.L18
 275              	.L19:
 276              	.LBE51:
 277              	.LBE50:
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 278              		.loc 1 168 9 is_stmt 1 discriminator 1
 168:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 279              		.loc 1 168 9 discriminator 1
 280 0012 01A0     		j	.L19
 281              	.L18:
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 282              		.loc 1 171 5
 171:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 283              		.loc 1 171 37 is_stmt 0
 284 0014 D147     		li	a5,20
 285 0016 B385F502 		mul	a1,a1,a5
 286              	.LVL14:
 287 001a 2E95     		add	a0,a1,a0
 288              	.LVL15:
 289 001c 1C45     		lw	a5,8(a0)
 290 001e 93E70702 		ori	a5,a5,32
 291 0022 1CC5     		sw	a5,8(a0)
 172:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 292              		.loc 1 172 1
 293 0024 8280     		ret
 294              		.cfi_endproc
 295              	.LFE5:
 297              		.section	.text.dma_circulation_disable,"ax",@progbits
 298              		.align	1
 299              		.globl	dma_circulation_disable
 301              	dma_circulation_disable:
 302              	.LFB6:
 185:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 303              		.loc 1 185 1 is_stmt 1
 304              		.cfi_startproc
 305              	.LVL16:
 186:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 306              		.loc 1 186 5
 307              	.LBB52:
 308              	.LBB53:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 309              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 310              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 311              		.loc 1 725 7 is_stmt 0
 312 0000 B7070240 		li	a5,1073872896
 313 0004 93870740 		addi	a5,a5,1024
 314 0008 6316F500 		bne	a0,a5,.L21
 315              		.loc 1 727 9 is_stmt 1
 316              		.loc 1 727 11 is_stmt 0
 317 000c 9147     		li	a5,4
 318 000e 63F3B700 		bleu	a1,a5,.L21
 319              	.L22:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 21


 320              	.LBE53:
 321              	.LBE52:
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 322              		.loc 1 187 9 is_stmt 1 discriminator 1
 187:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 323              		.loc 1 187 9 discriminator 1
 324 0012 01A0     		j	.L22
 325              	.L21:
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 326              		.loc 1 190 5
 190:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 327              		.loc 1 190 37 is_stmt 0
 328 0014 D147     		li	a5,20
 329 0016 B385F502 		mul	a1,a1,a5
 330              	.LVL17:
 331 001a 2E95     		add	a0,a1,a0
 332              	.LVL18:
 333 001c 1C45     		lw	a5,8(a0)
 334 001e 93F7F7FD 		andi	a5,a5,-33
 335 0022 1CC5     		sw	a5,8(a0)
 191:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 336              		.loc 1 191 1
 337 0024 8280     		ret
 338              		.cfi_endproc
 339              	.LFE6:
 341              		.section	.text.dma_memory_to_memory_enable,"ax",@progbits
 342              		.align	1
 343              		.globl	dma_memory_to_memory_enable
 345              	dma_memory_to_memory_enable:
 346              	.LFB7:
 204:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 347              		.loc 1 204 1 is_stmt 1
 348              		.cfi_startproc
 349              	.LVL19:
 205:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 350              		.loc 1 205 5
 351              	.LBB54:
 352              	.LBB55:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 353              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 354              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 355              		.loc 1 725 7 is_stmt 0
 356 0000 B7070240 		li	a5,1073872896
 357 0004 93870740 		addi	a5,a5,1024
 358 0008 6316F500 		bne	a0,a5,.L24
 359              		.loc 1 727 9 is_stmt 1
 360              		.loc 1 727 11 is_stmt 0
 361 000c 9147     		li	a5,4
 362 000e 63F3B700 		bleu	a1,a5,.L24
 363              	.L25:
 364              	.LBE55:
 365              	.LBE54:
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 366              		.loc 1 206 9 is_stmt 1 discriminator 1
 206:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 22


 367              		.loc 1 206 9 discriminator 1
 368 0012 01A0     		j	.L25
 369              	.L24:
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 370              		.loc 1 209 5
 209:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 371              		.loc 1 209 37 is_stmt 0
 372 0014 D147     		li	a5,20
 373 0016 B385F502 		mul	a1,a1,a5
 374              	.LVL20:
 375 001a 1167     		li	a4,16384
 376 001c 2E95     		add	a0,a1,a0
 377              	.LVL21:
 378 001e 1C45     		lw	a5,8(a0)
 379 0020 D98F     		or	a5,a5,a4
 380 0022 1CC5     		sw	a5,8(a0)
 210:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 381              		.loc 1 210 1
 382 0024 8280     		ret
 383              		.cfi_endproc
 384              	.LFE7:
 386              		.section	.text.dma_memory_to_memory_disable,"ax",@progbits
 387              		.align	1
 388              		.globl	dma_memory_to_memory_disable
 390              	dma_memory_to_memory_disable:
 391              	.LFB8:
 223:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 392              		.loc 1 223 1 is_stmt 1
 393              		.cfi_startproc
 394              	.LVL22:
 224:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 395              		.loc 1 224 5
 396              	.LBB56:
 397              	.LBB57:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 398              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 399              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 400              		.loc 1 725 7 is_stmt 0
 401 0000 B7070240 		li	a5,1073872896
 402 0004 93870740 		addi	a5,a5,1024
 403 0008 6316F500 		bne	a0,a5,.L27
 404              		.loc 1 727 9 is_stmt 1
 405              		.loc 1 727 11 is_stmt 0
 406 000c 9147     		li	a5,4
 407 000e 63F3B700 		bleu	a1,a5,.L27
 408              	.L28:
 409              	.LBE57:
 410              	.LBE56:
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 411              		.loc 1 225 9 is_stmt 1 discriminator 1
 225:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 412              		.loc 1 225 9 discriminator 1
 413 0012 01A0     		j	.L28
 414              	.L27:
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 23


 415              		.loc 1 228 5
 228:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 416              		.loc 1 228 37 is_stmt 0
 417 0014 D147     		li	a5,20
 418 0016 B385F502 		mul	a1,a1,a5
 419              	.LVL23:
 420 001a 7177     		li	a4,-16384
 421 001c 7D17     		addi	a4,a4,-1
 422 001e 2E95     		add	a0,a1,a0
 423              	.LVL24:
 424 0020 1C45     		lw	a5,8(a0)
 425 0022 F98F     		and	a5,a5,a4
 426 0024 1CC5     		sw	a5,8(a0)
 229:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 427              		.loc 1 229 1
 428 0026 8280     		ret
 429              		.cfi_endproc
 430              	.LFE8:
 432              		.section	.text.dma_channel_enable,"ax",@progbits
 433              		.align	1
 434              		.globl	dma_channel_enable
 436              	dma_channel_enable:
 437              	.LFB9:
 242:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 438              		.loc 1 242 1 is_stmt 1
 439              		.cfi_startproc
 440              	.LVL25:
 243:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 441              		.loc 1 243 5
 442              	.LBB58:
 443              	.LBB59:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 444              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 445              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 446              		.loc 1 725 7 is_stmt 0
 447 0000 B7070240 		li	a5,1073872896
 448 0004 93870740 		addi	a5,a5,1024
 449 0008 6316F500 		bne	a0,a5,.L30
 450              		.loc 1 727 9 is_stmt 1
 451              		.loc 1 727 11 is_stmt 0
 452 000c 9147     		li	a5,4
 453 000e 63F3B700 		bleu	a1,a5,.L30
 454              	.L31:
 455              	.LBE59:
 456              	.LBE58:
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 457              		.loc 1 244 9 is_stmt 1 discriminator 1
 244:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 458              		.loc 1 244 9 discriminator 1
 459 0012 01A0     		j	.L31
 460              	.L30:
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 461              		.loc 1 247 5
 247:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 462              		.loc 1 247 37 is_stmt 0
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 24


 463 0014 D147     		li	a5,20
 464 0016 B385F502 		mul	a1,a1,a5
 465              	.LVL26:
 466 001a 2E95     		add	a0,a1,a0
 467              	.LVL27:
 468 001c 1C45     		lw	a5,8(a0)
 469 001e 93E71700 		ori	a5,a5,1
 470 0022 1CC5     		sw	a5,8(a0)
 248:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 471              		.loc 1 248 1
 472 0024 8280     		ret
 473              		.cfi_endproc
 474              	.LFE9:
 476              		.section	.text.dma_channel_disable,"ax",@progbits
 477              		.align	1
 478              		.globl	dma_channel_disable
 480              	dma_channel_disable:
 481              	.LFB10:
 261:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 482              		.loc 1 261 1 is_stmt 1
 483              		.cfi_startproc
 484              	.LVL28:
 262:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 485              		.loc 1 262 5
 486              	.LBB60:
 487              	.LBB61:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 488              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 489              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 490              		.loc 1 725 7 is_stmt 0
 491 0000 B7070240 		li	a5,1073872896
 492 0004 93870740 		addi	a5,a5,1024
 493 0008 6316F500 		bne	a0,a5,.L33
 494              		.loc 1 727 9 is_stmt 1
 495              		.loc 1 727 11 is_stmt 0
 496 000c 9147     		li	a5,4
 497 000e 63F3B700 		bleu	a1,a5,.L33
 498              	.L34:
 499              	.LBE61:
 500              	.LBE60:
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 501              		.loc 1 263 9 is_stmt 1 discriminator 1
 263:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 502              		.loc 1 263 9 discriminator 1
 503 0012 01A0     		j	.L34
 504              	.L33:
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 505              		.loc 1 266 5
 266:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 506              		.loc 1 266 37 is_stmt 0
 507 0014 D147     		li	a5,20
 508 0016 B385F502 		mul	a1,a1,a5
 509              	.LVL29:
 510 001a 2E95     		add	a0,a1,a0
 511              	.LVL30:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 25


 512 001c 1C45     		lw	a5,8(a0)
 513 001e F99B     		andi	a5,a5,-2
 514 0020 1CC5     		sw	a5,8(a0)
 267:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 515              		.loc 1 267 1
 516 0022 8280     		ret
 517              		.cfi_endproc
 518              	.LFE10:
 520              		.section	.text.dma_periph_address_config,"ax",@progbits
 521              		.align	1
 522              		.globl	dma_periph_address_config
 524              	dma_periph_address_config:
 525              	.LFB11:
 281:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 526              		.loc 1 281 1 is_stmt 1
 527              		.cfi_startproc
 528              	.LVL31:
 282:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 529              		.loc 1 282 5
 530              	.LBB62:
 531              	.LBB63:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 532              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 533              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 534              		.loc 1 725 7 is_stmt 0
 535 0000 B7070240 		li	a5,1073872896
 536 0004 93870740 		addi	a5,a5,1024
 537 0008 6316F500 		bne	a0,a5,.L36
 538              		.loc 1 727 9 is_stmt 1
 539              		.loc 1 727 11 is_stmt 0
 540 000c 9147     		li	a5,4
 541 000e 63F3B700 		bleu	a1,a5,.L36
 542              	.L37:
 543              	.LBE63:
 544              	.LBE62:
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 545              		.loc 1 283 9 is_stmt 1 discriminator 1
 283:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 546              		.loc 1 283 9 discriminator 1
 547 0012 01A0     		j	.L37
 548              	.L36:
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 549              		.loc 1 286 5
 550 0014 D147     		li	a5,20
 551 0016 B385F502 		mul	a1,a1,a5
 552              	.LVL32:
 553 001a AA95     		add	a1,a1,a0
 286:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 554              		.loc 1 286 39 is_stmt 0
 555 001c 90C9     		sw	a2,16(a1)
 287:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 556              		.loc 1 287 1
 557 001e 8280     		ret
 558              		.cfi_endproc
 559              	.LFE11:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 26


 561              		.section	.text.dma_memory_address_config,"ax",@progbits
 562              		.align	1
 563              		.globl	dma_memory_address_config
 565              	dma_memory_address_config:
 566              	.LFB12:
 301:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 567              		.loc 1 301 1 is_stmt 1
 568              		.cfi_startproc
 569              	.LVL33:
 302:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 570              		.loc 1 302 5
 571              	.LBB64:
 572              	.LBB65:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 573              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 574              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 575              		.loc 1 725 7 is_stmt 0
 576 0000 B7070240 		li	a5,1073872896
 577 0004 93870740 		addi	a5,a5,1024
 578 0008 6316F500 		bne	a0,a5,.L39
 579              		.loc 1 727 9 is_stmt 1
 580              		.loc 1 727 11 is_stmt 0
 581 000c 9147     		li	a5,4
 582 000e 63F3B700 		bleu	a1,a5,.L39
 583              	.L40:
 584              	.LBE65:
 585              	.LBE64:
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 586              		.loc 1 303 9 is_stmt 1 discriminator 1
 303:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 587              		.loc 1 303 9 discriminator 1
 588 0012 01A0     		j	.L40
 589              	.L39:
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 590              		.loc 1 306 5
 591 0014 D147     		li	a5,20
 592 0016 B385F502 		mul	a1,a1,a5
 593              	.LVL34:
 594 001a AA95     		add	a1,a1,a0
 306:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 595              		.loc 1 306 39 is_stmt 0
 596 001c D0C9     		sw	a2,20(a1)
 307:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 597              		.loc 1 307 1
 598 001e 8280     		ret
 599              		.cfi_endproc
 600              	.LFE12:
 602              		.section	.text.dma_transfer_number_config,"ax",@progbits
 603              		.align	1
 604              		.globl	dma_transfer_number_config
 606              	dma_transfer_number_config:
 607              	.LFB13:
 321:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 608              		.loc 1 321 1 is_stmt 1
 609              		.cfi_startproc
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 27


 610              	.LVL35:
 322:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 611              		.loc 1 322 5
 612              	.LBB66:
 613              	.LBB67:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 614              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 615              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 616              		.loc 1 725 7 is_stmt 0
 617 0000 B7070240 		li	a5,1073872896
 618 0004 93870740 		addi	a5,a5,1024
 619 0008 6316F500 		bne	a0,a5,.L42
 620              		.loc 1 727 9 is_stmt 1
 621              		.loc 1 727 11 is_stmt 0
 622 000c 9147     		li	a5,4
 623 000e 63F3B700 		bleu	a1,a5,.L42
 624              	.L43:
 625              	.LBE67:
 626              	.LBE66:
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 627              		.loc 1 323 9 is_stmt 1 discriminator 1
 323:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 628              		.loc 1 323 9 discriminator 1
 629 0012 01A0     		j	.L43
 630              	.L42:
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 631              		.loc 1 326 5
 632 0014 D147     		li	a5,20
 633 0016 B385F502 		mul	a1,a1,a5
 634              	.LVL36:
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 635              		.loc 1 326 47 is_stmt 0
 636 001a 4206     		slli	a2,a2,16
 637              	.LVL37:
 638 001c 4182     		srli	a2,a2,16
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 639              		.loc 1 326 5
 640 001e AA95     		add	a1,a1,a0
 326:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 641              		.loc 1 326 37
 642 0020 D0C5     		sw	a2,12(a1)
 327:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 643              		.loc 1 327 1
 644 0022 8280     		ret
 645              		.cfi_endproc
 646              	.LFE13:
 648              		.section	.text.dma_transfer_number_get,"ax",@progbits
 649              		.align	1
 650              		.globl	dma_transfer_number_get
 652              	dma_transfer_number_get:
 653              	.LFB14:
 340:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 654              		.loc 1 340 1 is_stmt 1
 655              		.cfi_startproc
 656              	.LVL38:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 28


 341:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 657              		.loc 1 341 5
 658              	.LBB68:
 659              	.LBB69:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 660              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 661              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 662              		.loc 1 725 7 is_stmt 0
 663 0000 B7070240 		li	a5,1073872896
 664 0004 93870740 		addi	a5,a5,1024
 665 0008 6316F500 		bne	a0,a5,.L45
 666              		.loc 1 727 9 is_stmt 1
 667              		.loc 1 727 11 is_stmt 0
 668 000c 9147     		li	a5,4
 669 000e 63F3B700 		bleu	a1,a5,.L45
 670              	.L46:
 671              	.LBE69:
 672              	.LBE68:
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 673              		.loc 1 342 9 is_stmt 1 discriminator 1
 342:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 674              		.loc 1 342 9 discriminator 1
 675 0012 01A0     		j	.L46
 676              	.L45:
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 677              		.loc 1 345 5
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 678              		.loc 1 345 22 is_stmt 0
 679 0014 D147     		li	a5,20
 680 0016 B385F502 		mul	a1,a1,a5
 681              	.LVL39:
 682 001a AA95     		add	a1,a1,a0
 345:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 683              		.loc 1 345 12
 684 001c C845     		lw	a0,12(a1)
 685              	.LVL40:
 346:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 686              		.loc 1 346 1
 687 001e 8280     		ret
 688              		.cfi_endproc
 689              	.LFE14:
 691              		.section	.text.dma_priority_config,"ax",@progbits
 692              		.align	1
 693              		.globl	dma_priority_config
 695              	dma_priority_config:
 696              	.LFB15:
 365:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 697              		.loc 1 365 1 is_stmt 1
 698              		.cfi_startproc
 699              	.LVL41:
 366:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 700              		.loc 1 366 5
 368:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 701              		.loc 1 368 5
 702              	.LBB70:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 29


 703              	.LBB71:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 704              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 705              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 706              		.loc 1 725 7 is_stmt 0
 707 0000 37070240 		li	a4,1073872896
 708 0004 13070740 		addi	a4,a4,1024
 709 0008 6316E500 		bne	a0,a4,.L48
 710              		.loc 1 727 9 is_stmt 1
 711              		.loc 1 727 11 is_stmt 0
 712 000c 9147     		li	a5,4
 713 000e 63F3B700 		bleu	a1,a5,.L48
 714              	.L49:
 715              	.LBE71:
 716              	.LBE70:
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 717              		.loc 1 369 9 is_stmt 1 discriminator 1
 369:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 718              		.loc 1 369 9 discriminator 1
 719 0012 01A0     		j	.L49
 720              	.L48:
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 721              		.loc 1 373 5
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 722              		.loc 1 373 11 is_stmt 0
 723 0014 D147     		li	a5,20
 724 0016 B385F502 		mul	a1,a1,a5
 725              	.LVL42:
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 726              		.loc 1 375 9
 727 001a 7577     		li	a4,-12288
 728 001c 7D17     		addi	a4,a4,-1
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 729              		.loc 1 373 11
 730 001e 2E95     		add	a0,a1,a0
 731              	.LVL43:
 373:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 732              		.loc 1 373 9
 733 0020 1C45     		lw	a5,8(a0)
 734              	.LVL44:
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 735              		.loc 1 375 5 is_stmt 1
 375:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 736              		.loc 1 375 9 is_stmt 0
 737 0022 F98F     		and	a5,a5,a4
 738              	.LVL45:
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 739              		.loc 1 376 5 is_stmt 1
 376:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 740              		.loc 1 376 9 is_stmt 0
 741 0024 D18F     		or	a5,a5,a2
 742              	.LVL46:
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 743              		.loc 1 377 5 is_stmt 1
 377:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 30


 744              		.loc 1 377 37 is_stmt 0
 745 0026 1CC5     		sw	a5,8(a0)
 378:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 746              		.loc 1 378 1
 747 0028 8280     		ret
 748              		.cfi_endproc
 749              	.LFE15:
 751              		.section	.text.dma_memory_width_config,"ax",@progbits
 752              		.align	1
 753              		.globl	dma_memory_width_config
 755              	dma_memory_width_config:
 756              	.LFB16:
 396:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 757              		.loc 1 396 1 is_stmt 1
 758              		.cfi_startproc
 759              	.LVL47:
 397:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 760              		.loc 1 397 5
 399:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 761              		.loc 1 399 5
 762              	.LBB72:
 763              	.LBB73:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 764              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 765              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 766              		.loc 1 725 7 is_stmt 0
 767 0000 37070240 		li	a4,1073872896
 768 0004 13070740 		addi	a4,a4,1024
 769 0008 6316E500 		bne	a0,a4,.L51
 770              		.loc 1 727 9 is_stmt 1
 771              		.loc 1 727 11 is_stmt 0
 772 000c 9147     		li	a5,4
 773 000e 63F3B700 		bleu	a1,a5,.L51
 774              	.L52:
 775              	.LBE73:
 776              	.LBE72:
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 777              		.loc 1 400 9 is_stmt 1 discriminator 1
 400:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 778              		.loc 1 400 9 discriminator 1
 779 0012 01A0     		j	.L52
 780              	.L51:
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 781              		.loc 1 404 5
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 782              		.loc 1 404 11 is_stmt 0
 783 0014 D147     		li	a5,20
 784 0016 B385F502 		mul	a1,a1,a5
 785              	.LVL48:
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 786              		.loc 1 406 9
 787 001a 7D77     		li	a4,-4096
 788 001c 1307F73F 		addi	a4,a4,1023
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 789              		.loc 1 404 11
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 31


 790 0020 2E95     		add	a0,a1,a0
 791              	.LVL49:
 404:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 792              		.loc 1 404 9
 793 0022 1C45     		lw	a5,8(a0)
 794              	.LVL50:
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 795              		.loc 1 406 5 is_stmt 1
 406:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 796              		.loc 1 406 9 is_stmt 0
 797 0024 F98F     		and	a5,a5,a4
 798              	.LVL51:
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 799              		.loc 1 407 5 is_stmt 1
 407:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 800              		.loc 1 407 9 is_stmt 0
 801 0026 D18F     		or	a5,a5,a2
 802              	.LVL52:
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 803              		.loc 1 408 5 is_stmt 1
 408:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 804              		.loc 1 408 37 is_stmt 0
 805 0028 1CC5     		sw	a5,8(a0)
 409:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 806              		.loc 1 409 1
 807 002a 8280     		ret
 808              		.cfi_endproc
 809              	.LFE16:
 811              		.section	.text.dma_periph_width_config,"ax",@progbits
 812              		.align	1
 813              		.globl	dma_periph_width_config
 815              	dma_periph_width_config:
 816              	.LFB17:
 427:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 817              		.loc 1 427 1 is_stmt 1
 818              		.cfi_startproc
 819              	.LVL53:
 428:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 820              		.loc 1 428 5
 430:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 821              		.loc 1 430 5
 822              	.LBB74:
 823              	.LBB75:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 824              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 825              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 826              		.loc 1 725 7 is_stmt 0
 827 0000 37070240 		li	a4,1073872896
 828 0004 13070740 		addi	a4,a4,1024
 829 0008 6316E500 		bne	a0,a4,.L54
 830              		.loc 1 727 9 is_stmt 1
 831              		.loc 1 727 11 is_stmt 0
 832 000c 9147     		li	a5,4
 833 000e 63F3B700 		bleu	a1,a5,.L54
 834              	.L55:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 32


 835              	.LBE75:
 836              	.LBE74:
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 837              		.loc 1 431 9 is_stmt 1 discriminator 1
 431:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 838              		.loc 1 431 9 discriminator 1
 839 0012 01A0     		j	.L55
 840              	.L54:
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 841              		.loc 1 435 5
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 842              		.loc 1 435 11 is_stmt 0
 843 0014 D147     		li	a5,20
 844 0016 B385F502 		mul	a1,a1,a5
 845              	.LVL54:
 846 001a 2E95     		add	a0,a1,a0
 847              	.LVL55:
 435:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 848              		.loc 1 435 9
 849 001c 1C45     		lw	a5,8(a0)
 850              	.LVL56:
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 851              		.loc 1 437 5 is_stmt 1
 437:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 852              		.loc 1 437 9 is_stmt 0
 853 001e 93F7F7CF 		andi	a5,a5,-769
 854              	.LVL57:
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 855              		.loc 1 438 5 is_stmt 1
 438:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 856              		.loc 1 438 9 is_stmt 0
 857 0022 D18F     		or	a5,a5,a2
 858              	.LVL58:
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 859              		.loc 1 439 5 is_stmt 1
 439:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 860              		.loc 1 439 37 is_stmt 0
 861 0024 1CC5     		sw	a5,8(a0)
 440:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 862              		.loc 1 440 1
 863 0026 8280     		ret
 864              		.cfi_endproc
 865              	.LFE17:
 867              		.section	.text.dma_memory_increase_enable,"ax",@progbits
 868              		.align	1
 869              		.globl	dma_memory_increase_enable
 871              	dma_memory_increase_enable:
 872              	.LFB18:
 453:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 873              		.loc 1 453 1 is_stmt 1
 874              		.cfi_startproc
 875              	.LVL59:
 454:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 876              		.loc 1 454 5
 877              	.LBB76:
 878              	.LBB77:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 33


 879              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 880              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 881              		.loc 1 725 7 is_stmt 0
 882 0000 B7070240 		li	a5,1073872896
 883 0004 93870740 		addi	a5,a5,1024
 884 0008 6316F500 		bne	a0,a5,.L57
 885              		.loc 1 727 9 is_stmt 1
 886              		.loc 1 727 11 is_stmt 0
 887 000c 9147     		li	a5,4
 888 000e 63F3B700 		bleu	a1,a5,.L57
 889              	.L58:
 890              	.LBE77:
 891              	.LBE76:
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 892              		.loc 1 455 9 is_stmt 1 discriminator 1
 455:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 893              		.loc 1 455 9 discriminator 1
 894 0012 01A0     		j	.L58
 895              	.L57:
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 896              		.loc 1 458 5
 458:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 897              		.loc 1 458 37 is_stmt 0
 898 0014 D147     		li	a5,20
 899 0016 B385F502 		mul	a1,a1,a5
 900              	.LVL60:
 901 001a 2E95     		add	a0,a1,a0
 902              	.LVL61:
 903 001c 1C45     		lw	a5,8(a0)
 904 001e 93E70708 		ori	a5,a5,128
 905 0022 1CC5     		sw	a5,8(a0)
 459:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 906              		.loc 1 459 1
 907 0024 8280     		ret
 908              		.cfi_endproc
 909              	.LFE18:
 911              		.section	.text.dma_memory_increase_disable,"ax",@progbits
 912              		.align	1
 913              		.globl	dma_memory_increase_disable
 915              	dma_memory_increase_disable:
 916              	.LFB19:
 472:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 917              		.loc 1 472 1 is_stmt 1
 918              		.cfi_startproc
 919              	.LVL62:
 473:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 920              		.loc 1 473 5
 921              	.LBB78:
 922              	.LBB79:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 923              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 924              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 925              		.loc 1 725 7 is_stmt 0
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 34


 926 0000 B7070240 		li	a5,1073872896
 927 0004 93870740 		addi	a5,a5,1024
 928 0008 6316F500 		bne	a0,a5,.L60
 929              		.loc 1 727 9 is_stmt 1
 930              		.loc 1 727 11 is_stmt 0
 931 000c 9147     		li	a5,4
 932 000e 63F3B700 		bleu	a1,a5,.L60
 933              	.L61:
 934              	.LBE79:
 935              	.LBE78:
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 936              		.loc 1 474 9 is_stmt 1 discriminator 1
 474:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 937              		.loc 1 474 9 discriminator 1
 938 0012 01A0     		j	.L61
 939              	.L60:
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 940              		.loc 1 477 5
 477:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 941              		.loc 1 477 37 is_stmt 0
 942 0014 D147     		li	a5,20
 943 0016 B385F502 		mul	a1,a1,a5
 944              	.LVL63:
 945 001a 2E95     		add	a0,a1,a0
 946              	.LVL64:
 947 001c 1C45     		lw	a5,8(a0)
 948 001e 93F7F7F7 		andi	a5,a5,-129
 949 0022 1CC5     		sw	a5,8(a0)
 478:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 950              		.loc 1 478 1
 951 0024 8280     		ret
 952              		.cfi_endproc
 953              	.LFE19:
 955              		.section	.text.dma_periph_increase_enable,"ax",@progbits
 956              		.align	1
 957              		.globl	dma_periph_increase_enable
 959              	dma_periph_increase_enable:
 960              	.LFB20:
 491:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 961              		.loc 1 491 1 is_stmt 1
 962              		.cfi_startproc
 963              	.LVL65:
 492:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 964              		.loc 1 492 5
 965              	.LBB80:
 966              	.LBB81:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 967              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 968              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 969              		.loc 1 725 7 is_stmt 0
 970 0000 B7070240 		li	a5,1073872896
 971 0004 93870740 		addi	a5,a5,1024
 972 0008 6316F500 		bne	a0,a5,.L63
 973              		.loc 1 727 9 is_stmt 1
 974              		.loc 1 727 11 is_stmt 0
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 35


 975 000c 9147     		li	a5,4
 976 000e 63F3B700 		bleu	a1,a5,.L63
 977              	.L64:
 978              	.LBE81:
 979              	.LBE80:
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 980              		.loc 1 493 9 is_stmt 1 discriminator 1
 493:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 981              		.loc 1 493 9 discriminator 1
 982 0012 01A0     		j	.L64
 983              	.L63:
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 984              		.loc 1 496 5
 496:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 985              		.loc 1 496 37 is_stmt 0
 986 0014 D147     		li	a5,20
 987 0016 B385F502 		mul	a1,a1,a5
 988              	.LVL66:
 989 001a 2E95     		add	a0,a1,a0
 990              	.LVL67:
 991 001c 1C45     		lw	a5,8(a0)
 992 001e 93E70704 		ori	a5,a5,64
 993 0022 1CC5     		sw	a5,8(a0)
 497:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 994              		.loc 1 497 1
 995 0024 8280     		ret
 996              		.cfi_endproc
 997              	.LFE20:
 999              		.section	.text.dma_periph_increase_disable,"ax",@progbits
 1000              		.align	1
 1001              		.globl	dma_periph_increase_disable
 1003              	dma_periph_increase_disable:
 1004              	.LFB21:
 510:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1005              		.loc 1 510 1 is_stmt 1
 1006              		.cfi_startproc
 1007              	.LVL68:
 511:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1008              		.loc 1 511 5
 1009              	.LBB82:
 1010              	.LBB83:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1011              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1012              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1013              		.loc 1 725 7 is_stmt 0
 1014 0000 B7070240 		li	a5,1073872896
 1015 0004 93870740 		addi	a5,a5,1024
 1016 0008 6316F500 		bne	a0,a5,.L66
 1017              		.loc 1 727 9 is_stmt 1
 1018              		.loc 1 727 11 is_stmt 0
 1019 000c 9147     		li	a5,4
 1020 000e 63F3B700 		bleu	a1,a5,.L66
 1021              	.L67:
 1022              	.LBE83:
 1023              	.LBE82:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 36


 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1024              		.loc 1 512 9 is_stmt 1 discriminator 1
 512:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1025              		.loc 1 512 9 discriminator 1
 1026 0012 01A0     		j	.L67
 1027              	.L66:
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1028              		.loc 1 515 5
 515:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1029              		.loc 1 515 37 is_stmt 0
 1030 0014 D147     		li	a5,20
 1031 0016 B385F502 		mul	a1,a1,a5
 1032              	.LVL69:
 1033 001a 2E95     		add	a0,a1,a0
 1034              	.LVL70:
 1035 001c 1C45     		lw	a5,8(a0)
 1036 001e 93F7F7FB 		andi	a5,a5,-65
 1037 0022 1CC5     		sw	a5,8(a0)
 516:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1038              		.loc 1 516 1
 1039 0024 8280     		ret
 1040              		.cfi_endproc
 1041              	.LFE21:
 1043              		.section	.text.dma_transfer_direction_config,"ax",@progbits
 1044              		.align	1
 1045              		.globl	dma_transfer_direction_config
 1047              	dma_transfer_direction_config:
 1048              	.LFB22:
 533:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1049              		.loc 1 533 1 is_stmt 1
 1050              		.cfi_startproc
 1051              	.LVL71:
 534:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1052              		.loc 1 534 5
 1053              	.LBB84:
 1054              	.LBB85:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1055              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1056              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1057              		.loc 1 725 7 is_stmt 0
 1058 0000 B7070240 		li	a5,1073872896
 1059 0004 93870740 		addi	a5,a5,1024
 1060 0008 6316F500 		bne	a0,a5,.L69
 1061              		.loc 1 727 9 is_stmt 1
 1062              		.loc 1 727 11 is_stmt 0
 1063 000c 9147     		li	a5,4
 1064 000e 63F3B700 		bleu	a1,a5,.L69
 1065              	.L70:
 1066              	.LBE85:
 1067              	.LBE84:
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1068              		.loc 1 535 9 is_stmt 1 discriminator 1
 535:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1069              		.loc 1 535 9 discriminator 1
 1070 0012 01A0     		j	.L70
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 37


 1071              	.L69:
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1072              		.loc 1 538 5
 1073 0014 D147     		li	a5,20
 1074 0016 B385F502 		mul	a1,a1,a5
 1075              	.LVL72:
 1076 001a 2E95     		add	a0,a1,a0
 1077              	.LVL73:
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1078              		.loc 1 539 41 is_stmt 0
 1079 001c 1C45     		lw	a5,8(a0)
 538:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1080              		.loc 1 538 7
 1081 001e 01E6     		bne	a2,zero,.L71
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1082              		.loc 1 539 9 is_stmt 1
 539:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1083              		.loc 1 539 41 is_stmt 0
 1084 0020 BD9B     		andi	a5,a5,-17
 1085              	.L73:
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1086              		.loc 1 541 41
 1087 0022 1CC5     		sw	a5,8(a0)
 543:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1088              		.loc 1 543 1
 1089 0024 8280     		ret
 1090              	.L71:
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1091              		.loc 1 541 9 is_stmt 1
 541:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1092              		.loc 1 541 41 is_stmt 0
 1093 0026 93E70701 		ori	a5,a5,16
 1094 002a E5BF     		j	.L73
 1095              		.cfi_endproc
 1096              	.LFE22:
 1098              		.section	.text.dma_flag_get,"ax",@progbits
 1099              		.align	1
 1100              		.globl	dma_flag_get
 1102              	dma_flag_get:
 1103              	.LFB23:
 562:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     FlagStatus reval;
 1104              		.loc 1 562 1 is_stmt 1
 1105              		.cfi_startproc
 1106              	.LVL74:
 563:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1107              		.loc 1 563 5
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1108              		.loc 1 565 5
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1109              		.loc 1 565 8 is_stmt 0
 1110 0000 0841     		lw	a0,0(a0)
 1111              	.LVL75:
 571:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1112              		.loc 1 571 5 is_stmt 1
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1113              		.loc 1 565 31 is_stmt 0
 1114 0002 8A05     		slli	a1,a1,2
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 38


 1115              	.LVL76:
 1116 0004 B315B600 		sll	a1,a2,a1
 1117              	.LVL77:
 565:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1118              		.loc 1 565 29
 1119 0008 6D8D     		and	a0,a1,a0
 1120              	.LVL78:
 572:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1121              		.loc 1 572 1
 1122 000a 3335A000 		snez	a0,a0
 1123 000e 8280     		ret
 1124              		.cfi_endproc
 1125              	.LFE23:
 1127              		.section	.text.dma_flag_clear,"ax",@progbits
 1128              		.align	1
 1129              		.globl	dma_flag_clear
 1131              	dma_flag_clear:
 1132              	.LFB24:
 591:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, (uint32_t)channelx);
 1133              		.loc 1 591 1 is_stmt 1
 1134              		.cfi_startproc
 1135              	.LVL79:
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1136              		.loc 1 592 5
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1137              		.loc 1 592 26 is_stmt 0
 1138 0000 5C41     		lw	a5,4(a0)
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1139              		.loc 1 592 29
 1140 0002 8A05     		slli	a1,a1,2
 1141              	.LVL80:
 1142 0004 3316B600 		sll	a2,a2,a1
 1143              	.LVL81:
 592:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1144              		.loc 1 592 26
 1145 0008 5D8E     		or	a2,a2,a5
 1146 000a 50C1     		sw	a2,4(a0)
 593:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1147              		.loc 1 593 1
 1148 000c 8280     		ret
 1149              		.cfi_endproc
 1150              	.LFE24:
 1152              		.section	.text.dma_interrupt_flag_get,"ax",@progbits
 1153              		.align	1
 1154              		.globl	dma_interrupt_flag_get
 1156              	dma_interrupt_flag_get:
 1157              	.LFB25:
 611:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1158              		.loc 1 611 1 is_stmt 1
 1159              		.cfi_startproc
 1160              	.LVL82:
 612:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1161              		.loc 1 612 2
 614:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_FTF:
 1162              		.loc 1 614 2
 1163 0000 9147     		li	a5,4
 1164 0002 630AF602 		beq	a2,a5,.L77
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 39


 1165 0006 A147     		li	a5,8
 1166 0008 6305F604 		beq	a2,a5,.L78
 1167 000c 8947     		li	a5,2
 1168 000e 6310F606 		bne	a2,a5,.L79
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1169              		.loc 1 617 4
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1170              		.loc 1 617 21 is_stmt 0
 1171 0012 1C41     		lw	a5,0(a0)
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1172              		.loc 1 617 44
 1173 0014 13972500 		slli	a4,a1,2
 1174 0018 3316E600 		sll	a2,a2,a4
 1175              	.LVL83:
 617:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_FTFIE;
 1176              		.loc 1 617 19
 1177 001c 7D8E     		and	a2,a2,a5
 1178              	.LVL84:
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1179              		.loc 1 618 4 is_stmt 1
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1180              		.loc 1 618 23 is_stmt 0
 1181 001e D147     		li	a5,20
 1182 0020 B385F502 		mul	a1,a1,a5
 1183              	.LVL85:
 1184 0024 A105     		addi	a1,a1,8
 1185 0026 AA95     		add	a1,a1,a0
 1186 0028 9C41     		lw	a5,0(a1)
 618:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1187              		.loc 1 618 21
 1188 002a 898B     		andi	a5,a5,2
 1189              	.LVL86:
 619:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_HTF:
 1190              		.loc 1 619 4 is_stmt 1
 1191              	.L80:
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1192              		.loc 1 635 2
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1193              		.loc 1 635 4 is_stmt 0
 1194 002c 19C2     		beq	a2,zero,.L76
 635:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1195              		.loc 1 635 20 discriminator 1
 1196 002e 3336F000 		snez	a2,a5
 1197              	.LVL87:
 1198              	.L76:
 640:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1199              		.loc 1 640 1
 1200 0032 3285     		mv	a0,a2
 1201              	.LVL88:
 1202 0034 8280     		ret
 1203              	.LVL89:
 1204              	.L77:
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1205              		.loc 1 622 4 is_stmt 1
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1206              		.loc 1 622 21 is_stmt 0
 1207 0036 1C41     		lw	a5,0(a0)
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 40


 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1208              		.loc 1 622 44
 1209 0038 13972500 		slli	a4,a1,2
 1210 003c 3316E600 		sll	a2,a2,a4
 1211              	.LVL90:
 622:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_HTFIE;
 1212              		.loc 1 622 19
 1213 0040 7D8E     		and	a2,a2,a5
 1214              	.LVL91:
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1215              		.loc 1 623 4 is_stmt 1
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1216              		.loc 1 623 23 is_stmt 0
 1217 0042 D147     		li	a5,20
 1218 0044 B385F502 		mul	a1,a1,a5
 1219              	.LVL92:
 1220 0048 A105     		addi	a1,a1,8
 1221 004a AA95     		add	a1,a1,a0
 1222 004c 9C41     		lw	a5,0(a1)
 623:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1223              		.loc 1 623 21
 1224 004e 918B     		andi	a5,a5,4
 1225              	.LVL93:
 624:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_ERR:
 1226              		.loc 1 624 4 is_stmt 1
 1227 0050 F1BF     		j	.L80
 1228              	.LVL94:
 1229              	.L78:
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1230              		.loc 1 627 4
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1231              		.loc 1 627 21 is_stmt 0
 1232 0052 1C41     		lw	a5,0(a0)
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1233              		.loc 1 627 44
 1234 0054 13972500 		slli	a4,a1,2
 1235 0058 3316E600 		sll	a2,a2,a4
 1236              	.LVL95:
 627:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, (uint32_t)channelx) & DMA_CHXCTL_ERRIE;
 1237              		.loc 1 627 19
 1238 005c 7D8E     		and	a2,a2,a5
 1239              	.LVL96:
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1240              		.loc 1 628 4 is_stmt 1
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1241              		.loc 1 628 23 is_stmt 0
 1242 005e D147     		li	a5,20
 1243 0060 B385F502 		mul	a1,a1,a5
 1244              	.LVL97:
 1245 0064 A105     		addi	a1,a1,8
 1246 0066 AA95     		add	a1,a1,a0
 1247 0068 9C41     		lw	a5,0(a1)
 628:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1248              		.loc 1 628 21
 1249 006a A18B     		andi	a5,a5,8
 1250              	.LVL98:
 629:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		default:
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 41


 1251              		.loc 1 629 4 is_stmt 1
 1252 006c C1B7     		j	.L80
 1253              	.LVL99:
 1254              	.L79:
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1255              		.loc 1 631 4 discriminator 1
 631:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1256              		.loc 1 631 4 discriminator 1
 1257 006e 01A0     		j	.L79
 1258              		.cfi_endproc
 1259              	.LFE25:
 1261              		.section	.text.dma_interrupt_flag_clear,"ax",@progbits
 1262              		.align	1
 1263              		.globl	dma_interrupt_flag_clear
 1265              	dma_interrupt_flag_clear:
 1266              	.LFB31:
 1267              		.cfi_startproc
 1268 0000 17030000 		tail	dma_flag_clear
 1268      67000300 
 1269              		.cfi_endproc
 1270              	.LFE31:
 1272              		.section	.text.dma_interrupt_enable,"ax",@progbits
 1273              		.align	1
 1274              		.globl	dma_interrupt_enable
 1276              	dma_interrupt_enable:
 1277              	.LFB27:
 679:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1278              		.loc 1 679 1
 1279              		.cfi_startproc
 1280              	.LVL100:
 680:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1281              		.loc 1 680 5
 1282              	.LBB86:
 1283              	.LBB87:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1284              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1285              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1286              		.loc 1 725 7 is_stmt 0
 1287 0000 37070240 		li	a4,1073872896
 1288 0004 13070740 		addi	a4,a4,1024
 1289 0008 6316E500 		bne	a0,a4,.L88
 1290              		.loc 1 727 9 is_stmt 1
 1291              		.loc 1 727 11 is_stmt 0
 1292 000c 9147     		li	a5,4
 1293 000e 63F3B700 		bleu	a1,a5,.L88
 1294              	.L89:
 1295              	.LBE87:
 1296              	.LBE86:
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1297              		.loc 1 681 9 is_stmt 1 discriminator 1
 681:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1298              		.loc 1 681 9 discriminator 1
 1299 0012 01A0     		j	.L89
 1300              	.L88:
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 42


 1301              		.loc 1 684 5
 684:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1302              		.loc 1 684 37 is_stmt 0
 1303 0014 D147     		li	a5,20
 1304 0016 B385F502 		mul	a1,a1,a5
 1305              	.LVL101:
 1306 001a 2E95     		add	a0,a1,a0
 1307              	.LVL102:
 1308 001c 1C45     		lw	a5,8(a0)
 1309 001e D18F     		or	a5,a5,a2
 1310 0020 1CC5     		sw	a5,8(a0)
 685:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1311              		.loc 1 685 1
 1312 0022 8280     		ret
 1313              		.cfi_endproc
 1314              	.LFE27:
 1316              		.section	.text.dma_interrupt_disable,"ax",@progbits
 1317              		.align	1
 1318              		.globl	dma_interrupt_disable
 1320              	dma_interrupt_disable:
 1321              	.LFB28:
 703:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1322              		.loc 1 703 1 is_stmt 1
 1323              		.cfi_startproc
 1324              	.LVL103:
 704:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1325              		.loc 1 704 5
 1326              	.LBB88:
 1327              	.LBB89:
 723:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1328              		.loc 1 723 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1329              		.loc 1 725 5
 725:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1330              		.loc 1 725 7 is_stmt 0
 1331 0000 B7070240 		li	a5,1073872896
 1332 0004 93870740 		addi	a5,a5,1024
 1333 0008 6316F500 		bne	a0,a5,.L91
 1334              		.loc 1 727 9 is_stmt 1
 1335              		.loc 1 727 11 is_stmt 0
 1336 000c 9147     		li	a5,4
 1337 000e 63F3B700 		bleu	a1,a5,.L91
 1338              	.L92:
 1339              	.LBE89:
 1340              	.LBE88:
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1341              		.loc 1 705 9 is_stmt 1 discriminator 1
 705:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1342              		.loc 1 705 9 discriminator 1
 1343 0012 01A0     		j	.L92
 1344              	.L91:
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1345              		.loc 1 708 5
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1346              		.loc 1 708 37 is_stmt 0
 1347 0014 D147     		li	a5,20
 1348 0016 B385F502 		mul	a1,a1,a5
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 43


 1349              	.LVL104:
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1350              		.loc 1 708 40
 1351 001a 1346F6FF 		not	a2,a2
 1352              	.LVL105:
 708:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1353              		.loc 1 708 37
 1354 001e 2E95     		add	a0,a1,a0
 1355              	.LVL106:
 1356 0020 1C45     		lw	a5,8(a0)
 1357 0022 7D8E     		and	a2,a2,a5
 1358              	.LVL107:
 1359 0024 10C5     		sw	a2,8(a0)
 709:../../firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1360              		.loc 1 709 1
 1361 0026 8280     		ret
 1362              		.cfi_endproc
 1363              	.LFE28:
 1365              		.text
 1366              	.Letext0:
 1367              		.file 2 "/Users/jorgepadilla/Documents/GitHub/DataFusion/src/DataFusionExe/PressureReadings/projec
 1368              		.file 3 "/Users/jorgepadilla/Documents/GitHub/DataFusion/src/DataFusionExe/PressureReadings/projec
 1369              		.file 4 "../../firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1370              		.file 5 "../../firmware/GD32VF103_standard_peripheral/Include/gd32vf103_dma.h"
 1371              		.file 6 "../../firmware/GD32VF103_standard_peripheral/system_gd32vf103.h"
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 44


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_dma.c
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:13     .text.dma_deinit:0000000000000000 dma_deinit
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:17     .text.dma_deinit:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:19     .text.dma_deinit:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:22     .text.dma_deinit:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:23     .text.dma_deinit:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:24     .text.dma_deinit:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:25     .text.dma_deinit:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:29     .text.dma_deinit:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:30     .text.dma_deinit:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:36     .text.dma_deinit:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:37     .text.dma_deinit:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:40     .text.dma_deinit:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:41     .text.dma_deinit:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:48     .text.dma_deinit:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:49     .text.dma_deinit:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:51     .text.dma_deinit:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:52     .text.dma_deinit:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:54     .text.dma_deinit:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:55     .text.dma_deinit:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:57     .text.dma_deinit:000000000000002e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:58     .text.dma_deinit:000000000000002e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:60     .text.dma_deinit:0000000000000032 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:61     .text.dma_deinit:0000000000000032 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:63     .text.dma_deinit:0000000000000034 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:68     .text.dma_deinit:000000000000003e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:71     .text.dma_deinit:0000000000000042 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:72     .text.dma_deinit:0000000000000044 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:79     .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:82     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:84     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:85     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:86     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:87     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:88     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:89     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:90     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:91     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:92     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:93     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:94     .text.dma_struct_para_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:96     .text.dma_struct_para_init:0000000000000004 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:98     .text.dma_struct_para_init:0000000000000008 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:100    .text.dma_struct_para_init:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:102    .text.dma_struct_para_init:0000000000000010 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:104    .text.dma_struct_para_init:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:106    .text.dma_struct_para_init:0000000000000018 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:108    .text.dma_struct_para_init:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:110    .text.dma_struct_para_init:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:111    .text.dma_struct_para_init:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:118    .text.dma_init:0000000000000000 dma_init
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:121    .text.dma_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:123    .text.dma_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:124    .text.dma_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:127    .text.dma_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:128    .text.dma_init:0000000000000000 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 45


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:129    .text.dma_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:130    .text.dma_init:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:134    .text.dma_init:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:135    .text.dma_init:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:141    .text.dma_init:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:142    .text.dma_init:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:145    .text.dma_init:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:149    .text.dma_init:000000000000001a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:151    .text.dma_init:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:154    .text.dma_init:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:157    .text.dma_init:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:159    .text.dma_init:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:160    .text.dma_init:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:162    .text.dma_init:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:164    .text.dma_init:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:165    .text.dma_init:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:167    .text.dma_init:000000000000002e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:169    .text.dma_init:0000000000000030 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:170    .text.dma_init:0000000000000030 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:173    .text.dma_init:0000000000000032 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:174    .text.dma_init:0000000000000032 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:176    .text.dma_init:0000000000000034 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:179    .text.dma_init:0000000000000036 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:180    .text.dma_init:0000000000000036 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:183    .text.dma_init:000000000000003a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:186    .text.dma_init:000000000000003e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:189    .text.dma_init:0000000000000040 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:190    .text.dma_init:0000000000000040 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:192    .text.dma_init:0000000000000042 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:193    .text.dma_init:0000000000000042 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:198    .text.dma_init:000000000000004c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:199    .text.dma_init:000000000000004c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:203    .text.dma_init:0000000000000052 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:206    .text.dma_init:0000000000000054 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:207    .text.dma_init:0000000000000054 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:211    .text.dma_init:000000000000005e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:212    .text.dma_init:000000000000005e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:216    .text.dma_init:0000000000000064 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:218    .text.dma_init:0000000000000066 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:219    .text.dma_init:0000000000000066 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:222    .text.dma_init:000000000000006c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:223    .text.dma_init:000000000000006c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:227    .text.dma_init:0000000000000070 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:229    .text.dma_init:0000000000000072 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:233    .text.dma_init:0000000000000074 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:234    .text.dma_init:0000000000000074 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:240    .text.dma_init:000000000000007c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:241    .text.dma_init:000000000000007c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:246    .text.dma_init:0000000000000084 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:247    .text.dma_init:0000000000000084 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:250    .text.dma_init:000000000000008c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:257    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:260    .text.dma_circulation_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:262    .text.dma_circulation_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:265    .text.dma_circulation_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:266    .text.dma_circulation_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:267    .text.dma_circulation_enable:0000000000000000 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 46


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:268    .text.dma_circulation_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:272    .text.dma_circulation_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:273    .text.dma_circulation_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:279    .text.dma_circulation_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:280    .text.dma_circulation_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:283    .text.dma_circulation_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:284    .text.dma_circulation_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:293    .text.dma_circulation_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:294    .text.dma_circulation_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:301    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:304    .text.dma_circulation_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:306    .text.dma_circulation_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:309    .text.dma_circulation_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:310    .text.dma_circulation_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:311    .text.dma_circulation_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:312    .text.dma_circulation_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:316    .text.dma_circulation_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:317    .text.dma_circulation_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:323    .text.dma_circulation_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:324    .text.dma_circulation_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:327    .text.dma_circulation_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:328    .text.dma_circulation_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:337    .text.dma_circulation_disable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:338    .text.dma_circulation_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:345    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:348    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:350    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:353    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:354    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:355    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:356    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:360    .text.dma_memory_to_memory_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:361    .text.dma_memory_to_memory_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:367    .text.dma_memory_to_memory_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:368    .text.dma_memory_to_memory_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:371    .text.dma_memory_to_memory_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:372    .text.dma_memory_to_memory_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:382    .text.dma_memory_to_memory_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:383    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:390    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:393    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:395    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:398    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:399    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:400    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:401    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:405    .text.dma_memory_to_memory_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:406    .text.dma_memory_to_memory_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:412    .text.dma_memory_to_memory_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:413    .text.dma_memory_to_memory_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:416    .text.dma_memory_to_memory_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:417    .text.dma_memory_to_memory_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:428    .text.dma_memory_to_memory_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:429    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:436    .text.dma_channel_enable:0000000000000000 dma_channel_enable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:439    .text.dma_channel_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:441    .text.dma_channel_enable:0000000000000000 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 47


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:444    .text.dma_channel_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:445    .text.dma_channel_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:446    .text.dma_channel_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:447    .text.dma_channel_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:451    .text.dma_channel_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:452    .text.dma_channel_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:458    .text.dma_channel_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:459    .text.dma_channel_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:462    .text.dma_channel_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:463    .text.dma_channel_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:472    .text.dma_channel_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:473    .text.dma_channel_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:480    .text.dma_channel_disable:0000000000000000 dma_channel_disable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:483    .text.dma_channel_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:485    .text.dma_channel_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:488    .text.dma_channel_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:489    .text.dma_channel_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:490    .text.dma_channel_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:491    .text.dma_channel_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:495    .text.dma_channel_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:496    .text.dma_channel_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:502    .text.dma_channel_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:503    .text.dma_channel_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:506    .text.dma_channel_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:507    .text.dma_channel_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:516    .text.dma_channel_disable:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:517    .text.dma_channel_disable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:524    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:527    .text.dma_periph_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:529    .text.dma_periph_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:532    .text.dma_periph_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:533    .text.dma_periph_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:534    .text.dma_periph_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:535    .text.dma_periph_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:539    .text.dma_periph_address_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:540    .text.dma_periph_address_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:546    .text.dma_periph_address_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:547    .text.dma_periph_address_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:550    .text.dma_periph_address_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:555    .text.dma_periph_address_config:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:557    .text.dma_periph_address_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:558    .text.dma_periph_address_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:565    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:568    .text.dma_memory_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:570    .text.dma_memory_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:573    .text.dma_memory_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:574    .text.dma_memory_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:575    .text.dma_memory_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:576    .text.dma_memory_address_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:580    .text.dma_memory_address_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:581    .text.dma_memory_address_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:587    .text.dma_memory_address_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:588    .text.dma_memory_address_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:591    .text.dma_memory_address_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:596    .text.dma_memory_address_config:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:598    .text.dma_memory_address_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:599    .text.dma_memory_address_config:0000000000000020 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 48


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:606    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:609    .text.dma_transfer_number_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:611    .text.dma_transfer_number_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:614    .text.dma_transfer_number_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:615    .text.dma_transfer_number_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:616    .text.dma_transfer_number_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:617    .text.dma_transfer_number_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:621    .text.dma_transfer_number_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:622    .text.dma_transfer_number_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:628    .text.dma_transfer_number_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:629    .text.dma_transfer_number_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:632    .text.dma_transfer_number_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:636    .text.dma_transfer_number_config:000000000000001a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:640    .text.dma_transfer_number_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:642    .text.dma_transfer_number_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:644    .text.dma_transfer_number_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:645    .text.dma_transfer_number_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:652    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:655    .text.dma_transfer_number_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:657    .text.dma_transfer_number_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:660    .text.dma_transfer_number_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:661    .text.dma_transfer_number_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:662    .text.dma_transfer_number_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:663    .text.dma_transfer_number_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:667    .text.dma_transfer_number_get:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:668    .text.dma_transfer_number_get:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:674    .text.dma_transfer_number_get:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:675    .text.dma_transfer_number_get:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:678    .text.dma_transfer_number_get:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:679    .text.dma_transfer_number_get:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:684    .text.dma_transfer_number_get:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:687    .text.dma_transfer_number_get:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:688    .text.dma_transfer_number_get:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:695    .text.dma_priority_config:0000000000000000 dma_priority_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:698    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:700    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:701    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:704    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:705    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:706    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:707    .text.dma_priority_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:711    .text.dma_priority_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:712    .text.dma_priority_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:718    .text.dma_priority_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:719    .text.dma_priority_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:722    .text.dma_priority_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:723    .text.dma_priority_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:727    .text.dma_priority_config:000000000000001a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:730    .text.dma_priority_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:733    .text.dma_priority_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:736    .text.dma_priority_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:737    .text.dma_priority_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:740    .text.dma_priority_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:741    .text.dma_priority_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:744    .text.dma_priority_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:745    .text.dma_priority_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:747    .text.dma_priority_config:0000000000000028 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 49


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:748    .text.dma_priority_config:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:755    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:758    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:760    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:761    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:764    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:765    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:766    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:767    .text.dma_memory_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:771    .text.dma_memory_width_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:772    .text.dma_memory_width_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:778    .text.dma_memory_width_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:779    .text.dma_memory_width_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:782    .text.dma_memory_width_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:783    .text.dma_memory_width_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:787    .text.dma_memory_width_config:000000000000001a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:790    .text.dma_memory_width_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:793    .text.dma_memory_width_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:796    .text.dma_memory_width_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:797    .text.dma_memory_width_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:800    .text.dma_memory_width_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:801    .text.dma_memory_width_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:804    .text.dma_memory_width_config:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:805    .text.dma_memory_width_config:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:807    .text.dma_memory_width_config:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:808    .text.dma_memory_width_config:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:815    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:818    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:820    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:821    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:824    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:825    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:826    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:827    .text.dma_periph_width_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:831    .text.dma_periph_width_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:832    .text.dma_periph_width_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:838    .text.dma_periph_width_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:839    .text.dma_periph_width_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:842    .text.dma_periph_width_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:843    .text.dma_periph_width_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:849    .text.dma_periph_width_config:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:852    .text.dma_periph_width_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:853    .text.dma_periph_width_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:856    .text.dma_periph_width_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:857    .text.dma_periph_width_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:860    .text.dma_periph_width_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:861    .text.dma_periph_width_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:863    .text.dma_periph_width_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:864    .text.dma_periph_width_config:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:871    .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:874    .text.dma_memory_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:876    .text.dma_memory_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:879    .text.dma_memory_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:880    .text.dma_memory_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:881    .text.dma_memory_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:882    .text.dma_memory_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:886    .text.dma_memory_increase_enable:000000000000000c .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 50


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:887    .text.dma_memory_increase_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:893    .text.dma_memory_increase_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:894    .text.dma_memory_increase_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:897    .text.dma_memory_increase_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:898    .text.dma_memory_increase_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:907    .text.dma_memory_increase_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:908    .text.dma_memory_increase_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:915    .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:918    .text.dma_memory_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:920    .text.dma_memory_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:923    .text.dma_memory_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:924    .text.dma_memory_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:925    .text.dma_memory_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:926    .text.dma_memory_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:930    .text.dma_memory_increase_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:931    .text.dma_memory_increase_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:937    .text.dma_memory_increase_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:938    .text.dma_memory_increase_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:941    .text.dma_memory_increase_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:942    .text.dma_memory_increase_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:951    .text.dma_memory_increase_disable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:952    .text.dma_memory_increase_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:959    .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:962    .text.dma_periph_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:964    .text.dma_periph_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:967    .text.dma_periph_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:968    .text.dma_periph_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:969    .text.dma_periph_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:970    .text.dma_periph_increase_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:974    .text.dma_periph_increase_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:975    .text.dma_periph_increase_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:981    .text.dma_periph_increase_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:982    .text.dma_periph_increase_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:985    .text.dma_periph_increase_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:986    .text.dma_periph_increase_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:995    .text.dma_periph_increase_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:996    .text.dma_periph_increase_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1003   .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1006   .text.dma_periph_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1008   .text.dma_periph_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1011   .text.dma_periph_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1012   .text.dma_periph_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1013   .text.dma_periph_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1014   .text.dma_periph_increase_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1018   .text.dma_periph_increase_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1019   .text.dma_periph_increase_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1025   .text.dma_periph_increase_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1026   .text.dma_periph_increase_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1029   .text.dma_periph_increase_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1030   .text.dma_periph_increase_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1039   .text.dma_periph_increase_disable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1040   .text.dma_periph_increase_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1047   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1050   .text.dma_transfer_direction_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1052   .text.dma_transfer_direction_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1055   .text.dma_transfer_direction_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1056   .text.dma_transfer_direction_config:0000000000000000 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 51


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1057   .text.dma_transfer_direction_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1058   .text.dma_transfer_direction_config:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1062   .text.dma_transfer_direction_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1063   .text.dma_transfer_direction_config:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1069   .text.dma_transfer_direction_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1070   .text.dma_transfer_direction_config:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1073   .text.dma_transfer_direction_config:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1079   .text.dma_transfer_direction_config:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1081   .text.dma_transfer_direction_config:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1083   .text.dma_transfer_direction_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1084   .text.dma_transfer_direction_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1087   .text.dma_transfer_direction_config:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1089   .text.dma_transfer_direction_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1092   .text.dma_transfer_direction_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1093   .text.dma_transfer_direction_config:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1095   .text.dma_transfer_direction_config:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1102   .text.dma_flag_get:0000000000000000 dma_flag_get
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1105   .text.dma_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1107   .text.dma_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1108   .text.dma_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1109   .text.dma_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1110   .text.dma_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1113   .text.dma_flag_get:0000000000000002 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1114   .text.dma_flag_get:0000000000000002 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1119   .text.dma_flag_get:0000000000000008 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1122   .text.dma_flag_get:000000000000000a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1124   .text.dma_flag_get:0000000000000010 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1131   .text.dma_flag_clear:0000000000000000 dma_flag_clear
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1134   .text.dma_flag_clear:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1136   .text.dma_flag_clear:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1137   .text.dma_flag_clear:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1138   .text.dma_flag_clear:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1140   .text.dma_flag_clear:0000000000000002 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1145   .text.dma_flag_clear:0000000000000008 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1148   .text.dma_flag_clear:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1149   .text.dma_flag_clear:000000000000000e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1156   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1159   .text.dma_interrupt_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1161   .text.dma_interrupt_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1162   .text.dma_interrupt_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1163   .text.dma_interrupt_flag_get:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1170   .text.dma_interrupt_flag_get:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1171   .text.dma_interrupt_flag_get:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1173   .text.dma_interrupt_flag_get:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1177   .text.dma_interrupt_flag_get:000000000000001c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1180   .text.dma_interrupt_flag_get:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1181   .text.dma_interrupt_flag_get:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1188   .text.dma_interrupt_flag_get:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1192   .text.dma_interrupt_flag_get:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1193   .text.dma_interrupt_flag_get:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1194   .text.dma_interrupt_flag_get:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1196   .text.dma_interrupt_flag_get:000000000000002e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1200   .text.dma_interrupt_flag_get:0000000000000032 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1206   .text.dma_interrupt_flag_get:0000000000000036 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1207   .text.dma_interrupt_flag_get:0000000000000036 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1209   .text.dma_interrupt_flag_get:0000000000000038 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1213   .text.dma_interrupt_flag_get:0000000000000040 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 52


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1216   .text.dma_interrupt_flag_get:0000000000000042 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1217   .text.dma_interrupt_flag_get:0000000000000042 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1224   .text.dma_interrupt_flag_get:000000000000004e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1227   .text.dma_interrupt_flag_get:0000000000000050 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1231   .text.dma_interrupt_flag_get:0000000000000052 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1232   .text.dma_interrupt_flag_get:0000000000000052 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1234   .text.dma_interrupt_flag_get:0000000000000054 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1238   .text.dma_interrupt_flag_get:000000000000005c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1241   .text.dma_interrupt_flag_get:000000000000005e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1242   .text.dma_interrupt_flag_get:000000000000005e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1249   .text.dma_interrupt_flag_get:000000000000006a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1252   .text.dma_interrupt_flag_get:000000000000006c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1256   .text.dma_interrupt_flag_get:000000000000006e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1257   .text.dma_interrupt_flag_get:000000000000006e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1258   .text.dma_interrupt_flag_get:0000000000000070 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1265   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1267   .text.dma_interrupt_flag_clear:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1269   .text.dma_interrupt_flag_clear:0000000000000008 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1276   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1279   .text.dma_interrupt_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1281   .text.dma_interrupt_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1284   .text.dma_interrupt_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1285   .text.dma_interrupt_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1286   .text.dma_interrupt_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1287   .text.dma_interrupt_enable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1291   .text.dma_interrupt_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1292   .text.dma_interrupt_enable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1298   .text.dma_interrupt_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1299   .text.dma_interrupt_enable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1302   .text.dma_interrupt_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1303   .text.dma_interrupt_enable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1312   .text.dma_interrupt_enable:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1313   .text.dma_interrupt_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1320   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1323   .text.dma_interrupt_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1325   .text.dma_interrupt_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1328   .text.dma_interrupt_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1329   .text.dma_interrupt_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1330   .text.dma_interrupt_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1331   .text.dma_interrupt_disable:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1335   .text.dma_interrupt_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1336   .text.dma_interrupt_disable:000000000000000c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1342   .text.dma_interrupt_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1343   .text.dma_interrupt_disable:0000000000000012 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1346   .text.dma_interrupt_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1347   .text.dma_interrupt_disable:0000000000000014 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1351   .text.dma_interrupt_disable:000000000000001a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1354   .text.dma_interrupt_disable:000000000000001e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1361   .text.dma_interrupt_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1362   .text.dma_interrupt_disable:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:75     .text.dma_deinit:0000000000000044 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:114    .text.dma_struct_para_init:0000000000000022 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:253    .text.dma_init:000000000000008c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:297    .text.dma_circulation_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:341    .text.dma_circulation_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:386    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:432    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 53


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:476    .text.dma_channel_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:520    .text.dma_channel_disable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:561    .text.dma_periph_address_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:602    .text.dma_memory_address_config:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:648    .text.dma_transfer_number_config:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:691    .text.dma_transfer_number_get:0000000000000020 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:751    .text.dma_priority_config:000000000000002a .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:811    .text.dma_memory_width_config:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:867    .text.dma_periph_width_config:0000000000000028 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:911    .text.dma_memory_increase_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:955    .text.dma_memory_increase_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:999    .text.dma_periph_increase_enable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1043   .text.dma_periph_increase_disable:0000000000000026 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1098   .text.dma_transfer_direction_config:000000000000002c .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1127   .text.dma_flag_get:0000000000000010 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1152   .text.dma_flag_clear:000000000000000e .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1261   .text.dma_interrupt_flag_get:0000000000000070 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1316   .text.dma_interrupt_enable:0000000000000024 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1365   .text.dma_interrupt_disable:0000000000000028 .L0 
                     .debug_frame:0000000000000000 .L0 
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:38     .text.dma_deinit:0000000000000014 .L2
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:32     .text.dma_deinit:0000000000000012 .L3
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:143    .text.dma_init:0000000000000014 .L6
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:137    .text.dma_init:0000000000000012 .L7
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:231    .text.dma_init:0000000000000074 .L8
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:238    .text.dma_init:000000000000007c .L10
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:244    .text.dma_init:0000000000000084 .L12
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:201    .text.dma_init:0000000000000052 .L14
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:214    .text.dma_init:0000000000000064 .L15
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:225    .text.dma_init:0000000000000070 .L16
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:281    .text.dma_circulation_enable:0000000000000014 .L18
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:275    .text.dma_circulation_enable:0000000000000012 .L19
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:325    .text.dma_circulation_disable:0000000000000014 .L21
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:319    .text.dma_circulation_disable:0000000000000012 .L22
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:369    .text.dma_memory_to_memory_enable:0000000000000014 .L24
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:363    .text.dma_memory_to_memory_enable:0000000000000012 .L25
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:414    .text.dma_memory_to_memory_disable:0000000000000014 .L27
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:408    .text.dma_memory_to_memory_disable:0000000000000012 .L28
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:460    .text.dma_channel_enable:0000000000000014 .L30
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:454    .text.dma_channel_enable:0000000000000012 .L31
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:504    .text.dma_channel_disable:0000000000000014 .L33
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:498    .text.dma_channel_disable:0000000000000012 .L34
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:548    .text.dma_periph_address_config:0000000000000014 .L36
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:542    .text.dma_periph_address_config:0000000000000012 .L37
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:589    .text.dma_memory_address_config:0000000000000014 .L39
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:583    .text.dma_memory_address_config:0000000000000012 .L40
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:630    .text.dma_transfer_number_config:0000000000000014 .L42
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:624    .text.dma_transfer_number_config:0000000000000012 .L43
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:676    .text.dma_transfer_number_get:0000000000000014 .L45
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:670    .text.dma_transfer_number_get:0000000000000012 .L46
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:720    .text.dma_priority_config:0000000000000014 .L48
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:714    .text.dma_priority_config:0000000000000012 .L49
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:780    .text.dma_memory_width_config:0000000000000014 .L51
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:774    .text.dma_memory_width_config:0000000000000012 .L52
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:840    .text.dma_periph_width_config:0000000000000014 .L54
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:834    .text.dma_periph_width_config:0000000000000012 .L55
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:895    .text.dma_memory_increase_enable:0000000000000014 .L57
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 54


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:889    .text.dma_memory_increase_enable:0000000000000012 .L58
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:939    .text.dma_memory_increase_disable:0000000000000014 .L60
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:933    .text.dma_memory_increase_disable:0000000000000012 .L61
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:983    .text.dma_periph_increase_enable:0000000000000014 .L63
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:977    .text.dma_periph_increase_enable:0000000000000012 .L64
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1027   .text.dma_periph_increase_disable:0000000000000014 .L66
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1021   .text.dma_periph_increase_disable:0000000000000012 .L67
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1071   .text.dma_transfer_direction_config:0000000000000014 .L69
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1065   .text.dma_transfer_direction_config:0000000000000012 .L70
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1090   .text.dma_transfer_direction_config:0000000000000026 .L71
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1085   .text.dma_transfer_direction_config:0000000000000022 .L73
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1204   .text.dma_interrupt_flag_get:0000000000000036 .L77
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1229   .text.dma_interrupt_flag_get:0000000000000052 .L78
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1254   .text.dma_interrupt_flag_get:000000000000006e .L79
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1198   .text.dma_interrupt_flag_get:0000000000000032 .L76
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1191   .text.dma_interrupt_flag_get:000000000000002c .L80
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1300   .text.dma_interrupt_enable:0000000000000014 .L88
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1294   .text.dma_interrupt_enable:0000000000000012 .L89
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1344   .text.dma_interrupt_disable:0000000000000014 .L91
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1338   .text.dma_interrupt_disable:0000000000000012 .L92
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3068   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5178   .debug_str:0000000000000000 .LASF73
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5224   .debug_str:00000000000001e3 .LASF74
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5280   .debug_str:00000000000003c3 .LASF75
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5120   .debug_ranges:0000000000000000 .Ldebug_ranges0
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5176   .debug_line:0000000000000000 .Ldebug_line0
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5266   .debug_str:000000000000033d .LASF0
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5260   .debug_str:0000000000000311 .LASF1
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5336   .debug_str:00000000000005d8 .LASF6
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5254   .debug_str:00000000000002d1 .LASF2
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5200   .debug_str:000000000000012a .LASF3
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5270   .debug_str:0000000000000366 .LASF4
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5228   .debug_str:000000000000022f .LASF5
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5288   .debug_str:0000000000000484 .LASF7
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5284   .debug_str:000000000000045b .LASF8
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5194   .debug_str:00000000000000f0 .LASF9
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5262   .debug_str:000000000000031d .LASF10
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5206   .debug_str:0000000000000155 .LASF11
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5264   .debug_str:0000000000000334 .LASF12
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5278   .debug_str:00000000000003b3 .LASF76
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5298   .debug_str:00000000000004c4 .LASF13
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5326   .debug_str:0000000000000591 .LASF14
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5242   .debug_str:0000000000000285 .LASF15
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5226   .debug_str:0000000000000227 .LASF16
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5190   .debug_str:00000000000000dc .LASF17
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5252   .debug_str:00000000000002c5 .LASF18
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5318   .debug_str:0000000000000571 .LASF19
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5320   .debug_str:0000000000000579 .LASF20
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5322   .debug_str:0000000000000581 .LASF21
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5324   .debug_str:0000000000000589 .LASF22
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5212   .debug_str:000000000000018e .LASF23
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5328   .debug_str:000000000000059c .LASF24
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5330   .debug_str:00000000000005a4 .LASF25
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5198   .debug_str:0000000000000119 .LASF26
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5188   .debug_str:00000000000000d0 .LASF27
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5246   .debug_str:0000000000000296 .LASF28
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5290   .debug_str:000000000000048f .LASF29
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 55


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5248   .debug_str:00000000000002a3 .LASF30
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5310   .debug_str:0000000000000537 .LASF31
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5184   .debug_str:00000000000000af .LASF32
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5244   .debug_str:000000000000028b .LASF33
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5202   .debug_str:0000000000000134 .LASF34
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5192   .debug_str:00000000000000e6 .LASF35
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5250   .debug_str:00000000000002b0 .LASF36
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5210   .debug_str:0000000000000171 .LASF77
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5312   .debug_str:000000000000053e .LASF37
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5274   .debug_str:0000000000000392 .LASF38
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5204   .debug_str:000000000000013f .LASF40
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1321   .text.dma_interrupt_disable:0000000000000000 .LFB28
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1363   .text.dma_interrupt_disable:0000000000000028 .LFE28
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3594   .debug_loc:0000000000000000 .LLST88
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3608   .debug_loc:0000000000000021 .LLST89
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5240   .debug_str:000000000000027e .LASF39
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3622   .debug_loc:0000000000000042 .LLST90
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1326   .text.dma_interrupt_disable:0000000000000000 .LBB88
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1340   .text.dma_interrupt_disable:0000000000000012 .LBE88
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3643   .debug_loc:0000000000000071 .LLST91
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3657   .debug_loc:0000000000000092 .LLST92
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1327   .text.dma_interrupt_disable:0000000000000000 .LBB89
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1339   .text.dma_interrupt_disable:0000000000000012 .LBE89
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5314   .debug_str:0000000000000549 .LASF41
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1277   .text.dma_interrupt_enable:0000000000000000 .LFB27
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1314   .text.dma_interrupt_enable:0000000000000024 .LFE27
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3671   .debug_loc:00000000000000b3 .LLST84
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3685   .debug_loc:00000000000000d4 .LLST85
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1282   .text.dma_interrupt_enable:0000000000000000 .LBB86
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1296   .text.dma_interrupt_enable:0000000000000012 .LBE86
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3699   .debug_loc:00000000000000f5 .LLST86
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3713   .debug_loc:0000000000000116 .LLST87
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1283   .text.dma_interrupt_enable:0000000000000000 .LBB87
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1295   .text.dma_interrupt_enable:0000000000000012 .LBE87
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5272   .debug_str:0000000000000379 .LASF78
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5308   .debug_str:0000000000000532 .LASF42
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5220   .debug_str:00000000000001c5 .LASF46
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1157   .text.dma_interrupt_flag_get:0000000000000000 .LFB25
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1259   .text.dma_interrupt_flag_get:0000000000000070 .LFE25
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3727   .debug_loc:0000000000000137 .LLST79
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3745   .debug_loc:0000000000000163 .LLST80
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3785   .debug_loc:00000000000001c1 .LLST81
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5234   .debug_str:0000000000000246 .LASF43
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3825   .debug_loc:000000000000021f .LLST82
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5332   .debug_str:00000000000005ac .LASF44
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3860   .debug_loc:0000000000000278 .LLST83
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5180   .debug_str:0000000000000088 .LASF45
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1132   .text.dma_flag_clear:0000000000000000 .LFB24
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1150   .text.dma_flag_clear:000000000000000e .LFE24
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3895   .debug_loc:00000000000002d1 .LLST77
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3909   .debug_loc:00000000000002f2 .LLST78
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5216   .debug_str:00000000000001b1 .LASF47
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1103   .text.dma_flag_get:0000000000000000 .LFB23
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1125   .text.dma_flag_get:0000000000000010 .LFE23
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3923   .debug_loc:0000000000000313 .LLST74
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3937   .debug_loc:0000000000000334 .LLST75
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5230   .debug_str:0000000000000238 .LASF48
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 56


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:3951   .debug_loc:0000000000000355 .LLST76
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5304   .debug_str:00000000000004fa .LASF49
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1048   .text.dma_transfer_direction_config:0000000000000000 .LFB22
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1096   .text.dma_transfer_direction_config:000000000000002c .LFE22
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4010   .debug_loc:00000000000003aa .LLST70
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4024   .debug_loc:00000000000003cb .LLST71
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1053   .text.dma_transfer_direction_config:0000000000000000 .LBB84
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1067   .text.dma_transfer_direction_config:0000000000000012 .LBE84
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4038   .debug_loc:00000000000003ec .LLST72
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4052   .debug_loc:000000000000040d .LLST73
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1054   .text.dma_transfer_direction_config:0000000000000000 .LBB85
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1066   .text.dma_transfer_direction_config:0000000000000012 .LBE85
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5282   .debug_str:000000000000043f .LASF50
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1004   .text.dma_periph_increase_disable:0000000000000000 .LFB21
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1041   .text.dma_periph_increase_disable:0000000000000026 .LFE21
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4066   .debug_loc:000000000000042e .LLST66
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4080   .debug_loc:000000000000044f .LLST67
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1009   .text.dma_periph_increase_disable:0000000000000000 .LBB82
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1023   .text.dma_periph_increase_disable:0000000000000012 .LBE82
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4094   .debug_loc:0000000000000470 .LLST68
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4108   .debug_loc:0000000000000491 .LLST69
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1010   .text.dma_periph_increase_disable:0000000000000000 .LBB83
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1022   .text.dma_periph_increase_disable:0000000000000012 .LBE83
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5214   .debug_str:0000000000000196 .LASF51
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:960    .text.dma_periph_increase_enable:0000000000000000 .LFB20
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:997    .text.dma_periph_increase_enable:0000000000000026 .LFE20
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4122   .debug_loc:00000000000004b2 .LLST62
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4136   .debug_loc:00000000000004d3 .LLST63
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:965    .text.dma_periph_increase_enable:0000000000000000 .LBB80
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:979    .text.dma_periph_increase_enable:0000000000000012 .LBE80
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4150   .debug_loc:00000000000004f4 .LLST64
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4164   .debug_loc:0000000000000515 .LLST65
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:966    .text.dma_periph_increase_enable:0000000000000000 .LBB81
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:978    .text.dma_periph_increase_enable:0000000000000012 .LBE81
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5238   .debug_str:0000000000000262 .LASF52
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:916    .text.dma_memory_increase_disable:0000000000000000 .LFB19
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:953    .text.dma_memory_increase_disable:0000000000000026 .LFE19
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4178   .debug_loc:0000000000000536 .LLST58
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4192   .debug_loc:0000000000000557 .LLST59
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:921    .text.dma_memory_increase_disable:0000000000000000 .LBB78
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:935    .text.dma_memory_increase_disable:0000000000000012 .LBE78
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4206   .debug_loc:0000000000000578 .LLST60
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4220   .debug_loc:0000000000000599 .LLST61
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:922    .text.dma_memory_increase_disable:0000000000000000 .LBB79
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:934    .text.dma_memory_increase_disable:0000000000000012 .LBE79
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5196   .debug_str:00000000000000fe .LASF53
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:872    .text.dma_memory_increase_enable:0000000000000000 .LFB18
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:909    .text.dma_memory_increase_enable:0000000000000026 .LFE18
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4234   .debug_loc:00000000000005ba .LLST54
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4248   .debug_loc:00000000000005db .LLST55
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:877    .text.dma_memory_increase_enable:0000000000000000 .LBB76
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:891    .text.dma_memory_increase_enable:0000000000000012 .LBE76
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4262   .debug_loc:00000000000005fc .LLST56
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4276   .debug_loc:000000000000061d .LLST57
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:878    .text.dma_memory_increase_enable:0000000000000000 .LBB77
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:890    .text.dma_memory_increase_enable:0000000000000012 .LBE77
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5258   .debug_str:00000000000002f9 .LASF54
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 57


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:816    .text.dma_periph_width_config:0000000000000000 .LFB17
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:865    .text.dma_periph_width_config:0000000000000028 .LFE17
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4290   .debug_loc:000000000000063e .LLST50
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4304   .debug_loc:000000000000065f .LLST51
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5218   .debug_str:00000000000001be .LASF55
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:822    .text.dma_periph_width_config:0000000000000000 .LBB74
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:836    .text.dma_periph_width_config:0000000000000012 .LBE74
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4318   .debug_loc:0000000000000680 .LLST52
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4332   .debug_loc:00000000000006a1 .LLST53
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:823    .text.dma_periph_width_config:0000000000000000 .LBB75
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:835    .text.dma_periph_width_config:0000000000000012 .LBE75
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5182   .debug_str:0000000000000097 .LASF56
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:756    .text.dma_memory_width_config:0000000000000000 .LFB16
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:809    .text.dma_memory_width_config:000000000000002c .LFE16
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4346   .debug_loc:00000000000006c2 .LLST46
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4360   .debug_loc:00000000000006e3 .LLST47
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5222   .debug_str:00000000000001dc .LASF57
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:762    .text.dma_memory_width_config:0000000000000000 .LBB72
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:776    .text.dma_memory_width_config:0000000000000012 .LBE72
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4374   .debug_loc:0000000000000704 .LLST48
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4388   .debug_loc:0000000000000725 .LLST49
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:763    .text.dma_memory_width_config:0000000000000000 .LBB73
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:775    .text.dma_memory_width_config:0000000000000012 .LBE73
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5208   .debug_str:000000000000015d .LASF58
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:696    .text.dma_priority_config:0000000000000000 .LFB15
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:749    .text.dma_priority_config:000000000000002a .LFE15
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4402   .debug_loc:0000000000000746 .LLST42
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4416   .debug_loc:0000000000000767 .LLST43
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:702    .text.dma_priority_config:0000000000000000 .LBB70
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:716    .text.dma_priority_config:0000000000000012 .LBE70
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4430   .debug_loc:0000000000000788 .LLST44
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4444   .debug_loc:00000000000007a9 .LLST45
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:703    .text.dma_priority_config:0000000000000000 .LBB71
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:715    .text.dma_priority_config:0000000000000012 .LBE71
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5276   .debug_str:000000000000039b .LASF59
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:653    .text.dma_transfer_number_get:0000000000000000 .LFB14
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:689    .text.dma_transfer_number_get:0000000000000020 .LFE14
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4458   .debug_loc:00000000000007ca .LLST38
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4472   .debug_loc:00000000000007eb .LLST39
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:658    .text.dma_transfer_number_get:0000000000000000 .LBB68
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:672    .text.dma_transfer_number_get:0000000000000012 .LBE68
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4486   .debug_loc:000000000000080c .LLST40
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4500   .debug_loc:000000000000082d .LLST41
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:659    .text.dma_transfer_number_get:0000000000000000 .LBB69
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:671    .text.dma_transfer_number_get:0000000000000012 .LBE69
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5300   .debug_str:00000000000004ca .LASF60
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:607    .text.dma_transfer_number_config:0000000000000000 .LFB13
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:646    .text.dma_transfer_number_config:0000000000000024 .LFE13
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4514   .debug_loc:000000000000084e .LLST35
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4528   .debug_loc:000000000000086f .LLST36
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:612    .text.dma_transfer_number_config:0000000000000000 .LBB66
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:626    .text.dma_transfer_number_config:0000000000000012 .LBE66
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4542   .debug_loc:0000000000000890 .LLST37
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:613    .text.dma_transfer_number_config:0000000000000000 .LBB67
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:625    .text.dma_transfer_number_config:0000000000000012 .LBE67
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5306   .debug_str:0000000000000518 .LASF61
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:566    .text.dma_memory_address_config:0000000000000000 .LFB12
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 58


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:600    .text.dma_memory_address_config:0000000000000020 .LFE12
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4556   .debug_loc:00000000000008b1 .LLST33
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5232   .debug_str:000000000000023e .LASF62
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:571    .text.dma_memory_address_config:0000000000000000 .LBB64
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:585    .text.dma_memory_address_config:0000000000000012 .LBE64
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4570   .debug_loc:00000000000008d2 .LLST34
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:572    .text.dma_memory_address_config:0000000000000000 .LBB65
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:584    .text.dma_memory_address_config:0000000000000012 .LBE65
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5256   .debug_str:00000000000002df .LASF63
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:525    .text.dma_periph_address_config:0000000000000000 .LFB11
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:559    .text.dma_periph_address_config:0000000000000020 .LFE11
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4584   .debug_loc:00000000000008f3 .LLST31
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:530    .text.dma_periph_address_config:0000000000000000 .LBB62
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:544    .text.dma_periph_address_config:0000000000000012 .LBE62
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4598   .debug_loc:0000000000000914 .LLST32
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:531    .text.dma_periph_address_config:0000000000000000 .LBB63
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:543    .text.dma_periph_address_config:0000000000000012 .LBE63
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5294   .debug_str:00000000000004a4 .LASF64
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:481    .text.dma_channel_disable:0000000000000000 .LFB10
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:518    .text.dma_channel_disable:0000000000000024 .LFE10
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4612   .debug_loc:0000000000000935 .LLST27
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4626   .debug_loc:0000000000000956 .LLST28
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:486    .text.dma_channel_disable:0000000000000000 .LBB60
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:500    .text.dma_channel_disable:0000000000000012 .LBE60
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4640   .debug_loc:0000000000000977 .LLST29
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4654   .debug_loc:0000000000000998 .LLST30
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:487    .text.dma_channel_disable:0000000000000000 .LBB61
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:499    .text.dma_channel_disable:0000000000000012 .LBE61
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5316   .debug_str:000000000000055e .LASF65
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:437    .text.dma_channel_enable:0000000000000000 .LFB9
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:474    .text.dma_channel_enable:0000000000000026 .LFE9
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4668   .debug_loc:00000000000009b9 .LLST23
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4682   .debug_loc:00000000000009da .LLST24
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:442    .text.dma_channel_enable:0000000000000000 .LBB58
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:456    .text.dma_channel_enable:0000000000000012 .LBE58
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4696   .debug_loc:00000000000009fb .LLST25
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4710   .debug_loc:0000000000000a1c .LLST26
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:443    .text.dma_channel_enable:0000000000000000 .LBB59
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:455    .text.dma_channel_enable:0000000000000012 .LBE59
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5334   .debug_str:00000000000005bb .LASF66
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:391    .text.dma_memory_to_memory_disable:0000000000000000 .LFB8
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:430    .text.dma_memory_to_memory_disable:0000000000000028 .LFE8
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4724   .debug_loc:0000000000000a3d .LLST19
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4738   .debug_loc:0000000000000a5e .LLST20
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:396    .text.dma_memory_to_memory_disable:0000000000000000 .LBB56
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:410    .text.dma_memory_to_memory_disable:0000000000000012 .LBE56
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4752   .debug_loc:0000000000000a7f .LLST21
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4766   .debug_loc:0000000000000aa0 .LLST22
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:397    .text.dma_memory_to_memory_disable:0000000000000000 .LBB57
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:409    .text.dma_memory_to_memory_disable:0000000000000012 .LBE57
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5268   .debug_str:000000000000034a .LASF67
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:346    .text.dma_memory_to_memory_enable:0000000000000000 .LFB7
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:384    .text.dma_memory_to_memory_enable:0000000000000026 .LFE7
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4780   .debug_loc:0000000000000ac1 .LLST15
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4794   .debug_loc:0000000000000ae2 .LLST16
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:351    .text.dma_memory_to_memory_enable:0000000000000000 .LBB54
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:365    .text.dma_memory_to_memory_enable:0000000000000012 .LBE54
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 59


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4808   .debug_loc:0000000000000b03 .LLST17
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4822   .debug_loc:0000000000000b24 .LLST18
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:352    .text.dma_memory_to_memory_enable:0000000000000000 .LBB55
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:364    .text.dma_memory_to_memory_enable:0000000000000012 .LBE55
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5186   .debug_str:00000000000000b8 .LASF68
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:302    .text.dma_circulation_disable:0000000000000000 .LFB6
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:339    .text.dma_circulation_disable:0000000000000026 .LFE6
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4836   .debug_loc:0000000000000b45 .LLST11
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4850   .debug_loc:0000000000000b66 .LLST12
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:307    .text.dma_circulation_disable:0000000000000000 .LBB52
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:321    .text.dma_circulation_disable:0000000000000012 .LBE52
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4864   .debug_loc:0000000000000b87 .LLST13
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4878   .debug_loc:0000000000000ba8 .LLST14
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:308    .text.dma_circulation_disable:0000000000000000 .LBB53
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:320    .text.dma_circulation_disable:0000000000000012 .LBE53
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5286   .debug_str:000000000000046d .LASF69
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:258    .text.dma_circulation_enable:0000000000000000 .LFB5
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:295    .text.dma_circulation_enable:0000000000000026 .LFE5
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4892   .debug_loc:0000000000000bc9 .LLST7
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4906   .debug_loc:0000000000000bea .LLST8
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:263    .text.dma_circulation_enable:0000000000000000 .LBB50
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:277    .text.dma_circulation_enable:0000000000000012 .LBE50
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4920   .debug_loc:0000000000000c0b .LLST9
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4934   .debug_loc:0000000000000c2c .LLST10
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:264    .text.dma_circulation_enable:0000000000000000 .LBB51
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:276    .text.dma_circulation_enable:0000000000000012 .LBE51
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5292   .debug_str:000000000000049b .LASF70
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:119    .text.dma_init:0000000000000000 .LFB4
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:251    .text.dma_init:000000000000008c .LFE4
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4948   .debug_loc:0000000000000c4d .LLST2
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4962   .debug_loc:0000000000000c6e .LLST3
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5296   .debug_str:00000000000004b8 .LASF71
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:4976   .debug_loc:0000000000000c8f .LLST4
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:125    .text.dma_init:0000000000000000 .LBB48
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:139    .text.dma_init:0000000000000012 .LBE48
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5001   .debug_loc:0000000000000cd0 .LLST5
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5015   .debug_loc:0000000000000cf1 .LLST6
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:126    .text.dma_init:0000000000000000 .LBB49
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:138    .text.dma_init:0000000000000012 .LBE49
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5302   .debug_str:00000000000004e5 .LASF72
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:80     .text.dma_struct_para_init:0000000000000000 .LFB3
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:112    .text.dma_struct_para_init:0000000000000022 .LFE3
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5236   .debug_str:0000000000000257 .LASF79
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:14     .text.dma_deinit:0000000000000000 .LFB2
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:73     .text.dma_deinit:0000000000000044 .LFE2
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5029   .debug_loc:0000000000000d12 .LLST0
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:20     .text.dma_deinit:0000000000000000 .LBB46
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:34     .text.dma_deinit:0000000000000012 .LBE46
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:5043   .debug_loc:0000000000000d33 .LLST1
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:21     .text.dma_deinit:0000000000000000 .LBB47
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:33     .text.dma_deinit:0000000000000012 .LBE47
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1324   .text.dma_interrupt_disable:0000000000000000 .LVL103
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1355   .text.dma_interrupt_disable:0000000000000020 .LVL106
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1349   .text.dma_interrupt_disable:000000000000001a .LVL104
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1352   .text.dma_interrupt_disable:000000000000001e .LVL105
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1358   .text.dma_interrupt_disable:0000000000000024 .LVL107
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1280   .text.dma_interrupt_enable:0000000000000000 .LVL100
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 60


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1307   .text.dma_interrupt_enable:000000000000001c .LVL102
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1305   .text.dma_interrupt_enable:000000000000001a .LVL101
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1160   .text.dma_interrupt_flag_get:0000000000000000 .LVL82
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1201   .text.dma_interrupt_flag_get:0000000000000034 .LVL88
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1203   .text.dma_interrupt_flag_get:0000000000000036 .LVL89
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1183   .text.dma_interrupt_flag_get:0000000000000024 .LVL85
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1219   .text.dma_interrupt_flag_get:0000000000000048 .LVL92
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1228   .text.dma_interrupt_flag_get:0000000000000052 .LVL94
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1244   .text.dma_interrupt_flag_get:0000000000000064 .LVL97
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1253   .text.dma_interrupt_flag_get:000000000000006e .LVL99
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1175   .text.dma_interrupt_flag_get:000000000000001c .LVL83
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1211   .text.dma_interrupt_flag_get:0000000000000040 .LVL90
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1236   .text.dma_interrupt_flag_get:000000000000005c .LVL95
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1189   .text.dma_interrupt_flag_get:000000000000002c .LVL86
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1225   .text.dma_interrupt_flag_get:0000000000000050 .LVL93
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1250   .text.dma_interrupt_flag_get:000000000000006c .LVL98
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1178   .text.dma_interrupt_flag_get:000000000000001e .LVL84
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1197   .text.dma_interrupt_flag_get:0000000000000032 .LVL87
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1214   .text.dma_interrupt_flag_get:0000000000000042 .LVL91
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1239   .text.dma_interrupt_flag_get:000000000000005e .LVL96
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1135   .text.dma_flag_clear:0000000000000000 .LVL79
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1141   .text.dma_flag_clear:0000000000000004 .LVL80
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1143   .text.dma_flag_clear:0000000000000008 .LVL81
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1106   .text.dma_flag_get:0000000000000000 .LVL74
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1111   .text.dma_flag_get:0000000000000002 .LVL75
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1115   .text.dma_flag_get:0000000000000004 .LVL76
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1117   .text.dma_flag_get:0000000000000008 .LVL77
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1120   .text.dma_flag_get:000000000000000a .LVL78
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1051   .text.dma_transfer_direction_config:0000000000000000 .LVL71
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1077   .text.dma_transfer_direction_config:000000000000001c .LVL73
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1075   .text.dma_transfer_direction_config:000000000000001a .LVL72
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1007   .text.dma_periph_increase_disable:0000000000000000 .LVL68
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1034   .text.dma_periph_increase_disable:000000000000001c .LVL70
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1032   .text.dma_periph_increase_disable:000000000000001a .LVL69
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:963    .text.dma_periph_increase_enable:0000000000000000 .LVL65
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:990    .text.dma_periph_increase_enable:000000000000001c .LVL67
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:988    .text.dma_periph_increase_enable:000000000000001a .LVL66
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:919    .text.dma_memory_increase_disable:0000000000000000 .LVL62
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:946    .text.dma_memory_increase_disable:000000000000001c .LVL64
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:944    .text.dma_memory_increase_disable:000000000000001a .LVL63
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:875    .text.dma_memory_increase_enable:0000000000000000 .LVL59
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:902    .text.dma_memory_increase_enable:000000000000001c .LVL61
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:900    .text.dma_memory_increase_enable:000000000000001a .LVL60
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:819    .text.dma_periph_width_config:0000000000000000 .LVL53
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:847    .text.dma_periph_width_config:000000000000001c .LVL55
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:845    .text.dma_periph_width_config:000000000000001a .LVL54
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:759    .text.dma_memory_width_config:0000000000000000 .LVL47
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:791    .text.dma_memory_width_config:0000000000000022 .LVL49
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:785    .text.dma_memory_width_config:000000000000001a .LVL48
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:699    .text.dma_priority_config:0000000000000000 .LVL41
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:731    .text.dma_priority_config:0000000000000020 .LVL43
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:725    .text.dma_priority_config:000000000000001a .LVL42
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:656    .text.dma_transfer_number_get:0000000000000000 .LVL38
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:685    .text.dma_transfer_number_get:000000000000001e .LVL40
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:681    .text.dma_transfer_number_get:000000000000001a .LVL39
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:610    .text.dma_transfer_number_config:0000000000000000 .LVL35
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:634    .text.dma_transfer_number_config:000000000000001a .LVL36
GAS LISTING /var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s 			page 61


/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:637    .text.dma_transfer_number_config:000000000000001c .LVL37
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:569    .text.dma_memory_address_config:0000000000000000 .LVL33
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:593    .text.dma_memory_address_config:000000000000001a .LVL34
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:528    .text.dma_periph_address_config:0000000000000000 .LVL31
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:552    .text.dma_periph_address_config:000000000000001a .LVL32
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:484    .text.dma_channel_disable:0000000000000000 .LVL28
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:511    .text.dma_channel_disable:000000000000001c .LVL30
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:509    .text.dma_channel_disable:000000000000001a .LVL29
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:440    .text.dma_channel_enable:0000000000000000 .LVL25
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:467    .text.dma_channel_enable:000000000000001c .LVL27
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:465    .text.dma_channel_enable:000000000000001a .LVL26
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:394    .text.dma_memory_to_memory_disable:0000000000000000 .LVL22
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:423    .text.dma_memory_to_memory_disable:0000000000000020 .LVL24
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:419    .text.dma_memory_to_memory_disable:000000000000001a .LVL23
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:349    .text.dma_memory_to_memory_enable:0000000000000000 .LVL19
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:377    .text.dma_memory_to_memory_enable:000000000000001e .LVL21
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:374    .text.dma_memory_to_memory_enable:000000000000001a .LVL20
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:305    .text.dma_circulation_disable:0000000000000000 .LVL16
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:332    .text.dma_circulation_disable:000000000000001c .LVL18
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:330    .text.dma_circulation_disable:000000000000001a .LVL17
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:261    .text.dma_circulation_enable:0000000000000000 .LVL13
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:288    .text.dma_circulation_enable:000000000000001c .LVL15
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:286    .text.dma_circulation_enable:000000000000001a .LVL14
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:122    .text.dma_init:0000000000000000 .LVL3
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:155    .text.dma_init:0000000000000024 .LVL5
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:147    .text.dma_init:000000000000001a .LVL4
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:171    .text.dma_init:0000000000000032 .LVL6
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:177    .text.dma_init:0000000000000036 .LVL7
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:187    .text.dma_init:0000000000000040 .LVL8
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:195    .text.dma_init:0000000000000048 .LVL9
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:204    .text.dma_init:0000000000000054 .LVL10
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:230    .text.dma_init:0000000000000074 .LVL11
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:237    .text.dma_init:000000000000007c .LVL12
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:18     .text.dma_deinit:0000000000000000 .LVL0
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:65     .text.dma_deinit:000000000000003a .LVL1
/var/folders/ls/4h1n6w991j94vzjn0w5_vtp40000gn/T//ccwqOxrN.s:1373   .debug_info:0000000000000000 .Ldebug_info0

NO UNDEFINED SYMBOLS
