<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1695</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:10px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:10px;line-height:14px;font-family:Times;color:#000000;}
	.ft09{font-size:10px;line-height:13px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1695-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1695.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-11</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTEL®&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft06">It is&#160;important to&#160;note that processor&#160;updates to&#160;the IA32_RTIT_OUTPUT_BASE&#160;and&#160;<br/>IA32_RTIT_OUTPUT_MASK_PTRS&#160;MSRs&#160;are asynchronous&#160;to&#160;instruction execution. Thus, reads of these MSRs&#160;<br/>while&#160;Intel PT is enabled&#160;may&#160;return stale values. Like&#160;all IA32_RTIT_* MSRs,&#160;the&#160;values of these MSRs&#160;should not&#160;<br/>be&#160;trusted&#160;or saved unless&#160;trace&#160;packet generation&#160;is&#160;first disabled&#160;by clearing IA32_RTIT_CTL.TraceEn.&#160;This&#160;<br/>ensures that&#160;he output&#160;MSR values account&#160;for&#160;all packets generated to&#160;that&#160;point, after&#160;which the&#160;output MSR&#160;<br/>values&#160;will be frozen until tracing resumes.&#160;</p>
<p style="position:absolute;top:180px;left:362px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:205px;left:69px;white-space:nowrap" class="ft06">The processor may cache&#160;internally&#160;any number&#160;of&#160;entries from the current table or from&#160;tables that it references&#160;<br/>(directly or indirectly). If tracing is enabled, the processor may ignore or delay detection of modifications to these&#160;<br/>tables. To&#160;ensure that table changes are detected by&#160;the&#160;processor&#160;in a predictable manner,&#160;software&#160;should clear&#160;<br/>TraceEn before modifying&#160;the current&#160;table&#160;(or tables that&#160;it references) and only&#160;then&#160;re-enable&#160;packet genera-<br/>tion.</p>
<p style="position:absolute;top:305px;left:69px;white-space:nowrap" class="ft04">Single Output Region&#160;ToPA&#160;Implementation</p>
<p style="position:absolute;top:330px;left:69px;white-space:nowrap" class="ft06">The first processor generation&#160;to implement&#160;Intel PT&#160;supports only ToPA&#160;configurations&#160;with&#160;a single ToPA&#160;entry&#160;<br/>followed by an END entry that points back&#160;to the first entry (creating one circular output buffer). Such processors&#160;<br/>enumerate CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit&#160;1] = 0&#160;and&#160;CPUID.(EAX=14H,ECX=0):ECX.TOPAOUT[bit&#160;<br/>0] = 1.&#160;<br/>If CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit&#160;1]&#160;=&#160;0, ToPA&#160;tables can hold only&#160;one output&#160;entry,&#160;which must be&#160;<br/>followed by an&#160;END=1&#160;entry which&#160;points&#160;back to the&#160;base&#160;of the&#160;table.&#160;Hence&#160;only&#160;one contiguous&#160;block can be&#160;<br/>used as&#160;output.<br/>The lone&#160;output entry can&#160;have&#160;INT or&#160;STOP set,&#160;but nonetheless&#160;must&#160;be&#160;followed&#160;by an END&#160;entry as&#160;described&#160;<br/>above.&#160;Note that, if INT=1,&#160;the&#160;PMI will actually be delivered&#160;before the&#160;region&#160;is filled.</p>
<p style="position:absolute;top:507px;left:69px;white-space:nowrap" class="ft04">ToPA&#160;Table&#160;Entry&#160;Format</p>
<p style="position:absolute;top:532px;left:69px;white-space:nowrap" class="ft06">The format&#160;of ToPA&#160;table entries&#160;is&#160;<a href="o_fe12b1e2a880e0ce-1695.html">shown in Figure&#160;36-2</a>. The&#160;size&#160;of&#160;the address&#160;field&#160;is&#160;determined&#160;by&#160;the&#160;<br/>processor’s&#160;physical-address width (MAXPHYADDR)&#160;in bits,&#160;as reported&#160;in CPUID.80000008H:EAX[7:0].</p>
<p style="position:absolute;top:782px;left:69px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1695.html">Table 36-3</a>&#160;describes the&#160;details of the&#160;ToPA&#160;table&#160;entry&#160;fields. If reserved&#160;bits&#160;are&#160;set to&#160;1,&#160;an error&#160;is signaled.</p>
<p style="position:absolute;top:1043px;left:69px;white-space:nowrap" class="ft02">1.&#160;Although WRMSR is&#160;a&#160;serializing&#160;instruction,&#160;the execution of&#160;WRMSR that forces&#160;packet writes by clearing TraceEn&#160;does&#160;not&#160;itself&#160;</p>
<p style="position:absolute;top:1059px;left:91px;white-space:nowrap" class="ft02">cause&#160;these&#160;writes to&#160;be globally&#160;observed.</p>
<p style="position:absolute;top:736px;left:317px;white-space:nowrap" class="ft04">Figure&#160;36-2. &#160;Layout&#160;of&#160;ToPA&#160;Table Entry</p>
<p style="position:absolute;top:812px;left:330px;white-space:nowrap" class="ft04">Table 36-3.&#160;ToPA&#160;Table&#160;Entry Fields</p>
<p style="position:absolute;top:837px;left:79px;white-space:nowrap" class="ft02">ToPA&#160;Entry&#160;Field</p>
<p style="position:absolute;top:837px;left:476px;white-space:nowrap" class="ft02">Description</p>
<p style="position:absolute;top:861px;left:75px;white-space:nowrap" class="ft02">Output Region&#160;</p>
<p style="position:absolute;top:877px;left:75px;white-space:nowrap" class="ft02">Base Physical&#160;</p>
<p style="position:absolute;top:894px;left:75px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:861px;left:194px;white-space:nowrap" class="ft02">If END=0, this is the base&#160;physical&#160;address&#160;of&#160;the&#160;output region&#160;specified&#160;by this&#160;entry. Note&#160;that&#160;all regions&#160;</p>
<p style="position:absolute;top:877px;left:194px;white-space:nowrap" class="ft02">must&#160;be&#160;aligned based on&#160;their size.&#160;Thus a&#160;2M&#160;region&#160;must&#160;have&#160;bits 20:12 clear.&#160;If&#160;the region&#160;is not&#160;properly&#160;</p>
<p style="position:absolute;top:894px;left:194px;white-space:nowrap" class="ft02">aligned,&#160;an&#160;operational error&#160;will be&#160;signaled&#160;when&#160;the entry is reached.</p>
<p style="position:absolute;top:910px;left:194px;white-space:nowrap" class="ft02">If END=1,&#160;this&#160;is&#160;the&#160;4K-aligned&#160;base physical&#160;address of&#160;the next ToPA&#160;table&#160;(which&#160;may&#160;be the base of&#160;the&#160;cur-</p>
<p style="position:absolute;top:927px;left:194px;white-space:nowrap" class="ft02">rent&#160;table,&#160;or&#160;the first table in&#160;the&#160;linked&#160;list&#160;if&#160;a&#160;circular&#160;buffer&#160;is&#160;desired). If&#160;the processor supports&#160;only a&#160;single&#160;</p>
<p style="position:absolute;top:943px;left:194px;white-space:nowrap" class="ft02">ToPA&#160;output region (see above), this address must&#160;be&#160;the&#160;value currently in&#160;the&#160;IA32_RTIT_OUTPUT_BASE&#160;</p>
<p style="position:absolute;top:960px;left:194px;white-space:nowrap" class="ft02">MSR.</p>
<p style="position:absolute;top:602px;left:495px;white-space:nowrap" class="ft03">11</p>
<p style="position:absolute;top:603px;left:526px;white-space:nowrap" class="ft03">9</p>
<p style="position:absolute;top:602px;left:511px;white-space:nowrap" class="ft03">10</p>
<p style="position:absolute;top:602px;left:481px;white-space:nowrap" class="ft03">12</p>
<p style="position:absolute;top:603px;left:296px;white-space:nowrap" class="ft03">MAXPHYADDR–1</p>
<p style="position:absolute;top:670px;left:213px;white-space:nowrap" class="ft05">9:6&#160;Size</p>
<p style="position:absolute;top:603px;left:564px;white-space:nowrap" class="ft03">6&#160;5</p>
<p style="position:absolute;top:603px;left:665px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:684px;left:213px;white-space:nowrap" class="ft09">4 :&#160;STOP<br/>2&#160;: INT<br/>0 :&#160;END</p>
<p style="position:absolute;top:629px;left:304px;white-space:nowrap" class="ft03">Output&#160;Region&#160;Base Physical&#160;Address</p>
<p style="position:absolute;top:603px;left:594px;white-space:nowrap" class="ft03">4</p>
<p style="position:absolute;top:603px;left:649px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:603px;left:614px;white-space:nowrap" class="ft03">3</p>
<p style="position:absolute;top:603px;left:632px;white-space:nowrap" class="ft03">2</p>
<p style="position:absolute;top:702px;left:726px;white-space:nowrap" class="ft05">Reserved</p>
<p style="position:absolute;top:603px;left:233px;white-space:nowrap" class="ft03">63</p>
</div>
</body>
</html>
