{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "7afd3ca7_ebdf28a6",
        "filename": "plat/arm/board/fvp/fvp_common.c",
        "patchSetId": 5
      },
      "lineNbr": 171,
      "author": {
        "id": 1000228
      },
      "writtenOn": "2022-04-08T14:03:11Z",
      "side": 1,
      "message": "I\u0027m not sure I agree. It means the whole TDRAM range incl. SPMC and SPs are mapped during any service call occurring at EL3 during run-time.",
      "revId": "8d8e37e4f6ce3bd5c9e9de0a9c1e01134382a0c3",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}