
---------- Begin Simulation Statistics ----------
final_tick                                 5363253500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55117                       # Simulator instruction rate (inst/s)
host_mem_usage                                 895768                       # Number of bytes of host memory used
host_op_rate                                    65558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   181.43                       # Real time elapsed on the host
host_tick_rate                               29560376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005363                       # Number of seconds simulated
sim_ticks                                  5363253500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.629495                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  867746                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               870973                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1363097                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2241                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2985                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              744                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1796883                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  165833                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          195                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3074202                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2968445                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32673                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                703655                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          566175                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8991240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.324686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.381921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5690848     63.29%     63.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1050512     11.68%     74.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       549598      6.11%     81.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       386859      4.30%     85.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       285041      3.17%     88.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       150954      1.68%     90.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       140304      1.56%     91.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        33469      0.37%     92.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       703655      7.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8991240                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.072651                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.072651                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                867836                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   781                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               853035                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12600628                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5882628                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2144507                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32880                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3015                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                151462                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1796883                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1470483                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2763828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 24382                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10780294                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   67302                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.167518                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6281834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1035820                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.005014                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9079313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.402206                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.695210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6640291     73.14%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   294802      3.25%     76.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   262019      2.89%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   252693      2.78%     82.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   218220      2.40%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   205483      2.26%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   138357      1.52%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   115874      1.28%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   951574     10.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9079313                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1598633                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     16016517                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     19040496                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        63929                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     125287512                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1647196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38306                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1710408                       # Number of branches executed
system.cpu.iew.exec_nop                         18842                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.144211                       # Inst execution rate
system.cpu.iew.exec_refs                      3977646                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1866356                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   59034                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2117551                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1998                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              9121                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1876330                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12476861                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2111290                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             51335                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12273385                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    586                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 71969                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32880                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 72813                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            29723                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        23593                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116635                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        20209                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19827                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18479                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11964320                       # num instructions consuming a value
system.cpu.iew.wb_count                      12224288                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.587132                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7024631                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.139633                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12232670                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13944629                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7076350                       # number of integer regfile writes
system.cpu.ipc                               0.932270                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.932270                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5382      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6876436     55.79%     55.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57710      0.47%     56.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179652      1.46%     57.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53040      0.43%     58.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206874      1.68%     59.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171011      1.39%     61.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395790      3.21%     64.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61099      0.50%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             255866      2.08%     67.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10096      0.08%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13283      0.11%     67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12256      0.10%     67.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  723      0.01%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28557      0.23%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2127561     17.26%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1869360     15.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12324725                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      387214                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031418                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11952      3.09%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   448      0.12%      3.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.15%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                48667     12.57%     15.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             63918     16.51%     32.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2357      0.61%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                44614     11.52%     44.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    552      0.14%     44.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    506      0.13%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  33436      8.64%     53.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                180172     46.53%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10568676                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29996027                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10255254                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10886822                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12456021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12324725                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1998                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          563531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               515                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       552650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9079313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.357451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.984368                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5048696     55.61%     55.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1088300     11.99%     67.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              799961      8.81%     76.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              735991      8.11%     84.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              523571      5.77%     90.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              359932      3.96%     94.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              227983      2.51%     96.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              192344      2.12%     98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              102535      1.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9079313                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.148997                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2137881                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4120460                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1969034                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2134823                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             48675                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            74171                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2117551                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1876330                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12579321                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                         10726509                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  167352                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 119743                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5943467                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 191812                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36024                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              25286960                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12556994                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13432920                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2229052                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 150220                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32880                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                510092                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   811267                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14202509                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         196470                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18719                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    709027                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2001                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2628198                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20762714                       # The number of ROB reads
system.cpu.rob.rob_writes                    25041675                       # The number of ROB writes
system.cpu.timesIdled                          131482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2517007                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1883595                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          987                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       761102                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1523292                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1712                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5239                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1712                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       444864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  444864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6965                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8643500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36765500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            756364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       752101                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5636                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        752165                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4199                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          190                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          190                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2256431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2285482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     96273024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1147520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97420544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           762190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 761203     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    987      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             762190                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1559637907                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14986721                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1128247999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            21.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               184072                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       566873                       # number of demand (read+write) hits
system.l2.demand_hits::total                   755049                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              184072                       # number of overall hits
system.l2.overall_hits::.cpu.data                4104                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       566873                       # number of overall hits
system.l2.overall_hits::total                  755049                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5731                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1220                       # number of overall misses
system.l2.overall_misses::.cpu.data              5731                       # number of overall misses
system.l2.overall_misses::total                  6951                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96000500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    466580000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        562580500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96000500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    466580000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       562580500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           185292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9835                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       566873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               762000                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          185292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9835                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       566873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              762000                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009122                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009122                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78688.934426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81413.365905                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80935.189181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78688.934426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81413.365905                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80935.189181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6951                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6951                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83800500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    409270000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    493070500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83800500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    409270000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    493070500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009122                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68688.934426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71413.365905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70935.189181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68688.934426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71413.365905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70935.189181                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8095                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8095                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8095                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       751114                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           751114                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       751114                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       751114                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5239                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    426409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     426409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81391.296049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81391.296049                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    374019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    374019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71391.296049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71391.296049                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         184072                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       566873                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             750945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96000500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96000500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       185292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       566873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         752165                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006584                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78688.934426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78688.934426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1220                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83800500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83800500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68688.934426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68688.934426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40171000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40171000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81648.373984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81648.373984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35251000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71648.373984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71648.373984                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           176                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               176                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          190                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           190                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.073684                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.073684                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       270500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       270500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.073684                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.073684                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19321.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2427.335267                       # Cycle average of tags in use
system.l2.tags.total_refs                     1522291                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    213.176166                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.484131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1061.619556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1357.231581                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018519                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6965                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.053139                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12185581                       # Number of tag accesses
system.l2.tags.data_accesses                 12185581                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             444864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6951                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          14558327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          68388339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              82946667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     14558327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14558327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         14558327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         68388339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             82946667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000567000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15207                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     76242000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               206573250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10968.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29718.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.072081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.627672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.293662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          959     48.68%     48.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          584     29.64%     78.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          101      5.13%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      2.44%     85.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      2.23%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      0.96%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.61%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.61%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          191      9.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1970                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 444864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  444864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        82.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     82.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5363165500                       # Total gap between requests
system.mem_ctrls.avgGap                     771567.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 14558327.328738050535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68388339.279506370425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     33584750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172988500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27528.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30184.70                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6854400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3643200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26089560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     422872320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1109947890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1124796480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2694203850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.345050                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2913440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    178880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2270933500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7232820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3832950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23540580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     422872320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1120538490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1115878080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2693895240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.287509                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2890070250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    178880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2294303250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1243804                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1243804                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1243804                       # number of overall hits
system.cpu.icache.overall_hits::total         1243804                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       226679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         226679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       226679                       # number of overall misses
system.cpu.icache.overall_misses::total        226679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3727297500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3727297500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3727297500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3727297500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1470483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1470483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1470483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1470483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.154153                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.154153                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.154153                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.154153                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16443.064863                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16443.064863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16443.064863                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16443.064863                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            346899                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       752101                       # number of writebacks
system.cpu.icache.writebacks::total            752101                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        41387                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        41387                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        41387                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        41387                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       185292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       185292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       185292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       566873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       752165                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3115444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3115444000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3115444000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   8910065961                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12025509961                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.126008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.126008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.126008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.511509                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16813.699458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16813.699458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16813.699458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 15717.922641                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15987.861654                       # average overall mshr miss latency
system.cpu.icache.replacements                 752101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1243804                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1243804                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       226679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        226679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3727297500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3727297500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1470483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1470483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.154153                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.154153                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16443.064863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16443.064863                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        41387                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        41387                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       185292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       185292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3115444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3115444000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.126008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.126008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16813.699458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16813.699458                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       566873                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       566873                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   8910065961                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   8910065961                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 15717.922641                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 15717.922641                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.967456                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1995969                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            752165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.653632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    14.587941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    49.379515                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.227937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.771555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3693131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3693131                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3892153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3892153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3893310                       # number of overall hits
system.cpu.dcache.overall_hits::total         3893310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39460                       # number of overall misses
system.cpu.dcache.overall_misses::total         39460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1922801000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1922801000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1922801000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1922801000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3931602                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3931602                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3932770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3932770                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48741.438313                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48741.438313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48727.850988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48727.850988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8095                       # number of writebacks
system.cpu.dcache.writebacks::total              8095                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10025                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    528773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    528773500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    529004500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    529004500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002549                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52761.275195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52761.275195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52768.528678                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52768.528678                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9001                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2063312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2063312                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    336228000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    336228000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2076783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2076783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24959.394254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24959.394254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9275                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     86561500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     86561500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20629.528122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20629.528122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1586324500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1586324500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61080.609141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61080.609141                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    441970500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    441970500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75952.998797                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75952.998797                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1157                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002568                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       248500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       248500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data        35500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        35500                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       241500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       241500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        34500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        34500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1949                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1949                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           872.761306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3907206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10025                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            389.746234                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   872.761306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.852306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7883307                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7883307                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5363253500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5363253500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
