
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000134 <Default_Reset_Handler>:
  *         supplied main() routine is called. 
  * @param  None
  * @retval None
  */
void Default_Reset_Handler(void)
{
 8000134:	b580      	push	{r7, lr}
 8000136:	b082      	sub	sp, #8
 8000138:	af00      	add	r7, sp, #0

		// Initialize data and bss 
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;
 800013a:	4b10      	ldr	r3, [pc, #64]	; (800017c <zero_loop+0x18>)
 800013c:	607b      	str	r3, [r7, #4]

  for(pulDest = &_sdata; pulDest < &_edata; )
 800013e:	4b10      	ldr	r3, [pc, #64]	; (8000180 <zero_loop+0x1c>)
 8000140:	603b      	str	r3, [r7, #0]
 8000142:	e007      	b.n	8000154 <Default_Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
 8000144:	683b      	ldr	r3, [r7, #0]
 8000146:	1d1a      	adds	r2, r3, #4
 8000148:	603a      	str	r2, [r7, #0]
 800014a:	687a      	ldr	r2, [r7, #4]
 800014c:	1d11      	adds	r1, r2, #4
 800014e:	6079      	str	r1, [r7, #4]
 8000150:	6812      	ldr	r2, [r2, #0]
 8000152:	601a      	str	r2, [r3, #0]
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8000154:	683b      	ldr	r3, [r7, #0]
 8000156:	4a0b      	ldr	r2, [pc, #44]	; (8000184 <zero_loop+0x20>)
 8000158:	4293      	cmp	r3, r2
 800015a:	d3f3      	bcc.n	8000144 <Default_Reset_Handler+0x10>
    *(pulDest++) = *(pulSrc++);
  }
  
  // Zero fill the bss segment.  This is done with inline assembly since this
  //  will clear the value of pulDest if it is not kept in a register. 
  __asm("  ldr     r0, =_sbss\n"
 800015c:	480c      	ldr	r0, [pc, #48]	; (8000190 <ADC1_2_IRQHandler+0x8>)
 800015e:	490d      	ldr	r1, [pc, #52]	; (8000194 <ADC1_2_IRQHandler+0xc>)
 8000160:	f04f 0200 	mov.w	r2, #0

08000164 <zero_loop>:
 8000164:	4288      	cmp	r0, r1
 8000166:	bfb8      	it	lt
 8000168:	f840 2b04 	strlt.w	r2, [r0], #4
 800016c:	dbfa      	blt.n	8000164 <zero_loop>
        "    it      lt\n"
        "    strlt   r2, [r0], #4\n"
        "    blt     zero_loop");
  
  /* Setup the microcontroller system. */
  SystemInit();
 800016e:	f000 f867 	bl	8000240 <SystemInit>
    
  /* Call the application's entry point.*/
  main();
 8000172:	f000 f811 	bl	8000198 <main>
}
 8000176:	3708      	adds	r7, #8
 8000178:	46bd      	mov	sp, r7
 800017a:	bd80      	pop	{r7, pc}
 800017c:	08002594 	.word	0x08002594
 8000180:	20000000 	.word	0x20000000
 8000184:	2000005c 	.word	0x2000005c

08000188 <ADC1_2_IRQHandler>:
  *         preserving the system state for examination by a debugger.
  * @param  None
  * @retval None  
  */
static void Default_Handler(void) 
{
 8000188:	b480      	push	{r7}
 800018a:	af00      	add	r7, sp, #0
  /* Go into an infinite loop. */
  while (1) 
  {
  }
 800018c:	e7fe      	b.n	800018c <ADC1_2_IRQHandler+0x4>
 800018e:	0000      	.short	0x0000
 8000190:	20000470 	.word	0x20000470
 8000194:	200004d0 	.word	0x200004d0

08000198 <main>:
#include "pad.h"
#include "sram.h"*/


int main(int argc, char *argv[])
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	6039      	str	r1, [r7, #0]

	HardInit();
 80001a2:	f000 f9a9 	bl	80004f8 <HardInit>
	while(1)
	{
		delay_ms(10);
 80001a6:	200a      	movs	r0, #10
 80001a8:	f000 fa42 	bl	8000630 <delay_ms>

	//    LedBlink( LEDGREEN );
//		LedRed.LedBlink = LedBlinkRed;
		LedRed.LedBlink( &LedRed, 1000 );
 80001ac:	4b0a      	ldr	r3, [pc, #40]	; (80001d8 <main+0x40>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	4809      	ldr	r0, [pc, #36]	; (80001d8 <main+0x40>)
 80001b2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80001b6:	4798      	blx	r3
		LedGreen.LedBlink( &LedGreen, 500 );
 80001b8:	4b08      	ldr	r3, [pc, #32]	; (80001dc <main+0x44>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4807      	ldr	r0, [pc, #28]	; (80001dc <main+0x44>)
 80001be:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80001c2:	4798      	blx	r3

		Beep.BeepOnHzTime( 200, 2000 );
 80001c4:	4b06      	ldr	r3, [pc, #24]	; (80001e0 <main+0x48>)
 80001c6:	695b      	ldr	r3, [r3, #20]
 80001c8:	20c8      	movs	r0, #200	; 0xc8
 80001ca:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80001ce:	4798      	blx	r3
		Beep.PlayMusic( );
 80001d0:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <main+0x48>)
 80001d2:	699b      	ldr	r3, [r3, #24]
 80001d4:	4798      	blx	r3

	}
 80001d6:	e7e6      	b.n	80001a6 <main+0xe>
 80001d8:	20000490 	.word	0x20000490
 80001dc:	200004b0 	.word	0x200004b0
 80001e0:	20000474 	.word	0x20000474

080001e4 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80001e4:	b480      	push	{r7}
 80001e6:	af00      	add	r7, sp, #0
}
 80001e8:	46bd      	mov	sp, r7
 80001ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ee:	4770      	bx	lr

080001f0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80001f0:	b480      	push	{r7}
 80001f2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80001f4:	e7fe      	b.n	80001f4 <HardFault_Handler+0x4>
 80001f6:	bf00      	nop

080001f8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80001f8:	b480      	push	{r7}
 80001fa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80001fc:	e7fe      	b.n	80001fc <MemManage_Handler+0x4>
 80001fe:	bf00      	nop

08000200 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000200:	b480      	push	{r7}
 8000202:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000204:	e7fe      	b.n	8000204 <BusFault_Handler+0x4>
 8000206:	bf00      	nop

08000208 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800020c:	e7fe      	b.n	800020c <UsageFault_Handler+0x4>
 800020e:	bf00      	nop

08000210 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
}
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr

0800021c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
}
 8000220:	46bd      	mov	sp, r7
 8000222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000226:	4770      	bx	lr

08000228 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000228:	b480      	push	{r7}
 800022a:	af00      	add	r7, sp, #0
}
 800022c:	46bd      	mov	sp, r7
 800022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000232:	4770      	bx	lr

08000234 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
}
 8000238:	46bd      	mov	sp, r7
 800023a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023e:	4770      	bx	lr

08000240 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000244:	4a11      	ldr	r2, [pc, #68]	; (800028c <SystemInit+0x4c>)
 8000246:	4b11      	ldr	r3, [pc, #68]	; (800028c <SystemInit+0x4c>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	f043 0301 	orr.w	r3, r3, #1
 800024e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000250:	4b0e      	ldr	r3, [pc, #56]	; (800028c <SystemInit+0x4c>)
 8000252:	2200      	movs	r2, #0
 8000254:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000256:	4a0d      	ldr	r2, [pc, #52]	; (800028c <SystemInit+0x4c>)
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <SystemInit+0x4c>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000260:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000264:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000266:	4b09      	ldr	r3, [pc, #36]	; (800028c <SystemInit+0x4c>)
 8000268:	4a09      	ldr	r2, [pc, #36]	; (8000290 <SystemInit+0x50>)
 800026a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <SystemInit+0x4c>)
 800026e:	4b07      	ldr	r3, [pc, #28]	; (800028c <SystemInit+0x4c>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000276:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000278:	4b04      	ldr	r3, [pc, #16]	; (800028c <SystemInit+0x4c>)
 800027a:	2200      	movs	r2, #0
 800027c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800027e:	f000 f887 	bl	8000390 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000282:	4b04      	ldr	r3, [pc, #16]	; (8000294 <SystemInit+0x54>)
 8000284:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000288:	609a      	str	r2, [r3, #8]
#endif
}
 800028a:	bd80      	pop	{r7, pc}
 800028c:	40023800 	.word	0x40023800
 8000290:	24003010 	.word	0x24003010
 8000294:	e000ed00 	.word	0xe000ed00

08000298 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000298:	b480      	push	{r7}
 800029a:	b087      	sub	sp, #28
 800029c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800029e:	2300      	movs	r3, #0
 80002a0:	613b      	str	r3, [r7, #16]
 80002a2:	2300      	movs	r3, #0
 80002a4:	617b      	str	r3, [r7, #20]
 80002a6:	2302      	movs	r3, #2
 80002a8:	60fb      	str	r3, [r7, #12]
 80002aa:	2300      	movs	r3, #0
 80002ac:	60bb      	str	r3, [r7, #8]
 80002ae:	2302      	movs	r3, #2
 80002b0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80002b2:	4b32      	ldr	r3, [pc, #200]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002b4:	689b      	ldr	r3, [r3, #8]
 80002b6:	f003 030c 	and.w	r3, r3, #12
 80002ba:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80002bc:	693b      	ldr	r3, [r7, #16]
 80002be:	2b04      	cmp	r3, #4
 80002c0:	d007      	beq.n	80002d2 <SystemCoreClockUpdate+0x3a>
 80002c2:	2b08      	cmp	r3, #8
 80002c4:	d009      	beq.n	80002da <SystemCoreClockUpdate+0x42>
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d13f      	bne.n	800034a <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80002ca:	4b2d      	ldr	r3, [pc, #180]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 80002cc:	4a2d      	ldr	r2, [pc, #180]	; (8000384 <SystemCoreClockUpdate+0xec>)
 80002ce:	601a      	str	r2, [r3, #0]
      break;
 80002d0:	e03f      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80002d2:	4b2b      	ldr	r3, [pc, #172]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 80002d4:	4a2c      	ldr	r2, [pc, #176]	; (8000388 <SystemCoreClockUpdate+0xf0>)
 80002d6:	601a      	str	r2, [r3, #0]
      break;
 80002d8:	e03b      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80002da:	4b28      	ldr	r3, [pc, #160]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002e2:	0d9b      	lsrs	r3, r3, #22
 80002e4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80002e6:	4b25      	ldr	r3, [pc, #148]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002ee:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d00d      	beq.n	8000312 <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002f6:	4a24      	ldr	r2, [pc, #144]	; (8000388 <SystemCoreClockUpdate+0xf0>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80002fe:	4b1f      	ldr	r3, [pc, #124]	; (800037c <SystemCoreClockUpdate+0xe4>)
 8000300:	6859      	ldr	r1, [r3, #4]
 8000302:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000306:	400b      	ands	r3, r1
 8000308:	099b      	lsrs	r3, r3, #6
 800030a:	fb03 f302 	mul.w	r3, r3, r2
 800030e:	617b      	str	r3, [r7, #20]
 8000310:	e00c      	b.n	800032c <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000312:	4a1c      	ldr	r2, [pc, #112]	; (8000384 <SystemCoreClockUpdate+0xec>)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	fbb2 f2f3 	udiv	r2, r2, r3
 800031a:	4b18      	ldr	r3, [pc, #96]	; (800037c <SystemCoreClockUpdate+0xe4>)
 800031c:	6859      	ldr	r1, [r3, #4]
 800031e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000322:	400b      	ands	r3, r1
 8000324:	099b      	lsrs	r3, r3, #6
 8000326:	fb03 f302 	mul.w	r3, r3, r2
 800032a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800032c:	4b13      	ldr	r3, [pc, #76]	; (800037c <SystemCoreClockUpdate+0xe4>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000334:	0c1b      	lsrs	r3, r3, #16
 8000336:	3301      	adds	r3, #1
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800033c:	697a      	ldr	r2, [r7, #20]
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	fbb2 f3f3 	udiv	r3, r2, r3
 8000344:	4a0e      	ldr	r2, [pc, #56]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000346:	6013      	str	r3, [r2, #0]
      break;
 8000348:	e003      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 800034a:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 800034c:	4a0d      	ldr	r2, [pc, #52]	; (8000384 <SystemCoreClockUpdate+0xec>)
 800034e:	601a      	str	r2, [r3, #0]
      break;
 8000350:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000352:	4b0a      	ldr	r3, [pc, #40]	; (800037c <SystemCoreClockUpdate+0xe4>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800035a:	091b      	lsrs	r3, r3, #4
 800035c:	4a0b      	ldr	r2, [pc, #44]	; (800038c <SystemCoreClockUpdate+0xf4>)
 800035e:	5cd3      	ldrb	r3, [r2, r3]
 8000360:	b2db      	uxtb	r3, r3
 8000362:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	fa22 f303 	lsr.w	r3, r2, r3
 800036e:	4a04      	ldr	r2, [pc, #16]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000370:	6013      	str	r3, [r2, #0]
}
 8000372:	371c      	adds	r7, #28
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	40023800 	.word	0x40023800
 8000380:	20000000 	.word	0x20000000
 8000384:	00f42400 	.word	0x00f42400
 8000388:	007a1200 	.word	0x007a1200
 800038c:	20000004 	.word	0x20000004

08000390 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000396:	2300      	movs	r3, #0
 8000398:	607b      	str	r3, [r7, #4]
 800039a:	2300      	movs	r3, #0
 800039c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800039e:	4a35      	ldr	r2, [pc, #212]	; (8000474 <SetSysClock+0xe4>)
 80003a0:	4b34      	ldr	r3, [pc, #208]	; (8000474 <SetSysClock+0xe4>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80003a8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80003aa:	4b32      	ldr	r3, [pc, #200]	; (8000474 <SetSysClock+0xe4>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003b2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3301      	adds	r3, #1
 80003b8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d103      	bne.n	80003c8 <SetSysClock+0x38>
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80003c6:	d1f0      	bne.n	80003aa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80003c8:	4b2a      	ldr	r3, [pc, #168]	; (8000474 <SetSysClock+0xe4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d002      	beq.n	80003da <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80003d4:	2301      	movs	r3, #1
 80003d6:	603b      	str	r3, [r7, #0]
 80003d8:	e001      	b.n	80003de <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80003da:	2300      	movs	r3, #0
 80003dc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	2b01      	cmp	r3, #1
 80003e2:	d142      	bne.n	800046a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003e4:	4a23      	ldr	r2, [pc, #140]	; (8000474 <SetSysClock+0xe4>)
 80003e6:	4b23      	ldr	r3, [pc, #140]	; (8000474 <SetSysClock+0xe4>)
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003ee:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80003f0:	4a21      	ldr	r2, [pc, #132]	; (8000478 <SetSysClock+0xe8>)
 80003f2:	4b21      	ldr	r3, [pc, #132]	; (8000478 <SetSysClock+0xe8>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80003fa:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80003fc:	4a1d      	ldr	r2, [pc, #116]	; (8000474 <SetSysClock+0xe4>)
 80003fe:	4b1d      	ldr	r3, [pc, #116]	; (8000474 <SetSysClock+0xe4>)
 8000400:	689b      	ldr	r3, [r3, #8]
 8000402:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000404:	4a1b      	ldr	r2, [pc, #108]	; (8000474 <SetSysClock+0xe4>)
 8000406:	4b1b      	ldr	r3, [pc, #108]	; (8000474 <SetSysClock+0xe4>)
 8000408:	689b      	ldr	r3, [r3, #8]
 800040a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800040e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000410:	4a18      	ldr	r2, [pc, #96]	; (8000474 <SetSysClock+0xe4>)
 8000412:	4b18      	ldr	r3, [pc, #96]	; (8000474 <SetSysClock+0xe4>)
 8000414:	689b      	ldr	r3, [r3, #8]
 8000416:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800041a:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800041c:	4b15      	ldr	r3, [pc, #84]	; (8000474 <SetSysClock+0xe4>)
 800041e:	4a17      	ldr	r2, [pc, #92]	; (800047c <SetSysClock+0xec>)
 8000420:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000422:	4a14      	ldr	r2, [pc, #80]	; (8000474 <SetSysClock+0xe4>)
 8000424:	4b13      	ldr	r3, [pc, #76]	; (8000474 <SetSysClock+0xe4>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800042c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800042e:	bf00      	nop
 8000430:	4b10      	ldr	r3, [pc, #64]	; (8000474 <SetSysClock+0xe4>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000438:	2b00      	cmp	r3, #0
 800043a:	d0f9      	beq.n	8000430 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800043c:	4b10      	ldr	r3, [pc, #64]	; (8000480 <SetSysClock+0xf0>)
 800043e:	f240 7205 	movw	r2, #1797	; 0x705
 8000442:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000444:	4a0b      	ldr	r2, [pc, #44]	; (8000474 <SetSysClock+0xe4>)
 8000446:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <SetSysClock+0xe4>)
 8000448:	689b      	ldr	r3, [r3, #8]
 800044a:	f023 0303 	bic.w	r3, r3, #3
 800044e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000450:	4a08      	ldr	r2, [pc, #32]	; (8000474 <SetSysClock+0xe4>)
 8000452:	4b08      	ldr	r3, [pc, #32]	; (8000474 <SetSysClock+0xe4>)
 8000454:	689b      	ldr	r3, [r3, #8]
 8000456:	f043 0302 	orr.w	r3, r3, #2
 800045a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800045c:	bf00      	nop
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SetSysClock+0xe4>)
 8000460:	689b      	ldr	r3, [r3, #8]
 8000462:	f003 030c 	and.w	r3, r3, #12
 8000466:	2b08      	cmp	r3, #8
 8000468:	d1f9      	bne.n	800045e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800046a:	370c      	adds	r7, #12
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	40023800 	.word	0x40023800
 8000478:	40007000 	.word	0x40007000
 800047c:	07405408 	.word	0x07405408
 8000480:	40023c00 	.word	0x40023c00

08000484 <LED_Init>:
#include "beep.h"
//#include "stm32f4xx_rcc.h"


void LED_Init( void )
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0

	LedRed.pin = LEDRED;
 8000488:	4b08      	ldr	r3, [pc, #32]	; (80004ac <LED_Init+0x28>)
 800048a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800048e:	801a      	strh	r2, [r3, #0]
	LedRed.LedInit( &LedRed );
 8000490:	4b06      	ldr	r3, [pc, #24]	; (80004ac <LED_Init+0x28>)
 8000492:	685b      	ldr	r3, [r3, #4]
 8000494:	4805      	ldr	r0, [pc, #20]	; (80004ac <LED_Init+0x28>)
 8000496:	4798      	blx	r3

	LedGreen.pin = LEDGREEN;
 8000498:	4b05      	ldr	r3, [pc, #20]	; (80004b0 <LED_Init+0x2c>)
 800049a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800049e:	801a      	strh	r2, [r3, #0]
	LedRed.LedInit( &LedGreen );
 80004a0:	4b02      	ldr	r3, [pc, #8]	; (80004ac <LED_Init+0x28>)
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	4802      	ldr	r0, [pc, #8]	; (80004b0 <LED_Init+0x2c>)
 80004a6:	4798      	blx	r3
	LedGreen.LedBlink = LedBlinkGreen;
	LedGreen.LedRollBack = LedBlinkGreen;
	LedGreen.LedInit( );
#endif 	
	
}
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000490 	.word	0x20000490
 80004b0:	200004b0 	.word	0x200004b0

080004b4 <BEEP_INIT>:

void BEEP_INIT( void )
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	Beep.BeepInit = BeepInit ;
 80004b8:	4b09      	ldr	r3, [pc, #36]	; (80004e0 <BEEP_INIT+0x2c>)
 80004ba:	4a0a      	ldr	r2, [pc, #40]	; (80004e4 <BEEP_INIT+0x30>)
 80004bc:	609a      	str	r2, [r3, #8]
	Beep.BeepOn = BeepOn ;
 80004be:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <BEEP_INIT+0x2c>)
 80004c0:	4a09      	ldr	r2, [pc, #36]	; (80004e8 <BEEP_INIT+0x34>)
 80004c2:	60da      	str	r2, [r3, #12]
	Beep.BeepOff = BeepOff ;
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <BEEP_INIT+0x2c>)
 80004c6:	4a09      	ldr	r2, [pc, #36]	; (80004ec <BEEP_INIT+0x38>)
 80004c8:	611a      	str	r2, [r3, #16]
	Beep.BeepOnHzTime = BeepOnHzTime ;
 80004ca:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <BEEP_INIT+0x2c>)
 80004cc:	4a08      	ldr	r2, [pc, #32]	; (80004f0 <BEEP_INIT+0x3c>)
 80004ce:	615a      	str	r2, [r3, #20]
	Beep.PlayMusic = PlayMusic ;
 80004d0:	4b03      	ldr	r3, [pc, #12]	; (80004e0 <BEEP_INIT+0x2c>)
 80004d2:	4a08      	ldr	r2, [pc, #32]	; (80004f4 <BEEP_INIT+0x40>)
 80004d4:	619a      	str	r2, [r3, #24]

	Beep.BeepInit( );
 80004d6:	4b02      	ldr	r3, [pc, #8]	; (80004e0 <BEEP_INIT+0x2c>)
 80004d8:	689b      	ldr	r3, [r3, #8]
 80004da:	4798      	blx	r3
}
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	20000474 	.word	0x20000474
 80004e4:	0800068d 	.word	0x0800068d
 80004e8:	080006d1 	.word	0x080006d1
 80004ec:	080006e5 	.word	0x080006e5
 80004f0:	080006f9 	.word	0x080006f9
 80004f4:	08000765 	.word	0x08000765

080004f8 <HardInit>:


void HardInit( void )
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80004fc:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000500:	f000 fa30 	bl	8000964 <NVIC_PriorityGroupConfig>
	delay_init( 168 );
 8000504:	20a8      	movs	r0, #168	; 0xa8
 8000506:	f000 f809 	bl	800051c <delay_init>
	uart_init( 115200 );
 800050a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800050e:	f000 f9a9 	bl	8000864 <uart_init>
//	LedInit( LedRed );
//	LedInit( LedGreen );	
//	LED_Init( );
	LED_Init( );
 8000512:	f7ff ffb7 	bl	8000484 <LED_Init>
	BEEP_INIT();
 8000516:	f7ff ffcd 	bl	80004b4 <BEEP_INIT>
//	TIM14_PWM_Init(500-1,84-1);
//	Time14PwmInit_HZ( 2000 );
//	TIM5_CH1_Cap_Init(0XFFFFFFFF, 84-1);
//	PadInit( 8 );
//	FSMC_SRAM_Init( );
}
 800051a:	bd80      	pop	{r7, pc}

0800051c <delay_init>:
static u8  fac_us=0;	
static u16 fac_ms=0;	
	

void delay_init(u8 SYSCLK)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8); 
 8000526:	f06f 0004 	mvn.w	r0, #4
 800052a:	f000 fac3 	bl	8000ab4 <SysTick_CLKSourceConfig>

	fac_us=SYSCLK/8;				
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	08db      	lsrs	r3, r3, #3
 8000532:	b2da      	uxtb	r2, r3
 8000534:	4b08      	ldr	r3, [pc, #32]	; (8000558 <delay_init+0x3c>)
 8000536:	701a      	strb	r2, [r3, #0]
	fac_ms=(u16)fac_us*1000;		
 8000538:	4b07      	ldr	r3, [pc, #28]	; (8000558 <delay_init+0x3c>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	b29b      	uxth	r3, r3
 800053e:	461a      	mov	r2, r3
 8000540:	0152      	lsls	r2, r2, #5
 8000542:	1ad2      	subs	r2, r2, r3
 8000544:	0092      	lsls	r2, r2, #2
 8000546:	4413      	add	r3, r2
 8000548:	00db      	lsls	r3, r3, #3
 800054a:	b29a      	uxth	r2, r3
 800054c:	4b03      	ldr	r3, [pc, #12]	; (800055c <delay_init+0x40>)
 800054e:	801a      	strh	r2, [r3, #0]

}								    
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	20000470 	.word	0x20000470
 800055c:	20000472 	.word	0x20000472

08000560 <delay_us>:

void delay_us(u32 nus)
{		
 8000560:	b480      	push	{r7}
 8000562:	b085      	sub	sp, #20
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	u32 temp;	    	 
	SysTick->LOAD=nus*fac_us; 				//时间加载	  		 
 8000568:	4a15      	ldr	r2, [pc, #84]	; (80005c0 <delay_us+0x60>)
 800056a:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <delay_us+0x64>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	4619      	mov	r1, r3
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	fb03 f301 	mul.w	r3, r3, r1
 8000576:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        				//清空计数器
 8000578:	4b11      	ldr	r3, [pc, #68]	; (80005c0 <delay_us+0x60>)
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ; //开始倒数 	 
 800057e:	4a10      	ldr	r2, [pc, #64]	; (80005c0 <delay_us+0x60>)
 8000580:	4b0f      	ldr	r3, [pc, #60]	; (80005c0 <delay_us+0x60>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 800058a:	4b0d      	ldr	r3, [pc, #52]	; (80005c0 <delay_us+0x60>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//等待时间到达   
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	2b00      	cmp	r3, #0
 8000598:	d004      	beq.n	80005a4 <delay_us+0x44>
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d0f2      	beq.n	800058a <delay_us+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk; //关闭计数器
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <delay_us+0x60>)
 80005a6:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <delay_us+0x60>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	f023 0301 	bic.w	r3, r3, #1
 80005ae:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;       				//清空计数器 
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <delay_us+0x60>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
}
 80005b6:	3714      	adds	r7, #20
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr
 80005c0:	e000e010 	.word	0xe000e010
 80005c4:	20000470 	.word	0x20000470

080005c8 <delay_xms>:

void delay_xms(u16 nms)
{	 		  	  
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	80fb      	strh	r3, [r7, #6]
	u32 temp;		   
	SysTick->LOAD=(u32)nms*fac_ms;			//时间加载(SysTick->LOAD为24bit)
 80005d2:	4a15      	ldr	r2, [pc, #84]	; (8000628 <delay_xms+0x60>)
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	4915      	ldr	r1, [pc, #84]	; (800062c <delay_xms+0x64>)
 80005d8:	8809      	ldrh	r1, [r1, #0]
 80005da:	fb01 f303 	mul.w	r3, r1, r3
 80005de:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           			//清空计数器
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <delay_xms+0x60>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //开始倒数 
 80005e6:	4a10      	ldr	r2, [pc, #64]	; (8000628 <delay_xms+0x60>)
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <delay_xms+0x60>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f043 0301 	orr.w	r3, r3, #1
 80005f0:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 80005f2:	4b0d      	ldr	r3, [pc, #52]	; (8000628 <delay_xms+0x60>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16)));	//等待时间到达   
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d004      	beq.n	800060c <delay_xms+0x44>
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000608:	2b00      	cmp	r3, #0
 800060a:	d0f2      	beq.n	80005f2 <delay_xms+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //关闭计数器
 800060c:	4a06      	ldr	r2, [pc, #24]	; (8000628 <delay_xms+0x60>)
 800060e:	4b06      	ldr	r3, [pc, #24]	; (8000628 <delay_xms+0x60>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f023 0301 	bic.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]
	SysTick->VAL =0X00;     		  		//清空计数器	  	    
 8000618:	4b03      	ldr	r3, [pc, #12]	; (8000628 <delay_xms+0x60>)
 800061a:	2200      	movs	r2, #0
 800061c:	609a      	str	r2, [r3, #8]
} 
 800061e:	3714      	adds	r7, #20
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000e010 	.word	0xe000e010
 800062c:	20000472 	.word	0x20000472

08000630 <delay_ms>:

void delay_ms(u16 nms)
{	 	 
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	80fb      	strh	r3, [r7, #6]
	u8 repeat=nms/540;	
 800063a:	88fb      	ldrh	r3, [r7, #6]
 800063c:	4a12      	ldr	r2, [pc, #72]	; (8000688 <delay_ms+0x58>)
 800063e:	fba2 2303 	umull	r2, r3, r2, r3
 8000642:	0a5b      	lsrs	r3, r3, #9
 8000644:	b29b      	uxth	r3, r3
 8000646:	73fb      	strb	r3, [r7, #15]
						
	u16 remain=nms%540;
 8000648:	88fb      	ldrh	r3, [r7, #6]
 800064a:	4a0f      	ldr	r2, [pc, #60]	; (8000688 <delay_ms+0x58>)
 800064c:	fba2 1203 	umull	r1, r2, r2, r3
 8000650:	0a52      	lsrs	r2, r2, #9
 8000652:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8000656:	fb01 f202 	mul.w	r2, r1, r2
 800065a:	1a9b      	subs	r3, r3, r2
 800065c:	81bb      	strh	r3, [r7, #12]
	while(repeat)
 800065e:	e006      	b.n	800066e <delay_ms+0x3e>
	{
		delay_xms(540);
 8000660:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8000664:	f7ff ffb0 	bl	80005c8 <delay_xms>
		repeat--;
 8000668:	7bfb      	ldrb	r3, [r7, #15]
 800066a:	3b01      	subs	r3, #1
 800066c:	73fb      	strb	r3, [r7, #15]
void delay_ms(u16 nms)
{	 	 
	u8 repeat=nms/540;	
						
	u16 remain=nms%540;
	while(repeat)
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d1f5      	bne.n	8000660 <delay_ms+0x30>
	{
		delay_xms(540);
		repeat--;
	}
	if(remain)delay_xms(remain);
 8000674:	89bb      	ldrh	r3, [r7, #12]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d003      	beq.n	8000682 <delay_ms+0x52>
 800067a:	89bb      	ldrh	r3, [r7, #12]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffa3 	bl	80005c8 <delay_xms>
} 
 8000682:	3710      	adds	r7, #16
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	f2b9d649 	.word	0xf2b9d649

0800068c <BeepInit>:




void BeepInit( void )
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000692:	2020      	movs	r0, #32
 8000694:	2101      	movs	r1, #1
 8000696:	f001 f853 	bl	8001740 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = BEEPPIN;
 800069a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800069e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80006a0:	2301      	movs	r3, #1
 80006a2:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80006a4:	2300      	movs	r3, #0
 80006a6:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80006a8:	2303      	movs	r3, #3
 80006aa:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80006ac:	2301      	movs	r3, #1
 80006ae:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);
 80006b0:	463b      	mov	r3, r7
 80006b2:	4806      	ldr	r0, [pc, #24]	; (80006cc <BeepInit+0x40>)
 80006b4:	4619      	mov	r1, r3
 80006b6:	f000 facb 	bl	8000c50 <GPIO_Init>
	
	GPIO_ResetBits(GPIOF, BEEPPIN);
 80006ba:	4804      	ldr	r0, [pc, #16]	; (80006cc <BeepInit+0x40>)
 80006bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006c0:	f000 fbee 	bl	8000ea0 <GPIO_ResetBits>
}
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	40021400 	.word	0x40021400

080006d0 <BeepOn>:

void BeepOn( void )
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	GPIO_SetBits( GPIOF, BEEPPIN );	
 80006d4:	4802      	ldr	r0, [pc, #8]	; (80006e0 <BeepOn+0x10>)
 80006d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006da:	f000 fbd3 	bl	8000e84 <GPIO_SetBits>
}
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40021400 	.word	0x40021400

080006e4 <BeepOff>:

void BeepOff( void )
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	GPIO_ResetBits( GPIOF, BEEPPIN );
 80006e8:	4802      	ldr	r0, [pc, #8]	; (80006f4 <BeepOff+0x10>)
 80006ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006ee:	f000 fbd7 	bl	8000ea0 <GPIO_ResetBits>
}
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40021400 	.word	0x40021400

080006f8 <BeepOnHzTime>:

void BeepOnHzTime( u16 hz, u32 time )
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	6039      	str	r1, [r7, #0]
 8000702:	80fb      	strh	r3, [r7, #6]
	u32 num = time*hz/1000 ;
 8000704:	88fb      	ldrh	r3, [r7, #6]
 8000706:	683a      	ldr	r2, [r7, #0]
 8000708:	fb02 f303 	mul.w	r3, r2, r3
 800070c:	4a14      	ldr	r2, [pc, #80]	; (8000760 <BeepOnHzTime+0x68>)
 800070e:	fba2 2303 	umull	r2, r3, r2, r3
 8000712:	099b      	lsrs	r3, r3, #6
 8000714:	60fb      	str	r3, [r7, #12]
	while( num--  )
 8000716:	e01b      	b.n	8000750 <BeepOnHzTime+0x58>
	{
		BeepOn( );
 8000718:	f7ff ffda 	bl	80006d0 <BeepOn>
		delay_us( (50000/hz)*10 );
 800071c:	88fb      	ldrh	r3, [r7, #6]
 800071e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000722:	fb92 f2f3 	sdiv	r2, r2, r3
 8000726:	4613      	mov	r3, r2
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	4413      	add	r3, r2
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	4618      	mov	r0, r3
 8000730:	f7ff ff16 	bl	8000560 <delay_us>
		BeepOff( );
 8000734:	f7ff ffd6 	bl	80006e4 <BeepOff>
		delay_us( (50000/hz)*10 );
 8000738:	88fb      	ldrh	r3, [r7, #6]
 800073a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800073e:	fb92 f2f3 	sdiv	r2, r2, r3
 8000742:	4613      	mov	r3, r2
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	4413      	add	r3, r2
 8000748:	005b      	lsls	r3, r3, #1
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff ff08 	bl	8000560 <delay_us>
}

void BeepOnHzTime( u16 hz, u32 time )
{
	u32 num = time*hz/1000 ;
	while( num--  )
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	1e5a      	subs	r2, r3, #1
 8000754:	60fa      	str	r2, [r7, #12]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d1de      	bne.n	8000718 <BeepOnHzTime+0x20>
		BeepOn( );
		delay_us( (50000/hz)*10 );
		BeepOff( );
		delay_us( (50000/hz)*10 );
	}
}
 800075a:	3710      	adds	r7, #16
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	10624dd3 	.word	0x10624dd3

08000764 <PlayMusic>:

void PlayMusic( void )
{
 8000764:	b590      	push	{r4, r7, lr}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	4c13      	ldr	r4, [pc, #76]	; (80007b8 <PlayMusic+0x54>)
 800076c:	447c      	add	r4, pc
	u16 i = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	80fb      	strh	r3, [r7, #6]
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000772:	e011      	b.n	8000798 <PlayMusic+0x34>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
 8000774:	88fb      	ldrh	r3, [r7, #6]
 8000776:	4a11      	ldr	r2, [pc, #68]	; (80007bc <PlayMusic+0x58>)
 8000778:	58a2      	ldr	r2, [r4, r2]
 800077a:	5cd3      	ldrb	r3, [r2, r3]
 800077c:	b299      	uxth	r1, r3
 800077e:	88fb      	ldrh	r3, [r7, #6]
 8000780:	4a0f      	ldr	r2, [pc, #60]	; (80007c0 <PlayMusic+0x5c>)
 8000782:	58a2      	ldr	r2, [r4, r2]
 8000784:	5cd3      	ldrb	r3, [r2, r3]
 8000786:	461a      	mov	r2, r3
 8000788:	4613      	mov	r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	4413      	add	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	4608      	mov	r0, r1
 8000792:	4619      	mov	r1, r3
 8000794:	f7ff ffb0 	bl	80006f8 <BeepOnHzTime>
}

void PlayMusic( void )
{
	u16 i = 0;
	while(SONG_HZ[i]!=0 || SONG_TIME[i]!=0)
 8000798:	88fb      	ldrh	r3, [r7, #6]
 800079a:	4a08      	ldr	r2, [pc, #32]	; (80007bc <PlayMusic+0x58>)
 800079c:	58a2      	ldr	r2, [r4, r2]
 800079e:	5cd3      	ldrb	r3, [r2, r3]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d1e7      	bne.n	8000774 <PlayMusic+0x10>
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	4a06      	ldr	r2, [pc, #24]	; (80007c0 <PlayMusic+0x5c>)
 80007a8:	58a2      	ldr	r2, [r4, r2]
 80007aa:	5cd3      	ldrb	r3, [r2, r3]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d1e1      	bne.n	8000774 <PlayMusic+0x10>
	{
		BeepOnHzTime(SONG_HZ[i], SONG_TIME[i]*20);
	}
}
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd90      	pop	{r4, r7, pc}
 80007b6:	bf00      	nop
 80007b8:	17fffcec 	.word	0x17fffcec
 80007bc:	00000004 	.word	0x00000004
 80007c0:	00000000 	.word	0x00000000

080007c4 <_write>:
#include "led.h"
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	60b9      	str	r1, [r7, #8]
 80007ce:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	e013      	b.n	80007fe <_write+0x3a>
	{  
		while (!(USART1->SR & USART_SR_TXE))  
 80007d6:	bf00      	nop
 80007d8:	4b0d      	ldr	r3, [pc, #52]	; (8000810 <_write+0x4c>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	b29b      	uxth	r3, r3
 80007de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d0f8      	beq.n	80007d8 <_write+0x14>
		{  
		}  
		USART_SendData(USART1, pBuffer[i]);
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	68ba      	ldr	r2, [r7, #8]
 80007ea:	4413      	add	r3, r2
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	4807      	ldr	r0, [pc, #28]	; (8000810 <_write+0x4c>)
 80007f2:	4619      	mov	r1, r3
 80007f4:	f001 fc3c 	bl	8002070 <USART_SendData>
//#include <stdio.h>
//#include <stdlib.h>

int _write (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	3301      	adds	r3, #1
 80007fc:	617b      	str	r3, [r7, #20]
 80007fe:	697a      	ldr	r2, [r7, #20]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	429a      	cmp	r2, r3
 8000804:	dbe7      	blt.n	80007d6 <_write+0x12>
			USART_SendData(USART1, '\n');
			while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
		}*/
	}
	
	return size;  
 8000806:	687b      	ldr	r3, [r7, #4]
}  
 8000808:	4618      	mov	r0, r3
 800080a:	3718      	adds	r7, #24
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40011000 	.word	0x40011000

08000814 <_read>:
int _read (int fd, char *pBuffer, int size)  
{  
 8000814:	b590      	push	{r4, r7, lr}
 8000816:	b087      	sub	sp, #28
 8000818:	af00      	add	r7, sp, #0
 800081a:	60f8      	str	r0, [r7, #12]
 800081c:	60b9      	str	r1, [r7, #8]
 800081e:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < size; i++)  
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
 8000824:	e013      	b.n	800084e <_read+0x3a>
	{  
		while ((USART1->SR & USART_SR_RXNE) == 0)  
 8000826:	bf00      	nop
 8000828:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <_read+0x4c>)
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	b29b      	uxth	r3, r3
 800082e:	f003 0320 	and.w	r3, r3, #32
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f8      	beq.n	8000828 <_read+0x14>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	68ba      	ldr	r2, [r7, #8]
 800083a:	18d4      	adds	r4, r2, r3
 800083c:	4808      	ldr	r0, [pc, #32]	; (8000860 <_read+0x4c>)
 800083e:	f001 fc29 	bl	8002094 <USART_ReceiveData>
 8000842:	4603      	mov	r3, r0
 8000844:	b2db      	uxtb	r3, r3
 8000846:	7023      	strb	r3, [r4, #0]
	
	return size;  
}  
int _read (int fd, char *pBuffer, int size)  
{  
	for (int i = 0; i < size; i++)  
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	3301      	adds	r3, #1
 800084c:	617b      	str	r3, [r7, #20]
 800084e:	697a      	ldr	r2, [r7, #20]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	429a      	cmp	r2, r3
 8000854:	dbe7      	blt.n	8000826 <_read+0x12>
		{  
		}  
  
		pBuffer[i] = USART_ReceiveData(USART1);  
	}  
	return size;  
 8000856:	687b      	ldr	r3, [r7, #4]
} 
 8000858:	4618      	mov	r0, r3
 800085a:	371c      	adds	r7, #28
 800085c:	46bd      	mov	sp, r7
 800085e:	bd90      	pop	{r4, r7, pc}
 8000860:	40011000 	.word	0x40011000

08000864 <uart_init>:

u8 USART_RX_BUF[USART_REC_LEN];     //接收缓冲,最大USART_REC_LEN个字节.
u16 USART_RX_STA=0;       //接收状态标记	


void uart_init(u32 bound){
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	; 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
	//GPIO端口设置
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //使能GPIOA时钟
 800086c:	2001      	movs	r0, #1
 800086e:	2101      	movs	r1, #1
 8000870:	f000 ff66 	bl	8001740 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//使能USART1时钟
 8000874:	2010      	movs	r0, #16
 8000876:	2101      	movs	r1, #1
 8000878:	f000 ffda 	bl	8001830 <RCC_APB2PeriphClockCmd>
 
	//串口1对应引脚复用映射
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9复用为USART1
 800087c:	4825      	ldr	r0, [pc, #148]	; (8000914 <uart_init+0xb0>)
 800087e:	2109      	movs	r1, #9
 8000880:	2207      	movs	r2, #7
 8000882:	f000 fb53 	bl	8000f2c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10复用为USART1
 8000886:	4823      	ldr	r0, [pc, #140]	; (8000914 <uart_init+0xb0>)
 8000888:	210a      	movs	r1, #10
 800088a:	2207      	movs	r2, #7
 800088c:	f000 fb4e 	bl	8000f2c <GPIO_PinAFConfig>
	
	//USART1端口配置
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9与GPIOA10
 8000890:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000894:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//复用功能
 8000896:	2302      	movs	r3, #2
 8000898:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//速度50MHz
 800089c:	2302      	movs	r3, #2
 800089e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //推挽复用输出
 80008a2:	2300      	movs	r3, #0
 80008a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //上拉
 80008a8:	2301      	movs	r3, #1
 80008aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //初始化PA9，PA10
 80008ae:	f107 0320 	add.w	r3, r7, #32
 80008b2:	4818      	ldr	r0, [pc, #96]	; (8000914 <uart_init+0xb0>)
 80008b4:	4619      	mov	r1, r3
 80008b6:	f000 f9cb 	bl	8000c50 <GPIO_Init>

	//USART1 初始化设置
	USART_InitStructure.USART_BaudRate = bound;//波特率设置
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//字长为8位数据格式
 80008be:	2300      	movs	r3, #0
 80008c0:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//一个停止位
 80008c2:	2300      	movs	r3, #0
 80008c4:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//无奇偶校验位
 80008c6:	2300      	movs	r3, #0
 80008c8:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//无硬件数据流控制
 80008ca:	2300      	movs	r3, #0
 80008cc:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//收发模式
 80008ce:	230c      	movs	r3, #12
 80008d0:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //初始化串口1
 80008d2:	f107 0310 	add.w	r3, r7, #16
 80008d6:	4810      	ldr	r0, [pc, #64]	; (8000918 <uart_init+0xb4>)
 80008d8:	4619      	mov	r1, r3
 80008da:	f001 fa33 	bl	8001d44 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //使能串口1 
 80008de:	480e      	ldr	r0, [pc, #56]	; (8000918 <uart_init+0xb4>)
 80008e0:	2101      	movs	r1, #1
 80008e2:	f001 fb47 	bl	8001f74 <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//开启相关中断
 80008e6:	480c      	ldr	r0, [pc, #48]	; (8000918 <uart_init+0xb4>)
 80008e8:	f240 5125 	movw	r1, #1317	; 0x525
 80008ec:	2201      	movs	r2, #1
 80008ee:	f001 fd65 	bl	80023bc <USART_ITConfig>

	//Usart1 NVIC 配置
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//串口1中断通道
 80008f2:	2325      	movs	r3, #37	; 0x25
 80008f4:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//抢占优先级3
 80008f6:	2303      	movs	r3, #3
 80008f8:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//子优先级3
 80008fa:	2303      	movs	r3, #3
 80008fc:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 80008fe:	2301      	movs	r3, #1
 8000900:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器、
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	4618      	mov	r0, r3
 8000908:	f000 f83e 	bl	8000988 <NVIC_Init>

#endif
	
}
 800090c:	3728      	adds	r7, #40	; 0x28
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40020000 	.word	0x40020000
 8000918:	40011000 	.word	0x40011000

0800091c <USART1_IRQHandler>:


void USART1_IRQHandler(void)                	//串口1中断服务程序
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
	u8 Res;

	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) 
 8000922:	480f      	ldr	r0, [pc, #60]	; (8000960 <USART1_IRQHandler+0x44>)
 8000924:	f240 5125 	movw	r1, #1317	; 0x525
 8000928:	f001 fdbc 	bl	80024a4 <USART_GetITStatus>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d012      	beq.n	8000958 <USART1_IRQHandler+0x3c>
	{
		Res = USART_ReceiveData(USART1);
 8000932:	480b      	ldr	r0, [pc, #44]	; (8000960 <USART1_IRQHandler+0x44>)
 8000934:	f001 fbae 	bl	8002094 <USART_ReceiveData>
 8000938:	4603      	mov	r3, r0
 800093a:	71fb      	strb	r3, [r7, #7]

		//	LedBlink( LedGreen );
		//LedBlink( Res );
		USART_SendData( USART1, Res );
 800093c:	79fb      	ldrb	r3, [r7, #7]
 800093e:	b29b      	uxth	r3, r3
 8000940:	4807      	ldr	r0, [pc, #28]	; (8000960 <USART1_IRQHandler+0x44>)
 8000942:	4619      	mov	r1, r3
 8000944:	f001 fb94 	bl	8002070 <USART_SendData>
		while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 8000948:	bf00      	nop
 800094a:	4805      	ldr	r0, [pc, #20]	; (8000960 <USART1_IRQHandler+0x44>)
 800094c:	2140      	movs	r1, #64	; 0x40
 800094e:	f001 fd7d 	bl	800244c <USART_GetFlagStatus>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	d1f8      	bne.n	800094a <USART1_IRQHandler+0x2e>
			}
		}   		 
#endif
	} 

} 
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40011000 	.word	0x40011000

08000964 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800096c:	4a05      	ldr	r2, [pc, #20]	; (8000984 <NVIC_PriorityGroupConfig+0x20>)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000974:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000978:	60d3      	str	r3, [r2, #12]
}
 800097a:	370c      	adds	r7, #12
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000990:	2300      	movs	r3, #0
 8000992:	73fb      	strb	r3, [r7, #15]
 8000994:	2300      	movs	r3, #0
 8000996:	73bb      	strb	r3, [r7, #14]
 8000998:	230f      	movs	r3, #15
 800099a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	78db      	ldrb	r3, [r3, #3]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d038      	beq.n	8000a16 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80009a4:	4b26      	ldr	r3, [pc, #152]	; (8000a40 <NVIC_Init+0xb8>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	43db      	mvns	r3, r3
 80009aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80009ae:	0a1b      	lsrs	r3, r3, #8
 80009b0:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80009b2:	7bfb      	ldrb	r3, [r7, #15]
 80009b4:	f1c3 0304 	rsb	r3, r3, #4
 80009b8:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80009ba:	7b7a      	ldrb	r2, [r7, #13]
 80009bc:	7bfb      	ldrb	r3, [r7, #15]
 80009be:	fa42 f303 	asr.w	r3, r2, r3
 80009c2:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	785b      	ldrb	r3, [r3, #1]
 80009c8:	461a      	mov	r2, r3
 80009ca:	7bbb      	ldrb	r3, [r7, #14]
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	789a      	ldrb	r2, [r3, #2]
 80009d6:	7b7b      	ldrb	r3, [r7, #13]
 80009d8:	4013      	ands	r3, r2
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	7bfb      	ldrb	r3, [r7, #15]
 80009de:	4313      	orrs	r3, r2
 80009e0:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	011b      	lsls	r3, r3, #4
 80009e6:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80009e8:	4a16      	ldr	r2, [pc, #88]	; (8000a44 <NVIC_Init+0xbc>)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4413      	add	r3, r2
 80009f0:	7bfa      	ldrb	r2, [r7, #15]
 80009f2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80009f6:	4a13      	ldr	r2, [pc, #76]	; (8000a44 <NVIC_Init+0xbc>)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	095b      	lsrs	r3, r3, #5
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	f003 031f 	and.w	r3, r3, #31
 8000a0a:	2101      	movs	r1, #1
 8000a0c:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a10:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8000a14:	e00f      	b.n	8000a36 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a16:	490b      	ldr	r1, [pc, #44]	; (8000a44 <NVIC_Init+0xbc>)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	095b      	lsrs	r3, r3, #5
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	f003 031f 	and.w	r3, r3, #31
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000a2e:	f100 0320 	add.w	r3, r0, #32
 8000a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	e000ed00 	.word	0xe000ed00
 8000a44:	e000e100 	.word	0xe000e100

08000a48 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
 8000a50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000a52:	4907      	ldr	r1, [pc, #28]	; (8000a70 <NVIC_SetVectorTable+0x28>)
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8000a5a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	608b      	str	r3, [r1, #8]
}
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	460a      	mov	r2, r1
 8000a7e:	71fb      	strb	r3, [r7, #7]
 8000a80:	4613      	mov	r3, r2
 8000a82:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8000a84:	79bb      	ldrb	r3, [r7, #6]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d006      	beq.n	8000a98 <NVIC_SystemLPConfig+0x24>
  {
    SCB->SCR |= LowPowerMode;
 8000a8a:	4909      	ldr	r1, [pc, #36]	; (8000ab0 <NVIC_SystemLPConfig+0x3c>)
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <NVIC_SystemLPConfig+0x3c>)
 8000a8e:	691a      	ldr	r2, [r3, #16]
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	4313      	orrs	r3, r2
 8000a94:	610b      	str	r3, [r1, #16]
 8000a96:	e006      	b.n	8000aa6 <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8000a98:	4905      	ldr	r1, [pc, #20]	; (8000ab0 <NVIC_SystemLPConfig+0x3c>)
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <NVIC_SystemLPConfig+0x3c>)
 8000a9c:	691a      	ldr	r2, [r3, #16]
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	43db      	mvns	r3, r3
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	610b      	str	r3, [r1, #16]
  }
}
 8000aa6:	370c      	adds	r7, #12
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b04      	cmp	r3, #4
 8000ac0:	d106      	bne.n	8000ad0 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000ac2:	4a09      	ldr	r2, [pc, #36]	; (8000ae8 <SysTick_CLKSourceConfig+0x34>)
 8000ac4:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <SysTick_CLKSourceConfig+0x34>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f043 0304 	orr.w	r3, r3, #4
 8000acc:	6013      	str	r3, [r2, #0]
 8000ace:	e005      	b.n	8000adc <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000ad0:	4a05      	ldr	r2, [pc, #20]	; (8000ae8 <SysTick_CLKSourceConfig+0x34>)
 8000ad2:	4b05      	ldr	r3, [pc, #20]	; (8000ae8 <SysTick_CLKSourceConfig+0x34>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f023 0304 	bic.w	r3, r3, #4
 8000ada:	6013      	str	r3, [r2, #0]
  }
}
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	e000e010 	.word	0xe000e010

08000aec <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a4b      	ldr	r2, [pc, #300]	; (8000c24 <GPIO_DeInit+0x138>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d108      	bne.n	8000b0e <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000afc:	2001      	movs	r0, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	f000 feb4 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8000b04:	2001      	movs	r0, #1
 8000b06:	2100      	movs	r1, #0
 8000b08:	f000 feb0 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000b0c:	e086      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOB)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4a45      	ldr	r2, [pc, #276]	; (8000c28 <GPIO_DeInit+0x13c>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d108      	bne.n	8000b28 <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000b16:	2002      	movs	r0, #2
 8000b18:	2101      	movs	r1, #1
 8000b1a:	f000 fea7 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8000b1e:	2002      	movs	r0, #2
 8000b20:	2100      	movs	r1, #0
 8000b22:	f000 fea3 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000b26:	e079      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOC)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4a40      	ldr	r2, [pc, #256]	; (8000c2c <GPIO_DeInit+0x140>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d108      	bne.n	8000b42 <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000b30:	2004      	movs	r0, #4
 8000b32:	2101      	movs	r1, #1
 8000b34:	f000 fe9a 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000b38:	2004      	movs	r0, #4
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	f000 fe96 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000b40:	e06c      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOD)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4a3a      	ldr	r2, [pc, #232]	; (8000c30 <GPIO_DeInit+0x144>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d108      	bne.n	8000b5c <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000b4a:	2008      	movs	r0, #8
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	f000 fe8d 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8000b52:	2008      	movs	r0, #8
 8000b54:	2100      	movs	r1, #0
 8000b56:	f000 fe89 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000b5a:	e05f      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOE)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a35      	ldr	r2, [pc, #212]	; (8000c34 <GPIO_DeInit+0x148>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d108      	bne.n	8000b76 <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000b64:	2010      	movs	r0, #16
 8000b66:	2101      	movs	r1, #1
 8000b68:	f000 fe80 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8000b6c:	2010      	movs	r0, #16
 8000b6e:	2100      	movs	r1, #0
 8000b70:	f000 fe7c 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000b74:	e052      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOF)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a2f      	ldr	r2, [pc, #188]	; (8000c38 <GPIO_DeInit+0x14c>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d108      	bne.n	8000b90 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8000b7e:	2020      	movs	r0, #32
 8000b80:	2101      	movs	r1, #1
 8000b82:	f000 fe73 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8000b86:	2020      	movs	r0, #32
 8000b88:	2100      	movs	r1, #0
 8000b8a:	f000 fe6f 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000b8e:	e045      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOG)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a2a      	ldr	r2, [pc, #168]	; (8000c3c <GPIO_DeInit+0x150>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d108      	bne.n	8000baa <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000b98:	2040      	movs	r0, #64	; 0x40
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	f000 fe66 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8000ba0:	2040      	movs	r0, #64	; 0x40
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	f000 fe62 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000ba8:	e038      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOH)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a24      	ldr	r2, [pc, #144]	; (8000c40 <GPIO_DeInit+0x154>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d108      	bne.n	8000bc4 <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8000bb2:	2080      	movs	r0, #128	; 0x80
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	f000 fe59 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8000bba:	2080      	movs	r0, #128	; 0x80
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	f000 fe55 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000bc2:	e02b      	b.n	8000c1c <GPIO_DeInit+0x130>
  }

  else if (GPIOx == GPIOI)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4a1f      	ldr	r2, [pc, #124]	; (8000c44 <GPIO_DeInit+0x158>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d10a      	bne.n	8000be2 <GPIO_DeInit+0xf6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8000bcc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	f000 fe4b 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8000bd6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000bda:	2100      	movs	r1, #0
 8000bdc:	f000 fe46 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000be0:	e01c      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else if (GPIOx == GPIOJ)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a18      	ldr	r2, [pc, #96]	; (8000c48 <GPIO_DeInit+0x15c>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d10a      	bne.n	8000c00 <GPIO_DeInit+0x114>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 8000bea:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bee:	2101      	movs	r1, #1
 8000bf0:	f000 fe3c 	bl	800186c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 8000bf4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	f000 fe37 	bl	800186c <RCC_AHB1PeriphResetCmd>
 8000bfe:	e00d      	b.n	8000c1c <GPIO_DeInit+0x130>
  }
  else
  {
    if (GPIOx == GPIOK)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <GPIO_DeInit+0x160>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d109      	bne.n	8000c1c <GPIO_DeInit+0x130>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 8000c08:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	f000 fe2d 	bl	800186c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8000c12:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000c16:	2100      	movs	r1, #0
 8000c18:	f000 fe28 	bl	800186c <RCC_AHB1PeriphResetCmd>
    }
  }
}
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40020000 	.word	0x40020000
 8000c28:	40020400 	.word	0x40020400
 8000c2c:	40020800 	.word	0x40020800
 8000c30:	40020c00 	.word	0x40020c00
 8000c34:	40021000 	.word	0x40021000
 8000c38:	40021400 	.word	0x40021400
 8000c3c:	40021800 	.word	0x40021800
 8000c40:	40021c00 	.word	0x40021c00
 8000c44:	40022000 	.word	0x40022000
 8000c48:	40022400 	.word	0x40022400
 8000c4c:	40022800 	.word	0x40022800

08000c50 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b087      	sub	sp, #28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
 8000c6a:	e076      	b.n	8000d5a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	2201      	movs	r2, #1
 8000c70:	fa02 f303 	lsl.w	r3, r2, r3
 8000c74:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000c80:	68fa      	ldr	r2, [r7, #12]
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d165      	bne.n	8000d54 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	005b      	lsls	r3, r3, #1
 8000c90:	4619      	mov	r1, r3
 8000c92:	2303      	movs	r3, #3
 8000c94:	408b      	lsls	r3, r1
 8000c96:	43db      	mvns	r3, r3
 8000c98:	401a      	ands	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	791b      	ldrb	r3, [r3, #4]
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb0:	431a      	orrs	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	791b      	ldrb	r3, [r3, #4]
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d003      	beq.n	8000cc6 <GPIO_Init+0x76>
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	791b      	ldrb	r3, [r3, #4]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d12e      	bne.n	8000d24 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	4619      	mov	r1, r3
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	408b      	lsls	r3, r1
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689a      	ldr	r2, [r3, #8]
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	795b      	ldrb	r3, [r3, #5]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	431a      	orrs	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	685a      	ldr	r2, [r3, #4]
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	2301      	movs	r3, #1
 8000d00:	408b      	lsls	r3, r1
 8000d02:	43db      	mvns	r3, r3
 8000d04:	401a      	ands	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	683a      	ldr	r2, [r7, #0]
 8000d10:	7992      	ldrb	r2, [r2, #6]
 8000d12:	4611      	mov	r1, r2
 8000d14:	697a      	ldr	r2, [r7, #20]
 8000d16:	b292      	uxth	r2, r2
 8000d18:	fa01 f202 	lsl.w	r2, r1, r2
 8000d1c:	b292      	uxth	r2, r2
 8000d1e:	431a      	orrs	r2, r3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	68da      	ldr	r2, [r3, #12]
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	005b      	lsls	r3, r3, #1
 8000d2e:	2103      	movs	r1, #3
 8000d30:	fa01 f303 	lsl.w	r3, r1, r3
 8000d34:	43db      	mvns	r3, r3
 8000d36:	401a      	ands	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	68da      	ldr	r2, [r3, #12]
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	79db      	ldrb	r3, [r3, #7]
 8000d44:	4619      	mov	r1, r3
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	431a      	orrs	r2, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	3301      	adds	r3, #1
 8000d58:	617b      	str	r3, [r7, #20]
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	2b0f      	cmp	r3, #15
 8000d5e:	d985      	bls.n	8000c6c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000d60:	371c      	adds	r7, #28
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop

08000d6c <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d7a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	2200      	movs	r2, #0
 8000d80:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	71da      	strb	r2, [r3, #7]
}
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 8000dac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000db0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8000db2:	887a      	ldrh	r2, [r7, #2]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000dba:	68fa      	ldr	r2, [r7, #12]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8000dc0:	887a      	ldrh	r2, [r7, #2]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8000dc6:	68fa      	ldr	r2, [r7, #12]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	69db      	ldr	r3, [r3, #28]
 8000dd0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	60fb      	str	r3, [r7, #12]
}
 8000dd8:	3714      	adds	r7, #20
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop

08000de4 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	460b      	mov	r3, r1
 8000dee:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000df0:	2300      	movs	r3, #0
 8000df2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	691a      	ldr	r2, [r3, #16]
 8000df8:	887b      	ldrh	r3, [r7, #2]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d002      	beq.n	8000e06 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000e00:	2301      	movs	r3, #1
 8000e02:	73fb      	strb	r3, [r7, #15]
 8000e04:	e001      	b.n	8000e0a <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000e06:	2300      	movs	r3, #0
 8000e08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <GPIO_ReadInputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	691b      	ldr	r3, [r3, #16]
 8000e24:	b29b      	uxth	r3, r3
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000e40:	2300      	movs	r3, #0
 8000e42:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695a      	ldr	r2, [r3, #20]
 8000e48:	887b      	ldrh	r3, [r7, #2]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d002      	beq.n	8000e56 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000e50:	2301      	movs	r3, #1
 8000e52:	73fb      	strb	r3, [r7, #15]
 8000e54:	e001      	b.n	8000e5a <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000e56:	2300      	movs	r3, #0
 8000e58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3714      	adds	r7, #20
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <GPIO_ReadOutputData>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	695b      	ldr	r3, [r3, #20]
 8000e74:	b29b      	uxth	r3, r3
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	887a      	ldrh	r2, [r7, #2]
 8000e94:	831a      	strh	r2, [r3, #24]
}
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	887a      	ldrh	r2, [r7, #2]
 8000eb0:	835a      	strh	r2, [r3, #26]
}
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b083      	sub	sp, #12
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000ecc:	787b      	ldrb	r3, [r7, #1]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d003      	beq.n	8000eda <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	887a      	ldrh	r2, [r7, #2]
 8000ed6:	831a      	strh	r2, [r3, #24]
 8000ed8:	e002      	b.n	8000ee0 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	887a      	ldrh	r2, [r7, #2]
 8000ede:	835a      	strh	r2, [r3, #26]
  }
}
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <GPIO_Write>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8000ef8:	887a      	ldrh	r2, [r7, #2]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	615a      	str	r2, [r3, #20]
}
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	695a      	ldr	r2, [r3, #20]
 8000f18:	887b      	ldrh	r3, [r7, #2]
 8000f1a:	405a      	eors	r2, r3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	615a      	str	r2, [r3, #20]
}
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	807b      	strh	r3, [r7, #2]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000f44:	787b      	ldrb	r3, [r7, #1]
 8000f46:	887a      	ldrh	r2, [r7, #2]
 8000f48:	f002 0207 	and.w	r2, r2, #7
 8000f4c:	0092      	lsls	r2, r2, #2
 8000f4e:	4093      	lsls	r3, r2
 8000f50:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000f52:	887b      	ldrh	r3, [r7, #2]
 8000f54:	08db      	lsrs	r3, r3, #3
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	4618      	mov	r0, r3
 8000f5a:	887b      	ldrh	r3, [r7, #2]
 8000f5c:	08db      	lsrs	r3, r3, #3
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	461a      	mov	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3208      	adds	r2, #8
 8000f66:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f6a:	887b      	ldrh	r3, [r7, #2]
 8000f6c:	f003 0307 	and.w	r3, r3, #7
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4619      	mov	r1, r3
 8000f74:	230f      	movs	r3, #15
 8000f76:	408b      	lsls	r3, r1
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	ea02 0103 	and.w	r1, r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f100 0208 	add.w	r2, r0, #8
 8000f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000f88:	887b      	ldrh	r3, [r7, #2]
 8000f8a:	08db      	lsrs	r3, r3, #3
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	461a      	mov	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3208      	adds	r2, #8
 8000f94:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000f9e:	887b      	ldrh	r3, [r7, #2]
 8000fa0:	08db      	lsrs	r3, r3, #3
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	3208      	adds	r2, #8
 8000faa:	68b9      	ldr	r1, [r7, #8]
 8000fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000fb0:	3714      	adds	r7, #20
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000fc0:	4a16      	ldr	r2, [pc, #88]	; (800101c <RCC_DeInit+0x60>)
 8000fc2:	4b16      	ldr	r3, [pc, #88]	; (800101c <RCC_DeInit+0x60>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f043 0301 	orr.w	r3, r3, #1
 8000fca:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fcc:	4b13      	ldr	r3, [pc, #76]	; (800101c <RCC_DeInit+0x60>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000fd2:	4a12      	ldr	r2, [pc, #72]	; (800101c <RCC_DeInit+0x60>)
 8000fd4:	4b11      	ldr	r3, [pc, #68]	; (800101c <RCC_DeInit+0x60>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000fdc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000fe0:	6013      	str	r3, [r2, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <RCC_DeInit+0x60>)
 8000fe4:	4a0e      	ldr	r2, [pc, #56]	; (8001020 <RCC_DeInit+0x64>)
 8000fe6:	605a      	str	r2, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <RCC_DeInit+0x60>)
 8000fea:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <RCC_DeInit+0x68>)
 8000fec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8000ff0:	4b0a      	ldr	r3, [pc, #40]	; (800101c <RCC_DeInit+0x60>)
 8000ff2:	4a0d      	ldr	r2, [pc, #52]	; (8001028 <RCC_DeInit+0x6c>)
 8000ff4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ff8:	4a08      	ldr	r2, [pc, #32]	; (800101c <RCC_DeInit+0x60>)
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <RCC_DeInit+0x60>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001002:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001004:	4b05      	ldr	r3, [pc, #20]	; (800101c <RCC_DeInit+0x60>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 800100a:	4b04      	ldr	r3, [pc, #16]	; (800101c <RCC_DeInit+0x60>)
 800100c:	2200      	movs	r2, #0
 800100e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	40023800 	.word	0x40023800
 8001020:	24003010 	.word	0x24003010
 8001024:	20003000 	.word	0x20003000
 8001028:	24003000 	.word	0x24003000

0800102c <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8001036:	4b05      	ldr	r3, [pc, #20]	; (800104c <RCC_HSEConfig+0x20>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800103c:	4a03      	ldr	r2, [pc, #12]	; (800104c <RCC_HSEConfig+0x20>)
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	7013      	strb	r3, [r2, #0]
}
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	40023802 	.word	0x40023802

08001050 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 800105a:	2300      	movs	r3, #0
 800105c:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 800105e:	2300      	movs	r3, #0
 8001060:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001062:	2031      	movs	r0, #49	; 0x31
 8001064:	f000 fd70 	bl	8001b48 <RCC_GetFlagStatus>
 8001068:	4603      	mov	r3, r0
 800106a:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	3301      	adds	r3, #1
 8001070:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8001078:	d002      	beq.n	8001080 <RCC_WaitForHSEStartUp+0x30>
 800107a:	79bb      	ldrb	r3, [r7, #6]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d0f0      	beq.n	8001062 <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001080:	2031      	movs	r0, #49	; 0x31
 8001082:	f000 fd61 	bl	8001b48 <RCC_GetFlagStatus>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 800108c:	2301      	movs	r3, #1
 800108e:	71fb      	strb	r3, [r7, #7]
 8001090:	e001      	b.n	8001096 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8001092:	2300      	movs	r3, #0
 8001094:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8001096:	79fb      	ldrb	r3, [r7, #7]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b085      	sub	sp, #20
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <RCC_AdjustHSICalibrationValue+0x38>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80010ba:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 80010c6:	4a04      	ldr	r2, [pc, #16]	; (80010d8 <RCC_AdjustHSICalibrationValue+0x38>)
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6013      	str	r3, [r2, #0]
}
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800

080010dc <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80010e6:	4a04      	ldr	r2, [pc, #16]	; (80010f8 <RCC_HSICmd+0x1c>)
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	6013      	str	r3, [r2, #0]
}
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	42470000 	.word	0x42470000

080010fc <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001106:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <RCC_LSEConfig+0x3c>)
 8001108:	2200      	movs	r2, #0
 800110a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800110c:	4b0a      	ldr	r3, [pc, #40]	; (8001138 <RCC_LSEConfig+0x3c>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001112:	79fb      	ldrb	r3, [r7, #7]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d002      	beq.n	800111e <RCC_LSEConfig+0x22>
 8001118:	2b04      	cmp	r3, #4
 800111a:	d004      	beq.n	8001126 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 800111c:	e007      	b.n	800112e <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800111e:	4b06      	ldr	r3, [pc, #24]	; (8001138 <RCC_LSEConfig+0x3c>)
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
      break;
 8001124:	e003      	b.n	800112e <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8001126:	4b04      	ldr	r3, [pc, #16]	; (8001138 <RCC_LSEConfig+0x3c>)
 8001128:	2205      	movs	r2, #5
 800112a:	701a      	strb	r2, [r3, #0]
      break;
 800112c:	bf00      	nop
    default:
      break;
  }
}
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	40023870 	.word	0x40023870

0800113c <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001146:	4a04      	ldr	r2, [pc, #16]	; (8001158 <RCC_LSICmd+0x1c>)
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	6013      	str	r3, [r2, #0]
}
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	42470e80 	.word	0x42470e80

0800115c <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	60f8      	str	r0, [r7, #12]
 8001164:	60b9      	str	r1, [r7, #8]
 8001166:	607a      	str	r2, [r7, #4]
 8001168:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 800116a:	490a      	ldr	r1, [pc, #40]	; (8001194 <RCC_PLLConfig+0x38>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	019a      	lsls	r2, r3, #6
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	431a      	orrs	r2, r3
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	085b      	lsrs	r3, r3, #1
 8001178:	3b01      	subs	r3, #1
 800117a:	041b      	lsls	r3, r3, #16
 800117c:	431a      	orrs	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	431a      	orrs	r2, r3
                 (PLLQ << 24);
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	061b      	lsls	r3, r3, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8001186:	4313      	orrs	r3, r2
 8001188:	604b      	str	r3, [r1, #4]
                 (PLLQ << 24);
}
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	40023800 	.word	0x40023800

08001198 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80011a2:	4a04      	ldr	r2, [pc, #16]	; (80011b4 <RCC_PLLCmd+0x1c>)
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	6013      	str	r3, [r2, #0]
}
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	42470060 	.word	0x42470060

080011b8 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80011c2:	4906      	ldr	r1, [pc, #24]	; (80011dc <RCC_PLLI2SConfig+0x24>)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	019a      	lsls	r2, r3, #6
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	071b      	lsls	r3, r3, #28
 80011cc:	4313      	orrs	r3, r2
 80011ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
}
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	40023800 	.word	0x40023800

080011e0 <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <RCC_PLLI2SCmd+0x1c>)
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	42470068 	.word	0x42470068

08001200 <RCC_PLLSAIConfig>:
  *          This parameter must be a number between 2 and 7.
  *   
  * @retval None
  */
void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 800120c:	4907      	ldr	r1, [pc, #28]	; (800122c <RCC_PLLSAIConfig+0x2c>)
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	019a      	lsls	r2, r3, #6
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	061b      	lsls	r3, r3, #24
 8001216:	431a      	orrs	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	071b      	lsls	r3, r3, #28
 800121c:	4313      	orrs	r3, r2
 800121e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr
 800122c:	40023800 	.word	0x40023800

08001230 <RCC_PLLSAICmd>:
  * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 800123a:	4a04      	ldr	r2, [pc, #16]	; (800124c <RCC_PLLSAICmd+0x1c>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	6013      	str	r3, [r2, #0]
}
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	42470070 	.word	0x42470070

08001250 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800125a:	4a04      	ldr	r2, [pc, #16]	; (800126c <RCC_ClockSecuritySystemCmd+0x1c>)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	6013      	str	r3, [r2, #0]
}
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	4247004c 	.word	0x4247004c

08001270 <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 800127e:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <RCC_MCO1Config+0x38>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 800128a:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	4313      	orrs	r3, r2
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	4313      	orrs	r3, r2
 8001296:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001298:	4a03      	ldr	r2, [pc, #12]	; (80012a8 <RCC_MCO1Config+0x38>)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO1Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	40023800 	.word	0x40023800

080012ac <RCC_MCO2Config>:
  * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80012ba:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <RCC_MCO2Config+0x38>)
 80012bc:	689b      	ldr	r3, [r3, #8]
 80012be:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80012c6:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80012d4:	4a03      	ldr	r2, [pc, #12]	; (80012e4 <RCC_MCO2Config+0x38>)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6093      	str	r3, [r2, #8]

#if defined(STM32F410xx)
  RCC_MCO2Cmd(ENABLE);
#endif /* STM32F410xx */   
}
 80012da:	3714      	adds	r7, #20
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	40023800 	.word	0x40023800

080012e8 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_PLLPCLK for STM32F446xx devices)
  *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F412xG, STM32F413_423xx and STM32F446xx devices
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80012f4:	4b09      	ldr	r3, [pc, #36]	; (800131c <RCC_SYSCLKConfig+0x34>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f023 0303 	bic.w	r3, r3, #3
 8001300:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4313      	orrs	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800130a:	4a04      	ldr	r2, [pc, #16]	; (800131c <RCC_SYSCLKConfig+0x34>)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	6093      	str	r3, [r2, #8]
}
 8001310:	3714      	adds	r7, #20
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800

08001320 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <RCC_GetSYSCLKSource+0x1c>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	b2db      	uxtb	r3, r3
}
 8001330:	4618      	mov	r0, r3
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800

08001340 <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <RCC_HCLKConfig+0x34>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001358:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4313      	orrs	r3, r2
 8001360:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001362:	4a04      	ldr	r2, [pc, #16]	; (8001374 <RCC_HCLKConfig+0x34>)
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	6093      	str	r3, [r2, #8]
}
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800

08001378 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001384:	4b09      	ldr	r3, [pc, #36]	; (80013ac <RCC_PCLK1Config+0x34>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001390:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4313      	orrs	r3, r2
 8001398:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800139a:	4a04      	ldr	r2, [pc, #16]	; (80013ac <RCC_PCLK1Config+0x34>)
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	6093      	str	r3, [r2, #8]
}
 80013a0:	3714      	adds	r7, #20
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800

080013b0 <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80013bc:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <RCC_PCLK2Config+0x34>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80013c8:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	68fa      	ldr	r2, [r7, #12]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80013d4:	4a03      	ldr	r2, [pc, #12]	; (80013e4 <RCC_PCLK2Config+0x34>)
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	6093      	str	r3, [r2, #8]
}
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	40023800 	.word	0x40023800

080013e8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b089      	sub	sp, #36	; 0x24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61bb      	str	r3, [r7, #24]
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	2300      	movs	r3, #0
 80013fa:	61fb      	str	r3, [r7, #28]
 80013fc:	2302      	movs	r3, #2
 80013fe:	613b      	str	r3, [r7, #16]
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	2302      	movs	r3, #2
 8001406:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001408:	4b48      	ldr	r3, [pc, #288]	; (800152c <RCC_GetClocksFreq+0x144>)
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f003 030c 	and.w	r3, r3, #12
 8001410:	61bb      	str	r3, [r7, #24]
  
  switch (tmp)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	2b04      	cmp	r3, #4
 8001416:	d007      	beq.n	8001428 <RCC_GetClocksFreq+0x40>
 8001418:	2b08      	cmp	r3, #8
 800141a:	d009      	beq.n	8001430 <RCC_GetClocksFreq+0x48>
 800141c:	2b00      	cmp	r3, #0
 800141e:	d13f      	bne.n	80014a0 <RCC_GetClocksFreq+0xb8>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a43      	ldr	r2, [pc, #268]	; (8001530 <RCC_GetClocksFreq+0x148>)
 8001424:	601a      	str	r2, [r3, #0]
    break;
 8001426:	e03f      	b.n	80014a8 <RCC_GetClocksFreq+0xc0>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	4a42      	ldr	r2, [pc, #264]	; (8001534 <RCC_GetClocksFreq+0x14c>)
 800142c:	601a      	str	r2, [r3, #0]
    break;
 800142e:	e03b      	b.n	80014a8 <RCC_GetClocksFreq+0xc0>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001430:	4b3e      	ldr	r3, [pc, #248]	; (800152c <RCC_GetClocksFreq+0x144>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001438:	0d9b      	lsrs	r3, r3, #22
 800143a:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800143c:	4b3b      	ldr	r3, [pc, #236]	; (800152c <RCC_GetClocksFreq+0x144>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001444:	60bb      	str	r3, [r7, #8]
    
    if (pllsource != 0)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00d      	beq.n	8001468 <RCC_GetClocksFreq+0x80>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800144c:	4a39      	ldr	r2, [pc, #228]	; (8001534 <RCC_GetClocksFreq+0x14c>)
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	fbb2 f2f3 	udiv	r2, r2, r3
 8001454:	4b35      	ldr	r3, [pc, #212]	; (800152c <RCC_GetClocksFreq+0x144>)
 8001456:	6859      	ldr	r1, [r3, #4]
 8001458:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800145c:	400b      	ands	r3, r1
 800145e:	099b      	lsrs	r3, r3, #6
 8001460:	fb03 f302 	mul.w	r3, r3, r2
 8001464:	61fb      	str	r3, [r7, #28]
 8001466:	e00c      	b.n	8001482 <RCC_GetClocksFreq+0x9a>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001468:	4a31      	ldr	r2, [pc, #196]	; (8001530 <RCC_GetClocksFreq+0x148>)
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001470:	4b2e      	ldr	r3, [pc, #184]	; (800152c <RCC_GetClocksFreq+0x144>)
 8001472:	6859      	ldr	r1, [r3, #4]
 8001474:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001478:	400b      	ands	r3, r1
 800147a:	099b      	lsrs	r3, r3, #6
 800147c:	fb03 f302 	mul.w	r3, r3, r2
 8001480:	61fb      	str	r3, [r7, #28]
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001482:	4b2a      	ldr	r3, [pc, #168]	; (800152c <RCC_GetClocksFreq+0x144>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800148a:	0c1b      	lsrs	r3, r3, #16
 800148c:	3301      	adds	r3, #1
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001492:	69fa      	ldr	r2, [r7, #28]
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	fbb2 f2f3 	udiv	r2, r2, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	601a      	str	r2, [r3, #0]
    break;
 800149e:	e003      	b.n	80014a8 <RCC_GetClocksFreq+0xc0>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a23      	ldr	r2, [pc, #140]	; (8001530 <RCC_GetClocksFreq+0x148>)
 80014a4:	601a      	str	r2, [r3, #0]
    break;
 80014a6:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80014a8:	4b20      	ldr	r3, [pc, #128]	; (800152c <RCC_GetClocksFreq+0x144>)
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014b0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	091b      	lsrs	r3, r3, #4
 80014b6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80014b8:	4a1f      	ldr	r2, [pc, #124]	; (8001538 <RCC_GetClocksFreq+0x150>)
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	4413      	add	r3, r2
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	40da      	lsrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <RCC_GetClocksFreq+0x144>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80014d8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	0a9b      	lsrs	r3, r3, #10
 80014de:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80014e0:	4a15      	ldr	r2, [pc, #84]	; (8001538 <RCC_GetClocksFreq+0x150>)
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	4413      	add	r3, r2
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685a      	ldr	r2, [r3, #4]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	40da      	lsrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	; (800152c <RCC_GetClocksFreq+0x144>)
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001500:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	0b5b      	lsrs	r3, r3, #13
 8001506:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001508:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <RCC_GetClocksFreq+0x150>)
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	4413      	add	r3, r2
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685a      	ldr	r2, [r3, #4]
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	40da      	lsrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	60da      	str	r2, [r3, #12]
}
 8001520:	3724      	adds	r7, #36	; 0x24
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40023800 	.word	0x40023800
 8001530:	00f42400 	.word	0x00f42400
 8001534:	007a1200 	.word	0x007a1200
 8001538:	2000004c 	.word	0x2000004c

0800153c <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800154e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001552:	d111      	bne.n	8001578 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8001554:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <RCC_RTCCLKConfig+0x58>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001560:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001568:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	4313      	orrs	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001572:	4a08      	ldr	r2, [pc, #32]	; (8001594 <RCC_RTCCLKConfig+0x58>)
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	6093      	str	r3, [r2, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001578:	4906      	ldr	r1, [pc, #24]	; (8001594 <RCC_RTCCLKConfig+0x58>)
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <RCC_RTCCLKConfig+0x58>)
 800157c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001584:	4313      	orrs	r3, r2
 8001586:	670b      	str	r3, [r1, #112]	; 0x70
}
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40023800 	.word	0x40023800

08001598 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80015a2:	4a04      	ldr	r2, [pc, #16]	; (80015b4 <RCC_RTCCLKCmd+0x1c>)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	6013      	str	r3, [r2, #0]
}
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	42470e3c 	.word	0x42470e3c

080015b8 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80015c2:	4a04      	ldr	r2, [pc, #16]	; (80015d4 <RCC_BackupResetCmd+0x1c>)
 80015c4:	79fb      	ldrb	r3, [r7, #7]
 80015c6:	6013      	str	r3, [r2, #0]
}
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	42470e40 	.word	0x42470e40

080015d8 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 80015e0:	4a03      	ldr	r2, [pc, #12]	; (80015f0 <RCC_I2SCLKConfig+0x18>)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6013      	str	r3, [r2, #0]
}
 80015e6:	370c      	adds	r7, #12
 80015e8:	46bd      	mov	sp, r7
 80015ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ee:	4770      	bx	lr
 80015f0:	4247015c 	.word	0x4247015c

080015f4 <RCC_SAIBlockACLKConfig>:
  *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block A clock
  * @retval None
  */
void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b085      	sub	sp, #20
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8001600:	4b0a      	ldr	r3, [pc, #40]	; (800162c <RCC_SAIBlockACLKConfig+0x38>)
 8001602:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001606:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800160e:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4313      	orrs	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001618:	4a04      	ldr	r2, [pc, #16]	; (800162c <RCC_SAIBlockACLKConfig+0x38>)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001620:	3714      	adds	r7, #20
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800

08001630 <RCC_SAIBlockBCLKConfig>:
  *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as SAI1 Block B clock
  * @retval None
  */
void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 800163c:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <RCC_SAIBlockBCLKConfig+0x38>)
 800163e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001642:	60fb      	str	r3, [r7, #12]

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800164a:	60fb      	str	r3, [r7, #12]

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4313      	orrs	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001654:	4a04      	ldr	r2, [pc, #16]	; (8001668 <RCC_SAIBlockBCLKConfig+0x38>)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 800165c:	3714      	adds	r7, #20
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40023800 	.word	0x40023800

0800166c <RCC_SAIPLLI2SClkDivConfig>:
  *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
  *              
  * @retval None
  */
void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8001678:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <RCC_SAIPLLI2SClkDivConfig+0x38>)
 800167a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800167e:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f023 031f 	bic.w	r3, r3, #31
 8001686:	60fb      	str	r3, [r7, #12]

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	68fa      	ldr	r2, [r7, #12]
 800168e:	4313      	orrs	r3, r2
 8001690:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8001692:	4a04      	ldr	r2, [pc, #16]	; (80016a4 <RCC_SAIPLLI2SClkDivConfig+0x38>)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	40023800 	.word	0x40023800

080016a8 <RCC_SAIPLLSAIClkDivConfig>:
  *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
  *              
  * @retval None
  */
void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 80016b4:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 80016b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016ba:	60fb      	str	r3, [r7, #12]

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 80016c2:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 80016d0:	4a04      	ldr	r2, [pc, #16]	; (80016e4 <RCC_SAIPLLSAIClkDivConfig+0x3c>)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <RCC_LTDCCLKDivConfig>:
  *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
  *            
  * @retval None
  */
void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <RCC_LTDCCLKDivConfig+0x38>)
 80016f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80016fa:	60fb      	str	r3, [r7, #12]

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001702:	60fb      	str	r3, [r7, #12]

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4313      	orrs	r3, r2
 800170a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 800170c:	4a04      	ldr	r2, [pc, #16]	; (8001720 <RCC_LTDCCLKDivConfig+0x38>)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800

08001724 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 800172c:	4a03      	ldr	r2, [pc, #12]	; (800173c <RCC_TIMCLKPresConfig+0x18>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
}
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	424711e0 	.word	0x424711e0

08001740 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	460b      	mov	r3, r1
 800174a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d006      	beq.n	8001760 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001752:	4909      	ldr	r1, [pc, #36]	; (8001778 <RCC_AHB1PeriphClockCmd+0x38>)
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <RCC_AHB1PeriphClockCmd+0x38>)
 8001756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4313      	orrs	r3, r2
 800175c:	630b      	str	r3, [r1, #48]	; 0x30
 800175e:	e006      	b.n	800176e <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001760:	4905      	ldr	r1, [pc, #20]	; (8001778 <RCC_AHB1PeriphClockCmd+0x38>)
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <RCC_AHB1PeriphClockCmd+0x38>)
 8001764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	43db      	mvns	r3, r3
 800176a:	4013      	ands	r3, r2
 800176c:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	40023800 	.word	0x40023800

0800177c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001788:	78fb      	ldrb	r3, [r7, #3]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d006      	beq.n	800179c <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800178e:	4909      	ldr	r1, [pc, #36]	; (80017b4 <RCC_AHB2PeriphClockCmd+0x38>)
 8001790:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <RCC_AHB2PeriphClockCmd+0x38>)
 8001792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4313      	orrs	r3, r2
 8001798:	634b      	str	r3, [r1, #52]	; 0x34
 800179a:	e006      	b.n	80017aa <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 800179c:	4905      	ldr	r1, [pc, #20]	; (80017b4 <RCC_AHB2PeriphClockCmd+0x38>)
 800179e:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <RCC_AHB2PeriphClockCmd+0x38>)
 80017a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	43db      	mvns	r3, r3
 80017a6:	4013      	ands	r3, r2
 80017a8:	634b      	str	r3, [r1, #52]	; 0x34
  }
}
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	40023800 	.word	0x40023800

080017b8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	460b      	mov	r3, r1
 80017c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017c4:	78fb      	ldrb	r3, [r7, #3]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80017ca:	4909      	ldr	r1, [pc, #36]	; (80017f0 <RCC_AHB3PeriphClockCmd+0x38>)
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <RCC_AHB3PeriphClockCmd+0x38>)
 80017ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	638b      	str	r3, [r1, #56]	; 0x38
 80017d6:	e006      	b.n	80017e6 <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80017d8:	4905      	ldr	r1, [pc, #20]	; (80017f0 <RCC_AHB3PeriphClockCmd+0x38>)
 80017da:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <RCC_AHB3PeriphClockCmd+0x38>)
 80017dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	4013      	ands	r3, r2
 80017e4:	638b      	str	r3, [r1, #56]	; 0x38
  }
}
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr
 80017f0:	40023800 	.word	0x40023800

080017f4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	460b      	mov	r3, r1
 80017fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001800:	78fb      	ldrb	r3, [r7, #3]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d006      	beq.n	8001814 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001806:	4909      	ldr	r1, [pc, #36]	; (800182c <RCC_APB1PeriphClockCmd+0x38>)
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <RCC_APB1PeriphClockCmd+0x38>)
 800180a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4313      	orrs	r3, r2
 8001810:	640b      	str	r3, [r1, #64]	; 0x40
 8001812:	e006      	b.n	8001822 <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001814:	4905      	ldr	r1, [pc, #20]	; (800182c <RCC_APB1PeriphClockCmd+0x38>)
 8001816:	4b05      	ldr	r3, [pc, #20]	; (800182c <RCC_APB1PeriphClockCmd+0x38>)
 8001818:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	43db      	mvns	r3, r3
 800181e:	4013      	ands	r3, r2
 8001820:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	40023800 	.word	0x40023800

08001830 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800183c:	78fb      	ldrb	r3, [r7, #3]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d006      	beq.n	8001850 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001842:	4909      	ldr	r1, [pc, #36]	; (8001868 <RCC_APB2PeriphClockCmd+0x38>)
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <RCC_APB2PeriphClockCmd+0x38>)
 8001846:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4313      	orrs	r3, r2
 800184c:	644b      	str	r3, [r1, #68]	; 0x44
 800184e:	e006      	b.n	800185e <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001850:	4905      	ldr	r1, [pc, #20]	; (8001868 <RCC_APB2PeriphClockCmd+0x38>)
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <RCC_APB2PeriphClockCmd+0x38>)
 8001854:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	43db      	mvns	r3, r3
 800185a:	4013      	ands	r3, r2
 800185c:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	40023800 	.word	0x40023800

0800186c <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d006      	beq.n	800188c <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800187e:	4909      	ldr	r1, [pc, #36]	; (80018a4 <RCC_AHB1PeriphResetCmd+0x38>)
 8001880:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <RCC_AHB1PeriphResetCmd+0x38>)
 8001882:	691a      	ldr	r2, [r3, #16]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4313      	orrs	r3, r2
 8001888:	610b      	str	r3, [r1, #16]
 800188a:	e006      	b.n	800189a <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 800188c:	4905      	ldr	r1, [pc, #20]	; (80018a4 <RCC_AHB1PeriphResetCmd+0x38>)
 800188e:	4b05      	ldr	r3, [pc, #20]	; (80018a4 <RCC_AHB1PeriphResetCmd+0x38>)
 8001890:	691a      	ldr	r2, [r3, #16]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	43db      	mvns	r3, r3
 8001896:	4013      	ands	r3, r2
 8001898:	610b      	str	r3, [r1, #16]
  }
}
 800189a:	370c      	adds	r7, #12
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	40023800 	.word	0x40023800

080018a8 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	460b      	mov	r3, r1
 80018b2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018b4:	78fb      	ldrb	r3, [r7, #3]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d006      	beq.n	80018c8 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80018ba:	4909      	ldr	r1, [pc, #36]	; (80018e0 <RCC_AHB2PeriphResetCmd+0x38>)
 80018bc:	4b08      	ldr	r3, [pc, #32]	; (80018e0 <RCC_AHB2PeriphResetCmd+0x38>)
 80018be:	695a      	ldr	r2, [r3, #20]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	614b      	str	r3, [r1, #20]
 80018c6:	e006      	b.n	80018d6 <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80018c8:	4905      	ldr	r1, [pc, #20]	; (80018e0 <RCC_AHB2PeriphResetCmd+0x38>)
 80018ca:	4b05      	ldr	r3, [pc, #20]	; (80018e0 <RCC_AHB2PeriphResetCmd+0x38>)
 80018cc:	695a      	ldr	r2, [r3, #20]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	43db      	mvns	r3, r3
 80018d2:	4013      	ands	r3, r2
 80018d4:	614b      	str	r3, [r1, #20]
  }
}
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	40023800 	.word	0x40023800

080018e4 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018f0:	78fb      	ldrb	r3, [r7, #3]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d006      	beq.n	8001904 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80018f6:	4909      	ldr	r1, [pc, #36]	; (800191c <RCC_AHB3PeriphResetCmd+0x38>)
 80018f8:	4b08      	ldr	r3, [pc, #32]	; (800191c <RCC_AHB3PeriphResetCmd+0x38>)
 80018fa:	699a      	ldr	r2, [r3, #24]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4313      	orrs	r3, r2
 8001900:	618b      	str	r3, [r1, #24]
 8001902:	e006      	b.n	8001912 <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8001904:	4905      	ldr	r1, [pc, #20]	; (800191c <RCC_AHB3PeriphResetCmd+0x38>)
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <RCC_AHB3PeriphResetCmd+0x38>)
 8001908:	699a      	ldr	r2, [r3, #24]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	43db      	mvns	r3, r3
 800190e:	4013      	ands	r3, r2
 8001910:	618b      	str	r3, [r1, #24]
  }
}
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40023800 	.word	0x40023800

08001920 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d006      	beq.n	8001940 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001932:	4909      	ldr	r1, [pc, #36]	; (8001958 <RCC_APB1PeriphResetCmd+0x38>)
 8001934:	4b08      	ldr	r3, [pc, #32]	; (8001958 <RCC_APB1PeriphResetCmd+0x38>)
 8001936:	6a1a      	ldr	r2, [r3, #32]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4313      	orrs	r3, r2
 800193c:	620b      	str	r3, [r1, #32]
 800193e:	e006      	b.n	800194e <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001940:	4905      	ldr	r1, [pc, #20]	; (8001958 <RCC_APB1PeriphResetCmd+0x38>)
 8001942:	4b05      	ldr	r3, [pc, #20]	; (8001958 <RCC_APB1PeriphResetCmd+0x38>)
 8001944:	6a1a      	ldr	r2, [r3, #32]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	43db      	mvns	r3, r3
 800194a:	4013      	ands	r3, r2
 800194c:	620b      	str	r3, [r1, #32]
  }
}
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr
 8001958:	40023800 	.word	0x40023800

0800195c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001968:	78fb      	ldrb	r3, [r7, #3]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d006      	beq.n	800197c <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800196e:	4909      	ldr	r1, [pc, #36]	; (8001994 <RCC_APB2PeriphResetCmd+0x38>)
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <RCC_APB2PeriphResetCmd+0x38>)
 8001972:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4313      	orrs	r3, r2
 8001978:	624b      	str	r3, [r1, #36]	; 0x24
 800197a:	e006      	b.n	800198a <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800197c:	4905      	ldr	r1, [pc, #20]	; (8001994 <RCC_APB2PeriphResetCmd+0x38>)
 800197e:	4b05      	ldr	r3, [pc, #20]	; (8001994 <RCC_APB2PeriphResetCmd+0x38>)
 8001980:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	43db      	mvns	r3, r3
 8001986:	4013      	ands	r3, r2
 8001988:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	40023800 	.word	0x40023800

08001998 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80019a4:	78fb      	ldrb	r3, [r7, #3]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d006      	beq.n	80019b8 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80019aa:	4909      	ldr	r1, [pc, #36]	; (80019d0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80019ae:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	650b      	str	r3, [r1, #80]	; 0x50
 80019b6:	e006      	b.n	80019c6 <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 80019b8:	4905      	ldr	r1, [pc, #20]	; (80019d0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80019ba:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80019bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	43db      	mvns	r3, r3
 80019c2:	4013      	ands	r3, r2
 80019c4:	650b      	str	r3, [r1, #80]	; 0x50
  }
}
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	40023800 	.word	0x40023800

080019d4 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80019e0:	78fb      	ldrb	r3, [r7, #3]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d006      	beq.n	80019f4 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 80019e6:	4909      	ldr	r1, [pc, #36]	; (8001a0c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80019e8:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80019ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	654b      	str	r3, [r1, #84]	; 0x54
 80019f2:	e006      	b.n	8001a02 <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 80019f4:	4905      	ldr	r1, [pc, #20]	; (8001a0c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80019f6:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80019f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4013      	ands	r3, r2
 8001a00:	654b      	str	r3, [r1, #84]	; 0x54
  }
}
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	40023800 	.word	0x40023800

08001a10 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a1c:	78fb      	ldrb	r3, [r7, #3]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d006      	beq.n	8001a30 <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001a22:	4909      	ldr	r1, [pc, #36]	; (8001a48 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001a24:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001a26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	658b      	str	r3, [r1, #88]	; 0x58
 8001a2e:	e006      	b.n	8001a3e <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001a30:	4905      	ldr	r1, [pc, #20]	; (8001a48 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8001a34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	658b      	str	r3, [r1, #88]	; 0x58
  }
}
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	40023800 	.word	0x40023800

08001a4c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	460b      	mov	r3, r1
 8001a56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d006      	beq.n	8001a6c <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001a5e:	4909      	ldr	r1, [pc, #36]	; (8001a84 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001a62:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	660b      	str	r3, [r1, #96]	; 0x60
 8001a6a:	e006      	b.n	8001a7a <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001a6c:	4905      	ldr	r1, [pc, #20]	; (8001a84 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 8001a70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	43db      	mvns	r3, r3
 8001a76:	4013      	ands	r3, r2
 8001a78:	660b      	str	r3, [r1, #96]	; 0x60
  }
}
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	40023800 	.word	0x40023800

08001a88 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d006      	beq.n	8001aa8 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8001a9a:	4909      	ldr	r1, [pc, #36]	; (8001ac0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001a9e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	664b      	str	r3, [r1, #100]	; 0x64
 8001aa6:	e006      	b.n	8001ab6 <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8001aa8:	4905      	ldr	r1, [pc, #20]	; (8001ac0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <RCC_APB2PeriphClockLPModeCmd+0x38>)
 8001aac:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	664b      	str	r3, [r1, #100]	; 0x64
  }
}
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	40023800 	.word	0x40023800

08001ac4 <RCC_LSEModeConfig>:
  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
  * @retval None
  */
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d106      	bne.n	8001ae2 <RCC_LSEModeConfig+0x1e>
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8001ad4:	4a08      	ldr	r2, [pc, #32]	; (8001af8 <RCC_LSEModeConfig+0x34>)
 8001ad6:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <RCC_LSEModeConfig+0x34>)
 8001ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ada:	f043 0308 	orr.w	r3, r3, #8
 8001ade:	6713      	str	r3, [r2, #112]	; 0x70
 8001ae0:	e005      	b.n	8001aee <RCC_LSEModeConfig+0x2a>
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8001ae2:	4a05      	ldr	r2, [pc, #20]	; (8001af8 <RCC_LSEModeConfig+0x34>)
 8001ae4:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <RCC_LSEModeConfig+0x34>)
 8001ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae8:	f023 0308 	bic.w	r3, r3, #8
 8001aec:	6713      	str	r3, [r2, #112]	; 0x70
  }
}
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr
 8001af8:	40023800 	.word	0x40023800

08001afc <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	460a      	mov	r2, r1
 8001b06:	71fb      	strb	r3, [r7, #7]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001b0c:	79bb      	ldrb	r3, [r7, #6]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d008      	beq.n	8001b24 <RCC_ITConfig+0x28>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8001b12:	490c      	ldr	r1, [pc, #48]	; (8001b44 <RCC_ITConfig+0x48>)
 8001b14:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <RCC_ITConfig+0x48>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	700b      	strb	r3, [r1, #0]
 8001b22:	e009      	b.n	8001b38 <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8001b24:	4907      	ldr	r1, [pc, #28]	; (8001b44 <RCC_ITConfig+0x48>)
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <RCC_ITConfig+0x48>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	43db      	mvns	r3, r3
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	4013      	ands	r3, r2
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	700b      	strb	r3, [r1, #0]
  }
}
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	4002380d 	.word	0x4002380d

08001b48 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	095b      	lsrs	r3, r3, #5
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d103      	bne.n	8001b74 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <RCC_GetFlagStatus+0x70>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	617b      	str	r3, [r7, #20]
 8001b72:	e009      	b.n	8001b88 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d103      	bne.n	8001b82 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8001b7a:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <RCC_GetFlagStatus+0x70>)
 8001b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	e002      	b.n	8001b88 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <RCC_GetFlagStatus+0x70>)
 8001b84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b86:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	f003 031f 	and.w	r3, r3, #31
 8001b8e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
 8001b98:	f003 0301 	and.w	r3, r3, #1
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	74fb      	strb	r3, [r7, #19]
 8001ba4:	e001      	b.n	8001baa <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8001baa:	7cfb      	ldrb	r3, [r7, #19]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	371c      	adds	r7, #28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	40023800 	.word	0x40023800

08001bbc <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8001bc0:	4a04      	ldr	r2, [pc, #16]	; (8001bd4 <RCC_ClearFlag+0x18>)
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <RCC_ClearFlag+0x18>)
 8001bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001bca:	6753      	str	r3, [r2, #116]	; 0x74
}
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	40023800 	.word	0x40023800

08001bd8 <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices)
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8001be2:	2300      	movs	r3, #0
 8001be4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8001be6:	4b09      	ldr	r3, [pc, #36]	; (8001c0c <RCC_GetITStatus+0x34>)
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d002      	beq.n	8001bf8 <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	73fb      	strb	r3, [r7, #15]
 8001bf6:	e001      	b.n	8001bfc <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40023800 	.word	0x40023800

08001c10 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469xx/479xx devices) 
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	4603      	mov	r3, r0
 8001c18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <RCC_ClearITPendingBit+0x1c>)
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	7013      	strb	r3, [r2, #0]
}
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	4002380e 	.word	0x4002380e

08001c30 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a3a      	ldr	r2, [pc, #232]	; (8001d24 <USART_DeInit+0xf4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d108      	bne.n	8001c52 <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8001c40:	2010      	movs	r0, #16
 8001c42:	2101      	movs	r1, #1
 8001c44:	f7ff fe8a 	bl	800195c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001c48:	2010      	movs	r0, #16
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	f7ff fe86 	bl	800195c <RCC_APB2PeriphResetCmd>
 8001c50:	e065      	b.n	8001d1e <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a34      	ldr	r2, [pc, #208]	; (8001d28 <USART_DeInit+0xf8>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d10a      	bne.n	8001c70 <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001c5a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001c5e:	2101      	movs	r1, #1
 8001c60:	f7ff fe5e 	bl	8001920 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001c64:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001c68:	2100      	movs	r1, #0
 8001c6a:	f7ff fe59 	bl	8001920 <RCC_APB1PeriphResetCmd>
 8001c6e:	e056      	b.n	8001d1e <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a2e      	ldr	r2, [pc, #184]	; (8001d2c <USART_DeInit+0xfc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d10a      	bne.n	8001c8e <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8001c78:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	f7ff fe4f 	bl	8001920 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8001c82:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001c86:	2100      	movs	r1, #0
 8001c88:	f7ff fe4a 	bl	8001920 <RCC_APB1PeriphResetCmd>
 8001c8c:	e047      	b.n	8001d1e <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a27      	ldr	r2, [pc, #156]	; (8001d30 <USART_DeInit+0x100>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d10a      	bne.n	8001cac <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8001c96:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	f7ff fe40 	bl	8001920 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001ca0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001ca4:	2100      	movs	r1, #0
 8001ca6:	f7ff fe3b 	bl	8001920 <RCC_APB1PeriphResetCmd>
 8001caa:	e038      	b.n	8001d1e <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a21      	ldr	r2, [pc, #132]	; (8001d34 <USART_DeInit+0x104>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d10a      	bne.n	8001cca <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8001cb4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001cb8:	2101      	movs	r1, #1
 8001cba:	f7ff fe31 	bl	8001920 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001cbe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	f7ff fe2c 	bl	8001920 <RCC_APB1PeriphResetCmd>
 8001cc8:	e029      	b.n	8001d1e <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a1a      	ldr	r2, [pc, #104]	; (8001d38 <USART_DeInit+0x108>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d108      	bne.n	8001ce4 <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8001cd2:	2020      	movs	r0, #32
 8001cd4:	2101      	movs	r1, #1
 8001cd6:	f7ff fe41 	bl	800195c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8001cda:	2020      	movs	r0, #32
 8001cdc:	2100      	movs	r1, #0
 8001cde:	f7ff fe3d 	bl	800195c <RCC_APB2PeriphResetCmd>
 8001ce2:	e01c      	b.n	8001d1e <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a15      	ldr	r2, [pc, #84]	; (8001d3c <USART_DeInit+0x10c>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d10a      	bne.n	8001d02 <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8001cec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	f7ff fe15 	bl	8001920 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8001cf6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	f7ff fe10 	bl	8001920 <RCC_APB1PeriphResetCmd>
 8001d00:	e00d      	b.n	8001d1e <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a0e      	ldr	r2, [pc, #56]	; (8001d40 <USART_DeInit+0x110>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d109      	bne.n	8001d1e <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8001d0a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001d0e:	2101      	movs	r1, #1
 8001d10:	f7ff fe06 	bl	8001920 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8001d14:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001d18:	2100      	movs	r1, #0
 8001d1a:	f7ff fe01 	bl	8001920 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40011000 	.word	0x40011000
 8001d28:	40004400 	.word	0x40004400
 8001d2c:	40004800 	.word	0x40004800
 8001d30:	40004c00 	.word	0x40004c00
 8001d34:	40005000 	.word	0x40005000
 8001d38:	40011400 	.word	0x40011400
 8001d3c:	40007800 	.word	0x40007800
 8001d40:	40007c00 	.word	0x40007c00

08001d44 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	627b      	str	r3, [r7, #36]	; 0x24
 8001d52:	2300      	movs	r3, #0
 8001d54:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	8a1b      	ldrh	r3, [r3, #16]
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d68:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	88db      	ldrh	r3, [r3, #6]
 8001d72:	461a      	mov	r2, r3
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	4313      	orrs	r3, r2
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	899b      	ldrh	r3, [r3, #12]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d90:	f023 030c 	bic.w	r3, r3, #12
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	889a      	ldrh	r2, [r3, #4]
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	891b      	ldrh	r3, [r3, #8]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001da6:	4313      	orrs	r3, r2
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	461a      	mov	r2, r3
 8001dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dae:	4313      	orrs	r3, r2
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	8a9b      	ldrh	r3, [r3, #20]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dc8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	899b      	ldrh	r3, [r3, #12]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001dde:	f107 0308 	add.w	r3, r7, #8
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff fb00 	bl	80013e8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4a31      	ldr	r2, [pc, #196]	; (8001eb0 <USART_Init+0x16c>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d003      	beq.n	8001df8 <USART_Init+0xb4>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a30      	ldr	r2, [pc, #192]	; (8001eb4 <USART_Init+0x170>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d102      	bne.n	8001dfe <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	623b      	str	r3, [r7, #32]
 8001dfc:	e001      	b.n	8001e02 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	899b      	ldrh	r3, [r3, #12]
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	b21b      	sxth	r3, r3
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	da0c      	bge.n	8001e2a <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001e10:	6a3a      	ldr	r2, [r7, #32]
 8001e12:	4613      	mov	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4413      	add	r3, r2
 8001e18:	009a      	lsls	r2, r3, #2
 8001e1a:	441a      	add	r2, r3
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e26:	61fb      	str	r3, [r7, #28]
 8001e28:	e00b      	b.n	8001e42 <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001e2a:	6a3a      	ldr	r2, [r7, #32]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	009a      	lsls	r2, r3, #2
 8001e34:	441a      	add	r2, r3
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e40:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	4a1c      	ldr	r2, [pc, #112]	; (8001eb8 <USART_Init+0x174>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	095b      	lsrs	r3, r3, #5
 8001e4c:	011b      	lsls	r3, r3, #4
 8001e4e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e52:	091b      	lsrs	r3, r3, #4
 8001e54:	2264      	movs	r2, #100	; 0x64
 8001e56:	fb02 f303 	mul.w	r3, r2, r3
 8001e5a:	69fa      	ldr	r2, [r7, #28]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	899b      	ldrh	r3, [r3, #12]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	da0c      	bge.n	8001e88 <USART_Init+0x144>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	3332      	adds	r3, #50	; 0x32
 8001e74:	4a10      	ldr	r2, [pc, #64]	; (8001eb8 <USART_Init+0x174>)
 8001e76:	fba2 2303 	umull	r2, r3, r2, r3
 8001e7a:	095b      	lsrs	r3, r3, #5
 8001e7c:	f003 0307 	and.w	r3, r3, #7
 8001e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e82:	4313      	orrs	r3, r2
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
 8001e86:	e00b      	b.n	8001ea0 <USART_Init+0x15c>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	3332      	adds	r3, #50	; 0x32
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	; (8001eb8 <USART_Init+0x174>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	095b      	lsrs	r3, r3, #5
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	811a      	strh	r2, [r3, #8]
}
 8001ea8:	3728      	adds	r7, #40	; 0x28
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40011000 	.word	0x40011000
 8001eb4:	40011400 	.word	0x40011400
 8001eb8:	51eb851f 	.word	0x51eb851f

08001ebc <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001eca:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	220c      	movs	r2, #12
 8001ee2:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	819a      	strh	r2, [r3, #12]
}
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8001efe:	2300      	movs	r3, #0
 8001f00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	8a1b      	ldrh	r3, [r3, #16]
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f10:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	881a      	ldrh	r2, [r3, #0]
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	889b      	ldrh	r3, [r3, #4]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	88db      	ldrh	r3, [r3, #6]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	461a      	mov	r2, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	821a      	strh	r2, [r3, #16]
}
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2200      	movs	r2, #0
 8001f54:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	80da      	strh	r2, [r3, #6]
}
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop

08001f74 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f80:	78fb      	ldrb	r3, [r7, #3]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d008      	beq.n	8001f98 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	899b      	ldrh	r3, [r3, #12]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	819a      	strh	r2, [r3, #12]
 8001f96:	e007      	b.n	8001fa8 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	899b      	ldrh	r3, [r3, #12]
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	819a      	strh	r2, [r3, #12]
  }
}
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop

08001fb4 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	8b1b      	ldrh	r3, [r3, #24]
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	8b1b      	ldrh	r3, [r3, #24]
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	78fb      	ldrb	r3, [r7, #3]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	831a      	strh	r2, [r3, #24]
}
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ff8:	78fb      	ldrb	r3, [r7, #3]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00a      	beq.n	8002014 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	899b      	ldrh	r3, [r3, #12]
 8002002:	b29b      	uxth	r3, r3
 8002004:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002008:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800200c:	b29a      	uxth	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	819a      	strh	r2, [r3, #12]
 8002012:	e007      	b.n	8002024 <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	899b      	ldrh	r3, [r3, #12]
 8002018:	b29b      	uxth	r3, r3
 800201a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800201e:	b29a      	uxth	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	819a      	strh	r2, [r3, #12]
  }
}  
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop

08002030 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	8a9b      	ldrh	r3, [r3, #20]
 8002046:	b29b      	uxth	r3, r3
 8002048:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800204c:	b29a      	uxth	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	829a      	strh	r2, [r3, #20]
 8002052:	e007      	b.n	8002064 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	8a9b      	ldrh	r3, [r3, #20]
 8002058:	b29b      	uxth	r3, r3
 800205a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800205e:	b29a      	uxth	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	829a      	strh	r2, [r3, #20]
  }
}
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop

08002070 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800207c:	887b      	ldrh	r3, [r7, #2]
 800207e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002082:	b29a      	uxth	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	809a      	strh	r2, [r3, #4]
}
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop

08002094 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	889b      	ldrh	r3, [r3, #4]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020a6:	b29b      	uxth	r3, r3
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	8a1b      	ldrh	r3, [r3, #16]
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	f023 030f 	bic.w	r3, r3, #15
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	8a1b      	ldrh	r3, [r3, #16]
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	78fb      	ldrb	r3, [r7, #3]
 80020d8:	b29b      	uxth	r3, r3
 80020da:	4313      	orrs	r3, r2
 80020dc:	b29a      	uxth	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	821a      	strh	r2, [r3, #16]
}
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	460b      	mov	r3, r1
 80020f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80020f8:	78fb      	ldrb	r3, [r7, #3]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d008      	beq.n	8002110 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	899b      	ldrh	r3, [r3, #12]
 8002102:	b29b      	uxth	r3, r3
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	b29a      	uxth	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	819a      	strh	r2, [r3, #12]
 800210e:	e007      	b.n	8002120 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	899b      	ldrh	r3, [r3, #12]
 8002114:	b29b      	uxth	r3, r3
 8002116:	f023 0302 	bic.w	r3, r3, #2
 800211a:	b29a      	uxth	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	819a      	strh	r2, [r3, #12]
  }
}
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop

0800212c <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	899b      	ldrh	r3, [r3, #12]
 800213c:	b29b      	uxth	r3, r3
 800213e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002142:	b29a      	uxth	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	899b      	ldrh	r3, [r3, #12]
 800214c:	b29a      	uxth	r2, r3
 800214e:	887b      	ldrh	r3, [r7, #2]
 8002150:	4313      	orrs	r3, r2
 8002152:	b29a      	uxth	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	819a      	strh	r2, [r3, #12]
}
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop

08002164 <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	8a1b      	ldrh	r3, [r3, #16]
 8002174:	b29b      	uxth	r3, r3
 8002176:	f023 0320 	bic.w	r3, r3, #32
 800217a:	b29a      	uxth	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	8a1b      	ldrh	r3, [r3, #16]
 8002184:	b29a      	uxth	r2, r3
 8002186:	887b      	ldrh	r3, [r7, #2]
 8002188:	4313      	orrs	r3, r2
 800218a:	b29a      	uxth	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	821a      	strh	r2, [r3, #16]
}
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop

0800219c <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80021a8:	78fb      	ldrb	r3, [r7, #3]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d008      	beq.n	80021c0 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	8a1b      	ldrh	r3, [r3, #16]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	821a      	strh	r2, [r3, #16]
 80021be:	e007      	b.n	80021d0 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	8a1b      	ldrh	r3, [r3, #16]
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	821a      	strh	r2, [r3, #16]
  }
}
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop

080021dc <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	899b      	ldrh	r3, [r3, #12]
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	f043 0301 	orr.w	r3, r3, #1
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	819a      	strh	r2, [r3, #12]
}
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop

08002200 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	460b      	mov	r3, r1
 800220a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800220c:	78fb      	ldrb	r3, [r7, #3]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d008      	beq.n	8002224 <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	8a9b      	ldrh	r3, [r3, #20]
 8002216:	b29b      	uxth	r3, r3
 8002218:	f043 0308 	orr.w	r3, r3, #8
 800221c:	b29a      	uxth	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	829a      	strh	r2, [r3, #20]
 8002222:	e007      	b.n	8002234 <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	8a9b      	ldrh	r3, [r3, #20]
 8002228:	b29b      	uxth	r3, r3
 800222a:	f023 0308 	bic.w	r3, r3, #8
 800222e:	b29a      	uxth	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	829a      	strh	r2, [r3, #20]
  }
}
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop

08002240 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	8b1b      	ldrh	r3, [r3, #24]
 8002250:	b29b      	uxth	r3, r3
 8002252:	b2db      	uxtb	r3, r3
 8002254:	b29a      	uxth	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	8b1b      	ldrh	r3, [r3, #24]
 800225e:	b29a      	uxth	r2, r3
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	b29b      	uxth	r3, r3
 8002264:	021b      	lsls	r3, r3, #8
 8002266:	b29b      	uxth	r3, r3
 8002268:	4313      	orrs	r3, r2
 800226a:	b29a      	uxth	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	831a      	strh	r2, [r3, #24]
}
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop

0800227c <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d008      	beq.n	80022a0 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	8a9b      	ldrh	r3, [r3, #20]
 8002292:	b29b      	uxth	r3, r3
 8002294:	f043 0320 	orr.w	r3, r3, #32
 8002298:	b29a      	uxth	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	829a      	strh	r2, [r3, #20]
 800229e:	e007      	b.n	80022b0 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	8a9b      	ldrh	r3, [r3, #20]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	f023 0320 	bic.w	r3, r3, #32
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	829a      	strh	r2, [r3, #20]
  }
}
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop

080022bc <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d008      	beq.n	80022e0 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	8a9b      	ldrh	r3, [r3, #20]
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	f043 0310 	orr.w	r3, r3, #16
 80022d8:	b29a      	uxth	r2, r3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	829a      	strh	r2, [r3, #20]
 80022de:	e007      	b.n	80022f0 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	8a9b      	ldrh	r3, [r3, #20]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	f023 0310 	bic.w	r3, r3, #16
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	829a      	strh	r2, [r3, #20]
  }
}
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop

080022fc <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	8a9b      	ldrh	r3, [r3, #20]
 800230c:	b29b      	uxth	r3, r3
 800230e:	f023 0304 	bic.w	r3, r3, #4
 8002312:	b29a      	uxth	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	8a9b      	ldrh	r3, [r3, #20]
 800231c:	b29a      	uxth	r2, r3
 800231e:	887b      	ldrh	r3, [r7, #2]
 8002320:	4313      	orrs	r3, r2
 8002322:	b29a      	uxth	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	829a      	strh	r2, [r3, #20]
}
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop

08002334 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8002340:	78fb      	ldrb	r3, [r7, #3]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d008      	beq.n	8002358 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	8a9b      	ldrh	r3, [r3, #20]
 800234a:	b29b      	uxth	r3, r3
 800234c:	f043 0302 	orr.w	r3, r3, #2
 8002350:	b29a      	uxth	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	829a      	strh	r2, [r3, #20]
 8002356:	e007      	b.n	8002368 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	8a9b      	ldrh	r3, [r3, #20]
 800235c:	b29b      	uxth	r3, r3
 800235e:	f023 0302 	bic.w	r3, r3, #2
 8002362:	b29a      	uxth	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	829a      	strh	r2, [r3, #20]
  }
}
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop

08002374 <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	807b      	strh	r3, [r7, #2]
 8002380:	4613      	mov	r3, r2
 8002382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8002384:	787b      	ldrb	r3, [r7, #1]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d008      	beq.n	800239c <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	8a9b      	ldrh	r3, [r3, #20]
 800238e:	b29a      	uxth	r2, r3
 8002390:	887b      	ldrh	r3, [r7, #2]
 8002392:	4313      	orrs	r3, r2
 8002394:	b29a      	uxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	829a      	strh	r2, [r3, #20]
 800239a:	e009      	b.n	80023b0 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	8a9b      	ldrh	r3, [r3, #20]
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	43db      	mvns	r3, r3
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	4013      	ands	r3, r2
 80023aa:	b29a      	uxth	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	829a      	strh	r2, [r3, #20]
  }
}
 80023b0:	370c      	adds	r7, #12
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop

080023bc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80023bc:	b480      	push	{r7}
 80023be:	b087      	sub	sp, #28
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	807b      	strh	r3, [r7, #2]
 80023c8:	4613      	mov	r3, r2
 80023ca:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80023cc:	2300      	movs	r3, #0
 80023ce:	613b      	str	r3, [r7, #16]
 80023d0:	2300      	movs	r3, #0
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	2300      	movs	r3, #0
 80023d6:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80023d8:	2300      	movs	r3, #0
 80023da:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80023e0:	887b      	ldrh	r3, [r7, #2]
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	095b      	lsrs	r3, r3, #5
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80023ea:	887b      	ldrh	r3, [r7, #2]
 80023ec:	f003 031f 	and.w	r3, r3, #31
 80023f0:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2201      	movs	r2, #1
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d103      	bne.n	800240a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	330c      	adds	r3, #12
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e009      	b.n	800241e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d103      	bne.n	8002418 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3310      	adds	r3, #16
 8002414:	617b      	str	r3, [r7, #20]
 8002416:	e002      	b.n	800241e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	3314      	adds	r3, #20
 800241c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800241e:	787b      	ldrb	r3, [r7, #1]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d006      	beq.n	8002432 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	6811      	ldr	r1, [r2, #0]
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	430a      	orrs	r2, r1
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	e006      	b.n	8002440 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	697a      	ldr	r2, [r7, #20]
 8002436:	6811      	ldr	r1, [r2, #0]
 8002438:	68ba      	ldr	r2, [r7, #8]
 800243a:	43d2      	mvns	r2, r2
 800243c:	400a      	ands	r2, r1
 800243e:	601a      	str	r2, [r3, #0]
  }
}
 8002440:	371c      	adds	r7, #28
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop

0800244c <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8002458:	2300      	movs	r3, #0
 800245a:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b29a      	uxth	r2, r3
 8002462:	887b      	ldrh	r3, [r7, #2]
 8002464:	4013      	ands	r3, r2
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d002      	beq.n	8002472 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
 8002470:	e001      	b.n	8002476 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8002472:	2300      	movs	r3, #0
 8002474:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002476:	7bfb      	ldrb	r3, [r7, #15]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8002490:	887b      	ldrh	r3, [r7, #2]
 8002492:	43db      	mvns	r3, r3
 8002494:	b29a      	uxth	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	801a      	strh	r2, [r3, #0]
}
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b087      	sub	sp, #28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
 80024b8:	2300      	movs	r3, #0
 80024ba:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80024bc:	2300      	movs	r3, #0
 80024be:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80024c0:	887b      	ldrh	r3, [r7, #2]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	095b      	lsrs	r3, r3, #5
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80024ca:	887b      	ldrh	r3, [r7, #2]
 80024cc:	f003 031f 	and.w	r3, r3, #31
 80024d0:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2201      	movs	r2, #1
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d107      	bne.n	80024f2 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	899b      	ldrh	r3, [r3, #12]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	4013      	ands	r3, r2
 80024ee:	617b      	str	r3, [r7, #20]
 80024f0:	e011      	b.n	8002516 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d107      	bne.n	8002508 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	8a1b      	ldrh	r3, [r3, #16]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	461a      	mov	r2, r3
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	4013      	ands	r3, r2
 8002504:	617b      	str	r3, [r7, #20]
 8002506:	e006      	b.n	8002516 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	8a9b      	ldrh	r3, [r3, #20]
 800250c:	b29b      	uxth	r3, r3
 800250e:	461a      	mov	r2, r3
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	4013      	ands	r3, r2
 8002514:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8002516:	887b      	ldrh	r3, [r7, #2]
 8002518:	0a1b      	lsrs	r3, r3, #8
 800251a:	b29b      	uxth	r3, r3
 800251c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2201      	movs	r2, #1
 8002522:	fa02 f303 	lsl.w	r3, r2, r3
 8002526:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	b29b      	uxth	r3, r3
 800252e:	461a      	mov	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	4013      	ands	r3, r2
 8002534:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d005      	beq.n	8002548 <USART_GetITStatus+0xa4>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8002542:	2301      	movs	r3, #1
 8002544:	74fb      	strb	r3, [r7, #19]
 8002546:	e001      	b.n	800254c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8002548:	2300      	movs	r3, #0
 800254a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800254c:	7cfb      	ldrb	r3, [r7, #19]
}
 800254e:	4618      	mov	r0, r3
 8002550:	371c      	adds	r7, #28
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop

0800255c <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8002568:	2300      	movs	r3, #0
 800256a:	81fb      	strh	r3, [r7, #14]
 800256c:	2300      	movs	r3, #0
 800256e:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8002570:	887b      	ldrh	r3, [r7, #2]
 8002572:	0a1b      	lsrs	r3, r3, #8
 8002574:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8002576:	89fb      	ldrh	r3, [r7, #14]
 8002578:	2201      	movs	r2, #1
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8002580:	89bb      	ldrh	r3, [r7, #12]
 8002582:	43db      	mvns	r3, r3
 8002584:	b29a      	uxth	r2, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	801a      	strh	r2, [r3, #0]
}
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
