
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={28,rS,rT,0,0,4}                       Premise(F2)
	S3= ICache[addr]={28,rS,rT,0,0,4}                           Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)
	S5= GPR[rT]=b                                               Premise(F5)
	S6= [Lo]=lo                                                 Premise(F6)
	S7= [Hi]=hi                                                 Premise(F7)

IF	S8= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= Lo.Out=lo                                              Lo-Out(S6)
	S11= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S6)
	S12= Lo.Out4_0={lo}[4:0]                                    Lo-Out(S6)
	S13= Hi.Out=hi                                              Hi-Out(S7)
	S14= Hi.Out1_0={hi}[1:0]                                    Hi-Out(S7)
	S15= Hi.Out4_0={hi}[4:0]                                    Hi-Out(S7)
	S16= CP0.ASID=>IMMU.PID                                     Premise(F8)
	S17= IMMU.PID=pid                                           Path(S8,S16)
	S18= PC.Out=>IMMU.IEA                                       Premise(F9)
	S19= IMMU.IEA=addr                                          Path(S9,S18)
	S20= IMMU.Addr={pid,addr}                                   IMMU-Search(S17,S19)
	S21= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S17,S19)
	S22= IMMU.Addr=>IAddrReg.In                                 Premise(F10)
	S23= IAddrReg.In={pid,addr}                                 Path(S20,S22)
	S24= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F11)
	S25= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S21,S24)
	S26= PC.Out=>ICache.IEA                                     Premise(F12)
	S27= ICache.IEA=addr                                        Path(S9,S26)
	S28= ICache.Hit=ICacheHit(addr)                             ICache-Search(S27)
	S29= ICache.Out={28,rS,rT,0,0,4}                            ICache-Search(S27,S3)
	S30= ICache.Out=>IR_IMMU.In                                 Premise(F13)
	S31= IR_IMMU.In={28,rS,rT,0,0,4}                            Path(S29,S30)
	S32= ICache.Out=>ICacheReg.In                               Premise(F14)
	S33= ICacheReg.In={28,rS,rT,0,0,4}                          Path(S29,S32)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S35= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S28,S34)
	S36= ICache.Out=>IR_ID.In                                   Premise(F16)
	S37= IR_ID.In={28,rS,rT,0,0,4}                              Path(S29,S36)
	S38= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S39= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F18)
	S40= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F19)
	S41= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F20)
	S42= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S43= FU.ICacheHit=ICacheHit(addr)                           Path(S28,S42)
	S44= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S45= FU.Bub_IF=>CU_IF.Bub                                   Premise(F23)
	S46= CtrlASIDIn=0                                           Premise(F24)
	S47= CtrlCP0=0                                              Premise(F25)
	S48= CP0[ASID]=pid                                          CP0-Hold(S0,S47)
	S49= CtrlEPCIn=0                                            Premise(F26)
	S50= CtrlExCodeIn=0                                         Premise(F27)
	S51= CtrlIMMU=0                                             Premise(F28)
	S52= CtrlPC=0                                               Premise(F29)
	S53= CtrlPCInc=1                                            Premise(F30)
	S54= PC[Out]=addr+4                                         PC-Inc(S1,S52,S53)
	S55= PC[CIA]=addr                                           PC-Inc(S1,S52,S53)
	S56= CtrlIAddrReg=0                                         Premise(F31)
	S57= CtrlICache=0                                           Premise(F32)
	S58= ICache[addr]={28,rS,rT,0,0,4}                          ICache-Hold(S3,S57)
	S59= CtrlIR_IMMU=0                                          Premise(F33)
	S60= CtrlICacheReg=0                                        Premise(F34)
	S61= CtrlIR_ID=1                                            Premise(F35)
	S62= [IR_ID]={28,rS,rT,0,0,4}                               IR_ID-Write(S37,S61)
	S63= CtrlIMem=0                                             Premise(F36)
	S64= IMem[{pid,addr}]={28,rS,rT,0,0,4}                      IMem-Hold(S2,S63)
	S65= CtrlIRMux=0                                            Premise(F37)
	S66= CtrlGPR=0                                              Premise(F38)
	S67= GPR[rS]=a                                              GPR-Hold(S4,S66)
	S68= GPR[rT]=b                                              GPR-Hold(S5,S66)
	S69= CtrlA_EX=0                                             Premise(F39)
	S70= CtrlB_EX=0                                             Premise(F40)
	S71= CtrlIR_EX=0                                            Premise(F41)
	S72= CtrlHi=0                                               Premise(F42)
	S73= [Hi]=hi                                                Hi-Hold(S7,S72)
	S74= CtrlLo=0                                               Premise(F43)
	S75= [Lo]=lo                                                Lo-Hold(S6,S74)
	S76= CtrlIR_MEM=0                                           Premise(F44)
	S77= CtrlIR_DMMU1=0                                         Premise(F45)
	S78= CtrlIR_WB=0                                            Premise(F46)
	S79= CtrlA_MEM=0                                            Premise(F47)
	S80= CtrlA_WB=0                                             Premise(F48)
	S81= CtrlB_MEM=0                                            Premise(F49)
	S82= CtrlB_WB=0                                             Premise(F50)
	S83= CtrlIR_DMMU2=0                                         Premise(F51)

ID	S84= CP0.ASID=pid                                           CP0-Read-ASID(S48)
	S85= PC.Out=addr+4                                          PC-Out(S54)
	S86= PC.CIA=addr                                            PC-Out(S55)
	S87= PC.CIA31_28=addr[31:28]                                PC-Out(S55)
	S88= IR_ID.Out={28,rS,rT,0,0,4}                             IR-Out(S62)
	S89= IR_ID.Out31_26=28                                      IR-Out(S62)
	S90= IR_ID.Out25_21=rS                                      IR-Out(S62)
	S91= IR_ID.Out20_16=rT                                      IR-Out(S62)
	S92= IR_ID.Out15_11=0                                       IR-Out(S62)
	S93= IR_ID.Out10_6=0                                        IR-Out(S62)
	S94= IR_ID.Out5_0=4                                         IR-Out(S62)
	S95= Hi.Out=hi                                              Hi-Out(S73)
	S96= Hi.Out1_0={hi}[1:0]                                    Hi-Out(S73)
	S97= Hi.Out4_0={hi}[4:0]                                    Hi-Out(S73)
	S98= Lo.Out=lo                                              Lo-Out(S75)
	S99= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S75)
	S100= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S75)
	S101= IR_ID.Out=>FU.IR_ID                                   Premise(F80)
	S102= FU.IR_ID={28,rS,rT,0,0,4}                             Path(S88,S101)
	S103= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F81)
	S104= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F82)
	S105= IR_ID.Out31_26=>CU_ID.Op                              Premise(F83)
	S106= CU_ID.Op=28                                           Path(S89,S105)
	S107= CU_ID.Func=alu_and                                    CU_ID(S106)
	S108= IR_ID.Out25_21=>GPR.RReg1                             Premise(F84)
	S109= GPR.RReg1=rS                                          Path(S90,S108)
	S110= GPR.Rdata1=a                                          GPR-Read(S109,S67)
	S111= IR_ID.Out20_16=>GPR.RReg2                             Premise(F85)
	S112= GPR.RReg2=rT                                          Path(S91,S111)
	S113= GPR.Rdata2=b                                          GPR-Read(S112,S68)
	S114= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F86)
	S115= CU_ID.IRFunc=4                                        Path(S94,S114)
	S116= GPR.Rdata1=>FU.InID1                                  Premise(F87)
	S117= FU.InID1=a                                            Path(S110,S116)
	S118= FU.OutID1=FU(a)                                       FU-Forward(S117)
	S119= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F88)
	S120= FU.InID1_RReg=rS                                      Path(S90,S119)
	S121= FU.OutID1=>A_EX.In                                    Premise(F89)
	S122= A_EX.In=FU(a)                                         Path(S118,S121)
	S123= GPR.Rdata2=>FU.InID2                                  Premise(F90)
	S124= FU.InID2=b                                            Path(S113,S123)
	S125= FU.OutID2=FU(b)                                       FU-Forward(S124)
	S126= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F91)
	S127= FU.InID2_RReg=rT                                      Path(S91,S126)
	S128= FU.OutID2=>B_EX.In                                    Premise(F92)
	S129= B_EX.In=FU(b)                                         Path(S125,S128)
	S130= IR_ID.Out=>IR_EX.In                                   Premise(F93)
	S131= IR_EX.In={28,rS,rT,0,0,4}                             Path(S88,S130)
	S132= FU.Halt_ID=>CU_ID.Halt                                Premise(F94)
	S133= FU.Bub_ID=>CU_ID.Bub                                  Premise(F95)
	S134= CtrlASIDIn=0                                          Premise(F96)
	S135= CtrlCP0=0                                             Premise(F97)
	S136= CP0[ASID]=pid                                         CP0-Hold(S48,S135)
	S137= CtrlEPCIn=0                                           Premise(F98)
	S138= CtrlExCodeIn=0                                        Premise(F99)
	S139= CtrlIMMU=0                                            Premise(F100)
	S140= CtrlPC=0                                              Premise(F101)
	S141= CtrlPCInc=0                                           Premise(F102)
	S142= PC[CIA]=addr                                          PC-Hold(S55,S141)
	S143= PC[Out]=addr+4                                        PC-Hold(S54,S140,S141)
	S144= CtrlIAddrReg=0                                        Premise(F103)
	S145= CtrlICache=0                                          Premise(F104)
	S146= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S58,S145)
	S147= CtrlIR_IMMU=0                                         Premise(F105)
	S148= CtrlICacheReg=0                                       Premise(F106)
	S149= CtrlIR_ID=0                                           Premise(F107)
	S150= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S62,S149)
	S151= CtrlIMem=0                                            Premise(F108)
	S152= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S64,S151)
	S153= CtrlIRMux=0                                           Premise(F109)
	S154= CtrlGPR=0                                             Premise(F110)
	S155= GPR[rS]=a                                             GPR-Hold(S67,S154)
	S156= GPR[rT]=b                                             GPR-Hold(S68,S154)
	S157= CtrlA_EX=1                                            Premise(F111)
	S158= [A_EX]=FU(a)                                          A_EX-Write(S122,S157)
	S159= CtrlB_EX=1                                            Premise(F112)
	S160= [B_EX]=FU(b)                                          B_EX-Write(S129,S159)
	S161= CtrlIR_EX=1                                           Premise(F113)
	S162= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Write(S131,S161)
	S163= CtrlHi=0                                              Premise(F114)
	S164= [Hi]=hi                                               Hi-Hold(S73,S163)
	S165= CtrlLo=0                                              Premise(F115)
	S166= [Lo]=lo                                               Lo-Hold(S75,S165)
	S167= CtrlIR_MEM=0                                          Premise(F116)
	S168= CtrlIR_DMMU1=0                                        Premise(F117)
	S169= CtrlIR_WB=0                                           Premise(F118)
	S170= CtrlA_MEM=0                                           Premise(F119)
	S171= CtrlA_WB=0                                            Premise(F120)
	S172= CtrlB_MEM=0                                           Premise(F121)
	S173= CtrlB_WB=0                                            Premise(F122)
	S174= CtrlIR_DMMU2=0                                        Premise(F123)

EX	S175= CP0.ASID=pid                                          CP0-Read-ASID(S136)
	S176= PC.CIA=addr                                           PC-Out(S142)
	S177= PC.CIA31_28=addr[31:28]                               PC-Out(S142)
	S178= PC.Out=addr+4                                         PC-Out(S143)
	S179= IR_ID.Out={28,rS,rT,0,0,4}                            IR-Out(S150)
	S180= IR_ID.Out31_26=28                                     IR-Out(S150)
	S181= IR_ID.Out25_21=rS                                     IR-Out(S150)
	S182= IR_ID.Out20_16=rT                                     IR-Out(S150)
	S183= IR_ID.Out15_11=0                                      IR-Out(S150)
	S184= IR_ID.Out10_6=0                                       IR-Out(S150)
	S185= IR_ID.Out5_0=4                                        IR-Out(S150)
	S186= A_EX.Out=FU(a)                                        A_EX-Out(S158)
	S187= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S158)
	S188= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S158)
	S189= B_EX.Out=FU(b)                                        B_EX-Out(S160)
	S190= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S160)
	S191= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S160)
	S192= IR_EX.Out={28,rS,rT,0,0,4}                            IR_EX-Out(S162)
	S193= IR_EX.Out31_26=28                                     IR_EX-Out(S162)
	S194= IR_EX.Out25_21=rS                                     IR_EX-Out(S162)
	S195= IR_EX.Out20_16=rT                                     IR_EX-Out(S162)
	S196= IR_EX.Out15_11=0                                      IR_EX-Out(S162)
	S197= IR_EX.Out10_6=0                                       IR_EX-Out(S162)
	S198= IR_EX.Out5_0=4                                        IR_EX-Out(S162)
	S199= Hi.Out=hi                                             Hi-Out(S164)
	S200= Hi.Out1_0={hi}[1:0]                                   Hi-Out(S164)
	S201= Hi.Out4_0={hi}[4:0]                                   Hi-Out(S164)
	S202= Lo.Out=lo                                             Lo-Out(S166)
	S203= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S166)
	S204= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S166)
	S205= IR_EX.Out=>FU.IR_EX                                   Premise(F124)
	S206= FU.IR_EX={28,rS,rT,0,0,4}                             Path(S192,S205)
	S207= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F125)
	S208= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F126)
	S209= IR_EX.Out31_26=>CU_EX.Op                              Premise(F127)
	S210= CU_EX.Op=28                                           Path(S193,S209)
	S211= CU_EX.Func=alu_and                                    CU_EX(S210)
	S212= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F128)
	S213= CU_EX.IRFunc=4                                        Path(S198,S212)
	S214= Hi.Out=>MDU.Hi                                        Premise(F129)
	S215= MDU.Hi=hi                                             Path(S199,S214)
	S216= Lo.Out=>MDU.Lo                                        Premise(F130)
	S217= MDU.Lo=lo                                             Path(S202,S216)
	S218= A_EX.Out=>MDU.A                                       Premise(F131)
	S219= MDU.A=FU(a)                                           Path(S186,S218)
	S220= B_EX.Out=>MDU.B                                       Premise(F132)
	S221= MDU.B=FU(b)                                           Path(S189,S220)
	S222= MDU.Func=6'b000111                                    Premise(F133)
	S223= MDU.lo=({hi,lo}-FU(a)×FU(b))[31:0]                    MDU(S219,S221,S215,S217)
	S224= MDU.hi=({hi,lo}-FU(a)×FU(b))[63:32]                   MDU(S219,S221,S215,S217)
	S225= MDU.CMP=Compare0({hi,lo}-FU(a)×FU(b))                 MDU(S219,S221,S215,S217)
	S226= MDU.OV=OverFlow({hi,lo}-FU(a)×FU(b))                  MDU(S219,S221,S215,S217)
	S227= MDU.hi=>Hi.In                                         Premise(F134)
	S228= Hi.In=({hi,lo}-FU(a)×FU(b))[63:32]                    Path(S224,S227)
	S229= MDU.lo=>Lo.In                                         Premise(F135)
	S230= Lo.In=({hi,lo}-FU(a)×FU(b))[31:0]                     Path(S223,S229)
	S231= IR_EX.Out=>IR_MEM.In                                  Premise(F136)
	S232= IR_MEM.In={28,rS,rT,0,0,4}                            Path(S192,S231)
	S233= FU.InEX_WReg=5'b00000                                 Premise(F137)
	S234= CtrlASIDIn=0                                          Premise(F138)
	S235= CtrlCP0=0                                             Premise(F139)
	S236= CP0[ASID]=pid                                         CP0-Hold(S136,S235)
	S237= CtrlEPCIn=0                                           Premise(F140)
	S238= CtrlExCodeIn=0                                        Premise(F141)
	S239= CtrlIMMU=0                                            Premise(F142)
	S240= CtrlPC=0                                              Premise(F143)
	S241= CtrlPCInc=0                                           Premise(F144)
	S242= PC[CIA]=addr                                          PC-Hold(S142,S241)
	S243= PC[Out]=addr+4                                        PC-Hold(S143,S240,S241)
	S244= CtrlIAddrReg=0                                        Premise(F145)
	S245= CtrlICache=0                                          Premise(F146)
	S246= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S146,S245)
	S247= CtrlIR_IMMU=0                                         Premise(F147)
	S248= CtrlICacheReg=0                                       Premise(F148)
	S249= CtrlIR_ID=0                                           Premise(F149)
	S250= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S150,S249)
	S251= CtrlIMem=0                                            Premise(F150)
	S252= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S152,S251)
	S253= CtrlIRMux=0                                           Premise(F151)
	S254= CtrlGPR=0                                             Premise(F152)
	S255= GPR[rS]=a                                             GPR-Hold(S155,S254)
	S256= GPR[rT]=b                                             GPR-Hold(S156,S254)
	S257= CtrlA_EX=0                                            Premise(F153)
	S258= [A_EX]=FU(a)                                          A_EX-Hold(S158,S257)
	S259= CtrlB_EX=0                                            Premise(F154)
	S260= [B_EX]=FU(b)                                          B_EX-Hold(S160,S259)
	S261= CtrlIR_EX=0                                           Premise(F155)
	S262= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Hold(S162,S261)
	S263= CtrlHi=1                                              Premise(F156)
	S264= [Hi]=({hi,lo}-FU(a)×FU(b))[63:32]                     Hi-Write(S228,S263)
	S265= CtrlLo=1                                              Premise(F157)
	S266= [Lo]=({hi,lo}-FU(a)×FU(b))[31:0]                      Lo-Write(S230,S265)
	S267= CtrlIR_MEM=1                                          Premise(F158)
	S268= [IR_MEM]={28,rS,rT,0,0,4}                             IR_MEM-Write(S232,S267)
	S269= CtrlIR_DMMU1=0                                        Premise(F159)
	S270= CtrlIR_WB=0                                           Premise(F160)
	S271= CtrlA_MEM=0                                           Premise(F161)
	S272= CtrlA_WB=0                                            Premise(F162)
	S273= CtrlB_MEM=0                                           Premise(F163)
	S274= CtrlB_WB=0                                            Premise(F164)
	S275= CtrlIR_DMMU2=0                                        Premise(F165)

MEM	S276= CP0.ASID=pid                                          CP0-Read-ASID(S236)
	S277= PC.CIA=addr                                           PC-Out(S242)
	S278= PC.CIA31_28=addr[31:28]                               PC-Out(S242)
	S279= PC.Out=addr+4                                         PC-Out(S243)
	S280= IR_ID.Out={28,rS,rT,0,0,4}                            IR-Out(S250)
	S281= IR_ID.Out31_26=28                                     IR-Out(S250)
	S282= IR_ID.Out25_21=rS                                     IR-Out(S250)
	S283= IR_ID.Out20_16=rT                                     IR-Out(S250)
	S284= IR_ID.Out15_11=0                                      IR-Out(S250)
	S285= IR_ID.Out10_6=0                                       IR-Out(S250)
	S286= IR_ID.Out5_0=4                                        IR-Out(S250)
	S287= A_EX.Out=FU(a)                                        A_EX-Out(S258)
	S288= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S258)
	S289= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S258)
	S290= B_EX.Out=FU(b)                                        B_EX-Out(S260)
	S291= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S260)
	S292= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S260)
	S293= IR_EX.Out={28,rS,rT,0,0,4}                            IR_EX-Out(S262)
	S294= IR_EX.Out31_26=28                                     IR_EX-Out(S262)
	S295= IR_EX.Out25_21=rS                                     IR_EX-Out(S262)
	S296= IR_EX.Out20_16=rT                                     IR_EX-Out(S262)
	S297= IR_EX.Out15_11=0                                      IR_EX-Out(S262)
	S298= IR_EX.Out10_6=0                                       IR_EX-Out(S262)
	S299= IR_EX.Out5_0=4                                        IR_EX-Out(S262)
	S300= Hi.Out=({hi,lo}-FU(a)×FU(b))[63:32]                   Hi-Out(S264)
	S301= Hi.Out1_0={({hi,lo}-FU(a)×FU(b))[63:32]}[1:0]         Hi-Out(S264)
	S302= Hi.Out4_0={({hi,lo}-FU(a)×FU(b))[63:32]}[4:0]         Hi-Out(S264)
	S303= Lo.Out=({hi,lo}-FU(a)×FU(b))[31:0]                    Lo-Out(S266)
	S304= Lo.Out1_0={({hi,lo}-FU(a)×FU(b))[31:0]}[1:0]          Lo-Out(S266)
	S305= Lo.Out4_0={({hi,lo}-FU(a)×FU(b))[31:0]}[4:0]          Lo-Out(S266)
	S306= IR_MEM.Out={28,rS,rT,0,0,4}                           IR_MEM-Out(S268)
	S307= IR_MEM.Out31_26=28                                    IR_MEM-Out(S268)
	S308= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S268)
	S309= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S268)
	S310= IR_MEM.Out15_11=0                                     IR_MEM-Out(S268)
	S311= IR_MEM.Out10_6=0                                      IR_MEM-Out(S268)
	S312= IR_MEM.Out5_0=4                                       IR_MEM-Out(S268)
	S313= IR_MEM.Out=>FU.IR_MEM                                 Premise(F166)
	S314= FU.IR_MEM={28,rS,rT,0,0,4}                            Path(S306,S313)
	S315= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F167)
	S316= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F168)
	S317= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F169)
	S318= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F170)
	S319= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F171)
	S320= CU_MEM.Op=28                                          Path(S307,S319)
	S321= CU_MEM.Func=alu_and                                   CU_MEM(S320)
	S322= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F172)
	S323= CU_MEM.IRFunc=4                                       Path(S312,S322)
	S324= IR_MEM.Out=>IR_DMMU1.In                               Premise(F173)
	S325= IR_DMMU1.In={28,rS,rT,0,0,4}                          Path(S306,S324)
	S326= IR_MEM.Out=>IR_WB.In                                  Premise(F174)
	S327= IR_WB.In={28,rS,rT,0,0,4}                             Path(S306,S326)
	S328= A_MEM.Out=>A_WB.In                                    Premise(F175)
	S329= B_MEM.Out=>B_WB.In                                    Premise(F176)
	S330= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F177)
	S331= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F178)
	S332= FU.InMEM_WReg=5'b00000                                Premise(F179)
	S333= CtrlASIDIn=0                                          Premise(F180)
	S334= CtrlCP0=0                                             Premise(F181)
	S335= CP0[ASID]=pid                                         CP0-Hold(S236,S334)
	S336= CtrlEPCIn=0                                           Premise(F182)
	S337= CtrlExCodeIn=0                                        Premise(F183)
	S338= CtrlIMMU=0                                            Premise(F184)
	S339= CtrlPC=0                                              Premise(F185)
	S340= CtrlPCInc=0                                           Premise(F186)
	S341= PC[CIA]=addr                                          PC-Hold(S242,S340)
	S342= PC[Out]=addr+4                                        PC-Hold(S243,S339,S340)
	S343= CtrlIAddrReg=0                                        Premise(F187)
	S344= CtrlICache=0                                          Premise(F188)
	S345= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S246,S344)
	S346= CtrlIR_IMMU=0                                         Premise(F189)
	S347= CtrlICacheReg=0                                       Premise(F190)
	S348= CtrlIR_ID=0                                           Premise(F191)
	S349= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S250,S348)
	S350= CtrlIMem=0                                            Premise(F192)
	S351= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S252,S350)
	S352= CtrlIRMux=0                                           Premise(F193)
	S353= CtrlGPR=0                                             Premise(F194)
	S354= GPR[rS]=a                                             GPR-Hold(S255,S353)
	S355= GPR[rT]=b                                             GPR-Hold(S256,S353)
	S356= CtrlA_EX=0                                            Premise(F195)
	S357= [A_EX]=FU(a)                                          A_EX-Hold(S258,S356)
	S358= CtrlB_EX=0                                            Premise(F196)
	S359= [B_EX]=FU(b)                                          B_EX-Hold(S260,S358)
	S360= CtrlIR_EX=0                                           Premise(F197)
	S361= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Hold(S262,S360)
	S362= CtrlHi=0                                              Premise(F198)
	S363= [Hi]=({hi,lo}-FU(a)×FU(b))[63:32]                     Hi-Hold(S264,S362)
	S364= CtrlLo=0                                              Premise(F199)
	S365= [Lo]=({hi,lo}-FU(a)×FU(b))[31:0]                      Lo-Hold(S266,S364)
	S366= CtrlIR_MEM=0                                          Premise(F200)
	S367= [IR_MEM]={28,rS,rT,0,0,4}                             IR_MEM-Hold(S268,S366)
	S368= CtrlIR_DMMU1=1                                        Premise(F201)
	S369= [IR_DMMU1]={28,rS,rT,0,0,4}                           IR_DMMU1-Write(S325,S368)
	S370= CtrlIR_WB=1                                           Premise(F202)
	S371= [IR_WB]={28,rS,rT,0,0,4}                              IR_WB-Write(S327,S370)
	S372= CtrlA_MEM=0                                           Premise(F203)
	S373= CtrlA_WB=1                                            Premise(F204)
	S374= CtrlB_MEM=0                                           Premise(F205)
	S375= CtrlB_WB=1                                            Premise(F206)
	S376= CtrlIR_DMMU2=0                                        Premise(F207)

MEM(DMMU1)	S377= CP0.ASID=pid                                          CP0-Read-ASID(S335)
	S378= PC.CIA=addr                                           PC-Out(S341)
	S379= PC.CIA31_28=addr[31:28]                               PC-Out(S341)
	S380= PC.Out=addr+4                                         PC-Out(S342)
	S381= IR_ID.Out={28,rS,rT,0,0,4}                            IR-Out(S349)
	S382= IR_ID.Out31_26=28                                     IR-Out(S349)
	S383= IR_ID.Out25_21=rS                                     IR-Out(S349)
	S384= IR_ID.Out20_16=rT                                     IR-Out(S349)
	S385= IR_ID.Out15_11=0                                      IR-Out(S349)
	S386= IR_ID.Out10_6=0                                       IR-Out(S349)
	S387= IR_ID.Out5_0=4                                        IR-Out(S349)
	S388= A_EX.Out=FU(a)                                        A_EX-Out(S357)
	S389= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S357)
	S390= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S357)
	S391= B_EX.Out=FU(b)                                        B_EX-Out(S359)
	S392= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S359)
	S393= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S359)
	S394= IR_EX.Out={28,rS,rT,0,0,4}                            IR_EX-Out(S361)
	S395= IR_EX.Out31_26=28                                     IR_EX-Out(S361)
	S396= IR_EX.Out25_21=rS                                     IR_EX-Out(S361)
	S397= IR_EX.Out20_16=rT                                     IR_EX-Out(S361)
	S398= IR_EX.Out15_11=0                                      IR_EX-Out(S361)
	S399= IR_EX.Out10_6=0                                       IR_EX-Out(S361)
	S400= IR_EX.Out5_0=4                                        IR_EX-Out(S361)
	S401= Hi.Out=({hi,lo}-FU(a)×FU(b))[63:32]                   Hi-Out(S363)
	S402= Hi.Out1_0={({hi,lo}-FU(a)×FU(b))[63:32]}[1:0]         Hi-Out(S363)
	S403= Hi.Out4_0={({hi,lo}-FU(a)×FU(b))[63:32]}[4:0]         Hi-Out(S363)
	S404= Lo.Out=({hi,lo}-FU(a)×FU(b))[31:0]                    Lo-Out(S365)
	S405= Lo.Out1_0={({hi,lo}-FU(a)×FU(b))[31:0]}[1:0]          Lo-Out(S365)
	S406= Lo.Out4_0={({hi,lo}-FU(a)×FU(b))[31:0]}[4:0]          Lo-Out(S365)
	S407= IR_MEM.Out={28,rS,rT,0,0,4}                           IR_MEM-Out(S367)
	S408= IR_MEM.Out31_26=28                                    IR_MEM-Out(S367)
	S409= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S367)
	S410= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S367)
	S411= IR_MEM.Out15_11=0                                     IR_MEM-Out(S367)
	S412= IR_MEM.Out10_6=0                                      IR_MEM-Out(S367)
	S413= IR_MEM.Out5_0=4                                       IR_MEM-Out(S367)
	S414= IR_DMMU1.Out={28,rS,rT,0,0,4}                         IR_DMMU1-Out(S369)
	S415= IR_DMMU1.Out31_26=28                                  IR_DMMU1-Out(S369)
	S416= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S369)
	S417= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S369)
	S418= IR_DMMU1.Out15_11=0                                   IR_DMMU1-Out(S369)
	S419= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S369)
	S420= IR_DMMU1.Out5_0=4                                     IR_DMMU1-Out(S369)
	S421= IR_WB.Out={28,rS,rT,0,0,4}                            IR-Out(S371)
	S422= IR_WB.Out31_26=28                                     IR-Out(S371)
	S423= IR_WB.Out25_21=rS                                     IR-Out(S371)
	S424= IR_WB.Out20_16=rT                                     IR-Out(S371)
	S425= IR_WB.Out15_11=0                                      IR-Out(S371)
	S426= IR_WB.Out10_6=0                                       IR-Out(S371)
	S427= IR_WB.Out5_0=4                                        IR-Out(S371)
	S428= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F208)
	S429= FU.IR_DMMU1={28,rS,rT,0,0,4}                          Path(S414,S428)
	S430= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F209)
	S431= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F210)
	S432= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F211)
	S433= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F212)
	S434= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F213)
	S435= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F214)
	S436= CU_DMMU1.Op=28                                        Path(S415,S435)
	S437= CU_DMMU1.Func=alu_and                                 CU_DMMU1(S436)
	S438= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F215)
	S439= CU_DMMU1.IRFunc=4                                     Path(S420,S438)
	S440= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F216)
	S441= IR_DMMU2.In={28,rS,rT,0,0,4}                          Path(S414,S440)
	S442= FU.InDMMU1_WReg=5'b00000                              Premise(F217)
	S443= CtrlASIDIn=0                                          Premise(F218)
	S444= CtrlCP0=0                                             Premise(F219)
	S445= CP0[ASID]=pid                                         CP0-Hold(S335,S444)
	S446= CtrlEPCIn=0                                           Premise(F220)
	S447= CtrlExCodeIn=0                                        Premise(F221)
	S448= CtrlIMMU=0                                            Premise(F222)
	S449= CtrlPC=0                                              Premise(F223)
	S450= CtrlPCInc=0                                           Premise(F224)
	S451= PC[CIA]=addr                                          PC-Hold(S341,S450)
	S452= PC[Out]=addr+4                                        PC-Hold(S342,S449,S450)
	S453= CtrlIAddrReg=0                                        Premise(F225)
	S454= CtrlICache=0                                          Premise(F226)
	S455= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S345,S454)
	S456= CtrlIR_IMMU=0                                         Premise(F227)
	S457= CtrlICacheReg=0                                       Premise(F228)
	S458= CtrlIR_ID=0                                           Premise(F229)
	S459= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S349,S458)
	S460= CtrlIMem=0                                            Premise(F230)
	S461= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S351,S460)
	S462= CtrlIRMux=0                                           Premise(F231)
	S463= CtrlGPR=0                                             Premise(F232)
	S464= GPR[rS]=a                                             GPR-Hold(S354,S463)
	S465= GPR[rT]=b                                             GPR-Hold(S355,S463)
	S466= CtrlA_EX=0                                            Premise(F233)
	S467= [A_EX]=FU(a)                                          A_EX-Hold(S357,S466)
	S468= CtrlB_EX=0                                            Premise(F234)
	S469= [B_EX]=FU(b)                                          B_EX-Hold(S359,S468)
	S470= CtrlIR_EX=0                                           Premise(F235)
	S471= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Hold(S361,S470)
	S472= CtrlHi=0                                              Premise(F236)
	S473= [Hi]=({hi,lo}-FU(a)×FU(b))[63:32]                     Hi-Hold(S363,S472)
	S474= CtrlLo=0                                              Premise(F237)
	S475= [Lo]=({hi,lo}-FU(a)×FU(b))[31:0]                      Lo-Hold(S365,S474)
	S476= CtrlIR_MEM=0                                          Premise(F238)
	S477= [IR_MEM]={28,rS,rT,0,0,4}                             IR_MEM-Hold(S367,S476)
	S478= CtrlIR_DMMU1=0                                        Premise(F239)
	S479= [IR_DMMU1]={28,rS,rT,0,0,4}                           IR_DMMU1-Hold(S369,S478)
	S480= CtrlIR_WB=0                                           Premise(F240)
	S481= [IR_WB]={28,rS,rT,0,0,4}                              IR_WB-Hold(S371,S480)
	S482= CtrlA_MEM=0                                           Premise(F241)
	S483= CtrlA_WB=0                                            Premise(F242)
	S484= CtrlB_MEM=0                                           Premise(F243)
	S485= CtrlB_WB=0                                            Premise(F244)
	S486= CtrlIR_DMMU2=1                                        Premise(F245)
	S487= [IR_DMMU2]={28,rS,rT,0,0,4}                           IR_DMMU2-Write(S441,S486)

MEM(DMMU2)	S488= CP0.ASID=pid                                          CP0-Read-ASID(S445)
	S489= PC.CIA=addr                                           PC-Out(S451)
	S490= PC.CIA31_28=addr[31:28]                               PC-Out(S451)
	S491= PC.Out=addr+4                                         PC-Out(S452)
	S492= IR_ID.Out={28,rS,rT,0,0,4}                            IR-Out(S459)
	S493= IR_ID.Out31_26=28                                     IR-Out(S459)
	S494= IR_ID.Out25_21=rS                                     IR-Out(S459)
	S495= IR_ID.Out20_16=rT                                     IR-Out(S459)
	S496= IR_ID.Out15_11=0                                      IR-Out(S459)
	S497= IR_ID.Out10_6=0                                       IR-Out(S459)
	S498= IR_ID.Out5_0=4                                        IR-Out(S459)
	S499= A_EX.Out=FU(a)                                        A_EX-Out(S467)
	S500= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S467)
	S501= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S467)
	S502= B_EX.Out=FU(b)                                        B_EX-Out(S469)
	S503= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S469)
	S504= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S469)
	S505= IR_EX.Out={28,rS,rT,0,0,4}                            IR_EX-Out(S471)
	S506= IR_EX.Out31_26=28                                     IR_EX-Out(S471)
	S507= IR_EX.Out25_21=rS                                     IR_EX-Out(S471)
	S508= IR_EX.Out20_16=rT                                     IR_EX-Out(S471)
	S509= IR_EX.Out15_11=0                                      IR_EX-Out(S471)
	S510= IR_EX.Out10_6=0                                       IR_EX-Out(S471)
	S511= IR_EX.Out5_0=4                                        IR_EX-Out(S471)
	S512= Hi.Out=({hi,lo}-FU(a)×FU(b))[63:32]                   Hi-Out(S473)
	S513= Hi.Out1_0={({hi,lo}-FU(a)×FU(b))[63:32]}[1:0]         Hi-Out(S473)
	S514= Hi.Out4_0={({hi,lo}-FU(a)×FU(b))[63:32]}[4:0]         Hi-Out(S473)
	S515= Lo.Out=({hi,lo}-FU(a)×FU(b))[31:0]                    Lo-Out(S475)
	S516= Lo.Out1_0={({hi,lo}-FU(a)×FU(b))[31:0]}[1:0]          Lo-Out(S475)
	S517= Lo.Out4_0={({hi,lo}-FU(a)×FU(b))[31:0]}[4:0]          Lo-Out(S475)
	S518= IR_MEM.Out={28,rS,rT,0,0,4}                           IR_MEM-Out(S477)
	S519= IR_MEM.Out31_26=28                                    IR_MEM-Out(S477)
	S520= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S477)
	S521= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S477)
	S522= IR_MEM.Out15_11=0                                     IR_MEM-Out(S477)
	S523= IR_MEM.Out10_6=0                                      IR_MEM-Out(S477)
	S524= IR_MEM.Out5_0=4                                       IR_MEM-Out(S477)
	S525= IR_DMMU1.Out={28,rS,rT,0,0,4}                         IR_DMMU1-Out(S479)
	S526= IR_DMMU1.Out31_26=28                                  IR_DMMU1-Out(S479)
	S527= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S479)
	S528= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S479)
	S529= IR_DMMU1.Out15_11=0                                   IR_DMMU1-Out(S479)
	S530= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S479)
	S531= IR_DMMU1.Out5_0=4                                     IR_DMMU1-Out(S479)
	S532= IR_WB.Out={28,rS,rT,0,0,4}                            IR-Out(S481)
	S533= IR_WB.Out31_26=28                                     IR-Out(S481)
	S534= IR_WB.Out25_21=rS                                     IR-Out(S481)
	S535= IR_WB.Out20_16=rT                                     IR-Out(S481)
	S536= IR_WB.Out15_11=0                                      IR-Out(S481)
	S537= IR_WB.Out10_6=0                                       IR-Out(S481)
	S538= IR_WB.Out5_0=4                                        IR-Out(S481)
	S539= IR_DMMU2.Out={28,rS,rT,0,0,4}                         IR_DMMU2-Out(S487)
	S540= IR_DMMU2.Out31_26=28                                  IR_DMMU2-Out(S487)
	S541= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S487)
	S542= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S487)
	S543= IR_DMMU2.Out15_11=0                                   IR_DMMU2-Out(S487)
	S544= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S487)
	S545= IR_DMMU2.Out5_0=4                                     IR_DMMU2-Out(S487)
	S546= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F246)
	S547= FU.IR_DMMU2={28,rS,rT,0,0,4}                          Path(S539,S546)
	S548= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F247)
	S549= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F248)
	S550= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F249)
	S551= CU_DMMU2.Op=28                                        Path(S540,S550)
	S552= CU_DMMU2.Func=alu_and                                 CU_DMMU2(S551)
	S553= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F250)
	S554= CU_DMMU2.IRFunc=4                                     Path(S545,S553)
	S555= IR_DMMU2.Out=>IR_WB.In                                Premise(F251)
	S556= IR_WB.In={28,rS,rT,0,0,4}                             Path(S539,S555)
	S557= FU.InDMMU2_WReg=5'b00000                              Premise(F252)
	S558= CtrlASIDIn=0                                          Premise(F253)
	S559= CtrlCP0=0                                             Premise(F254)
	S560= CP0[ASID]=pid                                         CP0-Hold(S445,S559)
	S561= CtrlEPCIn=0                                           Premise(F255)
	S562= CtrlExCodeIn=0                                        Premise(F256)
	S563= CtrlIMMU=0                                            Premise(F257)
	S564= CtrlPC=0                                              Premise(F258)
	S565= CtrlPCInc=0                                           Premise(F259)
	S566= PC[CIA]=addr                                          PC-Hold(S451,S565)
	S567= PC[Out]=addr+4                                        PC-Hold(S452,S564,S565)
	S568= CtrlIAddrReg=0                                        Premise(F260)
	S569= CtrlICache=0                                          Premise(F261)
	S570= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S455,S569)
	S571= CtrlIR_IMMU=0                                         Premise(F262)
	S572= CtrlICacheReg=0                                       Premise(F263)
	S573= CtrlIR_ID=0                                           Premise(F264)
	S574= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S459,S573)
	S575= CtrlIMem=0                                            Premise(F265)
	S576= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S461,S575)
	S577= CtrlIRMux=0                                           Premise(F266)
	S578= CtrlGPR=0                                             Premise(F267)
	S579= GPR[rS]=a                                             GPR-Hold(S464,S578)
	S580= GPR[rT]=b                                             GPR-Hold(S465,S578)
	S581= CtrlA_EX=0                                            Premise(F268)
	S582= [A_EX]=FU(a)                                          A_EX-Hold(S467,S581)
	S583= CtrlB_EX=0                                            Premise(F269)
	S584= [B_EX]=FU(b)                                          B_EX-Hold(S469,S583)
	S585= CtrlIR_EX=0                                           Premise(F270)
	S586= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Hold(S471,S585)
	S587= CtrlHi=0                                              Premise(F271)
	S588= [Hi]=({hi,lo}-FU(a)×FU(b))[63:32]                     Hi-Hold(S473,S587)
	S589= CtrlLo=0                                              Premise(F272)
	S590= [Lo]=({hi,lo}-FU(a)×FU(b))[31:0]                      Lo-Hold(S475,S589)
	S591= CtrlIR_MEM=0                                          Premise(F273)
	S592= [IR_MEM]={28,rS,rT,0,0,4}                             IR_MEM-Hold(S477,S591)
	S593= CtrlIR_DMMU1=0                                        Premise(F274)
	S594= [IR_DMMU1]={28,rS,rT,0,0,4}                           IR_DMMU1-Hold(S479,S593)
	S595= CtrlIR_WB=1                                           Premise(F275)
	S596= [IR_WB]={28,rS,rT,0,0,4}                              IR_WB-Write(S556,S595)
	S597= CtrlA_MEM=0                                           Premise(F276)
	S598= CtrlA_WB=0                                            Premise(F277)
	S599= CtrlB_MEM=0                                           Premise(F278)
	S600= CtrlB_WB=0                                            Premise(F279)
	S601= CtrlIR_DMMU2=0                                        Premise(F280)
	S602= [IR_DMMU2]={28,rS,rT,0,0,4}                           IR_DMMU2-Hold(S487,S601)

WB	S603= CP0.ASID=pid                                          CP0-Read-ASID(S560)
	S604= PC.CIA=addr                                           PC-Out(S566)
	S605= PC.CIA31_28=addr[31:28]                               PC-Out(S566)
	S606= PC.Out=addr+4                                         PC-Out(S567)
	S607= IR_ID.Out={28,rS,rT,0,0,4}                            IR-Out(S574)
	S608= IR_ID.Out31_26=28                                     IR-Out(S574)
	S609= IR_ID.Out25_21=rS                                     IR-Out(S574)
	S610= IR_ID.Out20_16=rT                                     IR-Out(S574)
	S611= IR_ID.Out15_11=0                                      IR-Out(S574)
	S612= IR_ID.Out10_6=0                                       IR-Out(S574)
	S613= IR_ID.Out5_0=4                                        IR-Out(S574)
	S614= A_EX.Out=FU(a)                                        A_EX-Out(S582)
	S615= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S582)
	S616= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S582)
	S617= B_EX.Out=FU(b)                                        B_EX-Out(S584)
	S618= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S584)
	S619= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S584)
	S620= IR_EX.Out={28,rS,rT,0,0,4}                            IR_EX-Out(S586)
	S621= IR_EX.Out31_26=28                                     IR_EX-Out(S586)
	S622= IR_EX.Out25_21=rS                                     IR_EX-Out(S586)
	S623= IR_EX.Out20_16=rT                                     IR_EX-Out(S586)
	S624= IR_EX.Out15_11=0                                      IR_EX-Out(S586)
	S625= IR_EX.Out10_6=0                                       IR_EX-Out(S586)
	S626= IR_EX.Out5_0=4                                        IR_EX-Out(S586)
	S627= Hi.Out=({hi,lo}-FU(a)×FU(b))[63:32]                   Hi-Out(S588)
	S628= Hi.Out1_0={({hi,lo}-FU(a)×FU(b))[63:32]}[1:0]         Hi-Out(S588)
	S629= Hi.Out4_0={({hi,lo}-FU(a)×FU(b))[63:32]}[4:0]         Hi-Out(S588)
	S630= Lo.Out=({hi,lo}-FU(a)×FU(b))[31:0]                    Lo-Out(S590)
	S631= Lo.Out1_0={({hi,lo}-FU(a)×FU(b))[31:0]}[1:0]          Lo-Out(S590)
	S632= Lo.Out4_0={({hi,lo}-FU(a)×FU(b))[31:0]}[4:0]          Lo-Out(S590)
	S633= IR_MEM.Out={28,rS,rT,0,0,4}                           IR_MEM-Out(S592)
	S634= IR_MEM.Out31_26=28                                    IR_MEM-Out(S592)
	S635= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S592)
	S636= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S592)
	S637= IR_MEM.Out15_11=0                                     IR_MEM-Out(S592)
	S638= IR_MEM.Out10_6=0                                      IR_MEM-Out(S592)
	S639= IR_MEM.Out5_0=4                                       IR_MEM-Out(S592)
	S640= IR_DMMU1.Out={28,rS,rT,0,0,4}                         IR_DMMU1-Out(S594)
	S641= IR_DMMU1.Out31_26=28                                  IR_DMMU1-Out(S594)
	S642= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S594)
	S643= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S594)
	S644= IR_DMMU1.Out15_11=0                                   IR_DMMU1-Out(S594)
	S645= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S594)
	S646= IR_DMMU1.Out5_0=4                                     IR_DMMU1-Out(S594)
	S647= IR_WB.Out={28,rS,rT,0,0,4}                            IR-Out(S596)
	S648= IR_WB.Out31_26=28                                     IR-Out(S596)
	S649= IR_WB.Out25_21=rS                                     IR-Out(S596)
	S650= IR_WB.Out20_16=rT                                     IR-Out(S596)
	S651= IR_WB.Out15_11=0                                      IR-Out(S596)
	S652= IR_WB.Out10_6=0                                       IR-Out(S596)
	S653= IR_WB.Out5_0=4                                        IR-Out(S596)
	S654= IR_DMMU2.Out={28,rS,rT,0,0,4}                         IR_DMMU2-Out(S602)
	S655= IR_DMMU2.Out31_26=28                                  IR_DMMU2-Out(S602)
	S656= IR_DMMU2.Out25_21=rS                                  IR_DMMU2-Out(S602)
	S657= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S602)
	S658= IR_DMMU2.Out15_11=0                                   IR_DMMU2-Out(S602)
	S659= IR_DMMU2.Out10_6=0                                    IR_DMMU2-Out(S602)
	S660= IR_DMMU2.Out5_0=4                                     IR_DMMU2-Out(S602)
	S661= IR_WB.Out=>FU.IR_WB                                   Premise(F281)
	S662= FU.IR_WB={28,rS,rT,0,0,4}                             Path(S647,S661)
	S663= IR_WB.Out31_26=>CU_WB.Op                              Premise(F282)
	S664= CU_WB.Op=28                                           Path(S648,S663)
	S665= CU_WB.Func=alu_and                                    CU_WB(S664)
	S666= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F283)
	S667= CU_WB.IRFunc=4                                        Path(S653,S666)
	S668= FU.InWB_WReg=5'b00000                                 Premise(F284)
	S669= CtrlASIDIn=0                                          Premise(F285)
	S670= CtrlCP0=0                                             Premise(F286)
	S671= CP0[ASID]=pid                                         CP0-Hold(S560,S670)
	S672= CtrlEPCIn=0                                           Premise(F287)
	S673= CtrlExCodeIn=0                                        Premise(F288)
	S674= CtrlIMMU=0                                            Premise(F289)
	S675= CtrlPC=0                                              Premise(F290)
	S676= CtrlPCInc=0                                           Premise(F291)
	S677= PC[CIA]=addr                                          PC-Hold(S566,S676)
	S678= PC[Out]=addr+4                                        PC-Hold(S567,S675,S676)
	S679= CtrlIAddrReg=0                                        Premise(F292)
	S680= CtrlICache=0                                          Premise(F293)
	S681= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S570,S680)
	S682= CtrlIR_IMMU=0                                         Premise(F294)
	S683= CtrlICacheReg=0                                       Premise(F295)
	S684= CtrlIR_ID=0                                           Premise(F296)
	S685= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S574,S684)
	S686= CtrlIMem=0                                            Premise(F297)
	S687= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S576,S686)
	S688= CtrlIRMux=0                                           Premise(F298)
	S689= CtrlGPR=0                                             Premise(F299)
	S690= GPR[rS]=a                                             GPR-Hold(S579,S689)
	S691= GPR[rT]=b                                             GPR-Hold(S580,S689)
	S692= CtrlA_EX=0                                            Premise(F300)
	S693= [A_EX]=FU(a)                                          A_EX-Hold(S582,S692)
	S694= CtrlB_EX=0                                            Premise(F301)
	S695= [B_EX]=FU(b)                                          B_EX-Hold(S584,S694)
	S696= CtrlIR_EX=0                                           Premise(F302)
	S697= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Hold(S586,S696)
	S698= CtrlHi=0                                              Premise(F303)
	S699= [Hi]=({hi,lo}-FU(a)×FU(b))[63:32]                     Hi-Hold(S588,S698)
	S700= CtrlLo=0                                              Premise(F304)
	S701= [Lo]=({hi,lo}-FU(a)×FU(b))[31:0]                      Lo-Hold(S590,S700)
	S702= CtrlIR_MEM=0                                          Premise(F305)
	S703= [IR_MEM]={28,rS,rT,0,0,4}                             IR_MEM-Hold(S592,S702)
	S704= CtrlIR_DMMU1=0                                        Premise(F306)
	S705= [IR_DMMU1]={28,rS,rT,0,0,4}                           IR_DMMU1-Hold(S594,S704)
	S706= CtrlIR_WB=0                                           Premise(F307)
	S707= [IR_WB]={28,rS,rT,0,0,4}                              IR_WB-Hold(S596,S706)
	S708= CtrlA_MEM=0                                           Premise(F308)
	S709= CtrlA_WB=0                                            Premise(F309)
	S710= CtrlB_MEM=0                                           Premise(F310)
	S711= CtrlB_WB=0                                            Premise(F311)
	S712= CtrlIR_DMMU2=0                                        Premise(F312)
	S713= [IR_DMMU2]={28,rS,rT,0,0,4}                           IR_DMMU2-Hold(S602,S712)

POST	S671= CP0[ASID]=pid                                         CP0-Hold(S560,S670)
	S677= PC[CIA]=addr                                          PC-Hold(S566,S676)
	S678= PC[Out]=addr+4                                        PC-Hold(S567,S675,S676)
	S681= ICache[addr]={28,rS,rT,0,0,4}                         ICache-Hold(S570,S680)
	S685= [IR_ID]={28,rS,rT,0,0,4}                              IR_ID-Hold(S574,S684)
	S687= IMem[{pid,addr}]={28,rS,rT,0,0,4}                     IMem-Hold(S576,S686)
	S690= GPR[rS]=a                                             GPR-Hold(S579,S689)
	S691= GPR[rT]=b                                             GPR-Hold(S580,S689)
	S693= [A_EX]=FU(a)                                          A_EX-Hold(S582,S692)
	S695= [B_EX]=FU(b)                                          B_EX-Hold(S584,S694)
	S697= [IR_EX]={28,rS,rT,0,0,4}                              IR_EX-Hold(S586,S696)
	S699= [Hi]=({hi,lo}-FU(a)×FU(b))[63:32]                     Hi-Hold(S588,S698)
	S701= [Lo]=({hi,lo}-FU(a)×FU(b))[31:0]                      Lo-Hold(S590,S700)
	S703= [IR_MEM]={28,rS,rT,0,0,4}                             IR_MEM-Hold(S592,S702)
	S705= [IR_DMMU1]={28,rS,rT,0,0,4}                           IR_DMMU1-Hold(S594,S704)
	S707= [IR_WB]={28,rS,rT,0,0,4}                              IR_WB-Hold(S596,S706)
	S713= [IR_DMMU2]={28,rS,rT,0,0,4}                           IR_DMMU2-Hold(S602,S712)

