Analysis & Synthesis report for top_processor
Mon Jun 03 19:58:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top_processor|main_control:mc1|p_stat
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1
 20. Source assignments for iram:iram1|altsyncram:memory_rtl_0|altsyncram_tt71:auto_generated
 21. Parameter Settings for User Entity Instance: Processor:cpu|alu:alu1
 22. Parameter Settings for User Entity Instance: Processor:cpu|decoder:dcd
 23. Parameter Settings for User Entity Instance: Processor:cpu|controller:ctrl
 24. Parameter Settings for User Entity Instance: dram:d_ram|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: main_control:mc1
 26. Parameter Settings for User Entity Instance: slowclock:clk1
 27. Parameter Settings for Inferred Entity Instance: iram:iram1|altsyncram:memory_rtl_0
 28. Parameter Settings for Inferred Entity Instance: Processor:cpu|alu:alu1|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: Processor:cpu|alu:alu1|lpm_divide:Div0
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "main_control:mc1"
 33. Port Connectivity Checks: "dram:d_ram"
 34. Port Connectivity Checks: "Processor:cpu"
 35. In-System Memory Content Editor Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 03 19:58:00 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top_processor                               ;
; Top-level Entity Name              ; top_processor                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,069                                       ;
;     Total combinational functions  ; 2,923                                       ;
;     Dedicated logic registers      ; 534                                         ;
; Total registers                    ; 534                                         ;
; Total pins                         ; 33                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,164,128                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_processor      ; top_processor      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; dram.v                                                             ; yes             ; User Wizard-Generated File                            ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v                                                             ;             ;
; top_processor.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v                                                    ;             ;
; sor.v                                                              ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/sor.v                                                              ;             ;
; reg3.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg3.v                                                             ;             ;
; reg2.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg2.v                                                             ;             ;
; reg1.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg1.v                                                             ;             ;
; ReadBus.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ReadBus.v                                                          ;             ;
; Processor.v                                                        ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v                                                        ;             ;
; pc.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/pc.v                                                               ;             ;
; mar.v                                                              ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/mar.v                                                              ;             ;
; main_controller.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/main_controller.v                                                  ;             ;
; iram.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v                                                             ;             ;
; ir.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ir.v                                                               ;             ;
; dstr.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dstr.v                                                             ;             ;
; decoder.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v                                                          ;             ;
; cram.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v                                                             ;             ;
; coun.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/coun.v                                                             ;             ;
; controller.v                                                       ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/controller.v                                                       ;             ;
; alu.v                                                              ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v                                                              ;             ;
; ac.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ac.v                                                               ;             ;
; slowclock.v                                                        ; yes             ; User Verilog HDL File                                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/slowclock.v                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                 ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altrom.inc                                                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altram.inc                                                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altdpram.inc                                                                                                                   ;             ;
; db/altsyncram_vrk1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf                                             ;             ;
; db/altsyncram_ajb2.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf                                             ;             ;
; Data_Mem.mif                                                       ; yes             ; Auto-Found Memory Initialization File                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Data_Mem.mif                                                       ;             ;
; db/decode_cua.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/decode_cua.tdf                                                  ;             ;
; db/decode_5aa.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/decode_5aa.tdf                                                  ;             ;
; db/mux_sob.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mux_sob.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                    ; altera_sld  ;
; db/ip/sldf82d2dc8/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                               ;             ;
; db/altsyncram_tt71.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_tt71.tdf                                             ;             ;
; db/top_processor.ram0_iram_37120d.hdl.mif                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/top_processor.ram0_iram_37120d.hdl.mif                          ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/multcore.inc                                                                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/bypassff.inc                                                                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altshift.inc                                                                                                                   ;             ;
; db/mult_7dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mult_7dt.tdf                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                 ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                            ;             ;
; db/lpm_divide_hkm.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/lpm_divide_hkm.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_6af.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/alt_u_div_6af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/add_sub_8pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 3,069                 ;
;                                             ;                       ;
; Total combinational functions               ; 2923                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 1726                  ;
;     -- 3 input functions                    ; 849                   ;
;     -- <=2 input functions                  ; 348                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 2116                  ;
;     -- arithmetic mode                      ; 807                   ;
;                                             ;                       ;
; Total registers                             ; 534                   ;
;     -- Dedicated logic registers            ; 534                   ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 33                    ;
; Total memory bits                           ; 2164128               ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 6                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; slowclock:clk1|outclk ;
; Maximum fan-out                             ; 654                   ;
; Total fan-out                               ; 21491                 ;
; Average fan-out                             ; 5.61                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_processor                                                                                                                          ; 2923 (25)           ; 534 (11)                  ; 2164128     ; 6            ; 0       ; 3         ; 33   ; 0            ; |top_processor                                                                                                                                                                                                                                                                                                                                            ; top_processor                     ; work         ;
;    |Processor:cpu|                                                                                                                      ; 2229 (4)            ; 340 (0)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_processor|Processor:cpu                                                                                                                                                                                                                                                                                                                              ; Processor                         ; work         ;
;       |BusA:bus_a|                                                                                                                      ; 129 (129)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|BusA:bus_a                                                                                                                                                                                                                                                                                                                   ; BusA                              ; work         ;
;       |BusB:bus_b|                                                                                                                      ; 73 (73)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|BusB:bus_b                                                                                                                                                                                                                                                                                                                   ; BusB                              ; work         ;
;       |ac:ac_r|                                                                                                                         ; 189 (189)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|ac:ac_r                                                                                                                                                                                                                                                                                                                      ; ac                                ; work         ;
;       |alu:alu1|                                                                                                                        ; 1369 (225)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1                                                                                                                                                                                                                                                                                                                     ; alu                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 1116 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                     ; lpm_divide                        ; work         ;
;             |lpm_divide_hkm:auto_generated|                                                                                             ; 1116 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                                                                                                                                                                                                                       ; lpm_divide_hkm                    ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 1116 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                           ; sign_div_unsign_9nh               ; work         ;
;                   |alt_u_div_6af:divider|                                                                                               ; 1116 (1115)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                     ; alt_u_div_6af                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                               ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_processor|Processor:cpu|alu:alu1|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                              ; mult_7dt                          ; work         ;
;       |controller:ctrl|                                                                                                                 ; 205 (205)           ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|controller:ctrl                                                                                                                                                                                                                                                                                                              ; controller                        ; work         ;
;       |coun:coun_r|                                                                                                                     ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|coun:coun_r                                                                                                                                                                                                                                                                                                                  ; coun                              ; work         ;
;       |decoder:dcd|                                                                                                                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|decoder:dcd                                                                                                                                                                                                                                                                                                                  ; decoder                           ; work         ;
;       |dstr:dst_r|                                                                                                                      ; 67 (67)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|dstr:dst_r                                                                                                                                                                                                                                                                                                                   ; dstr                              ; work         ;
;       |ir:ir_r|                                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|ir:ir_r                                                                                                                                                                                                                                                                                                                      ; ir                                ; work         ;
;       |mar:ma_r|                                                                                                                        ; 67 (67)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|mar:ma_r                                                                                                                                                                                                                                                                                                                     ; mar                               ; work         ;
;       |pc:pc_r|                                                                                                                         ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|pc:pc_r                                                                                                                                                                                                                                                                                                                      ; pc                                ; work         ;
;       |reg1:reg_1|                                                                                                                      ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|reg1:reg_1                                                                                                                                                                                                                                                                                                                   ; reg1                              ; work         ;
;       |reg2:reg_2|                                                                                                                      ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|reg2:reg_2                                                                                                                                                                                                                                                                                                                   ; reg2                              ; work         ;
;       |reg3:reg_3|                                                                                                                      ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|reg3:reg_3                                                                                                                                                                                                                                                                                                                   ; reg3                              ; work         ;
;       |sor:so_r|                                                                                                                        ; 67 (67)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|Processor:cpu|sor:so_r                                                                                                                                                                                                                                                                                                                     ; sor                               ; work         ;
;    |cram:cram1|                                                                                                                         ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|cram:cram1                                                                                                                                                                                                                                                                                                                                 ; cram                              ; work         ;
;    |dram:d_ram|                                                                                                                         ; 496 (0)             ; 62 (0)                    ; 2160000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram                                                                                                                                                                                                                                                                                                                                 ; dram                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 496 (0)             ; 62 (0)                    ; 2160000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_vrk1:auto_generated|                                                                                               ; 496 (0)             ; 62 (0)                    ; 2160000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_vrk1                   ; work         ;
;             |altsyncram_ajb2:altsyncram1|                                                                                               ; 285 (1)             ; 14 (14)                   ; 2160000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_ajb2                   ; work         ;
;                |decode_5aa:rden_decode_b|                                                                                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_5aa:rden_decode_b                                                                                                                                                                                                             ; decode_5aa                        ; work         ;
;                |decode_cua:decode4|                                                                                                     ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_cua:decode4                                                                                                                                                                                                                   ; decode_cua                        ; work         ;
;                |decode_cua:decode5|                                                                                                     ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_cua:decode5                                                                                                                                                                                                                   ; decode_cua                        ; work         ;
;                |decode_cua:rden_decode_a|                                                                                               ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_cua:rden_decode_a                                                                                                                                                                                                             ; decode_cua                        ; work         ;
;                |mux_sob:mux6|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|mux_sob:mux6                                                                                                                                                                                                                         ; mux_sob                           ; work         ;
;                |mux_sob:mux7|                                                                                                           ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|mux_sob:mux7                                                                                                                                                                                                                         ; mux_sob                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 211 (189)           ; 48 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |iram:iram1|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|iram:iram1                                                                                                                                                                                                                                                                                                                                 ; iram                              ; work         ;
;       |altsyncram:memory_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 4128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|iram:iram1|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_tt71:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4128        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|iram:iram1|altsyncram:memory_rtl_0|altsyncram_tt71:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_tt71                   ; work         ;
;    |main_control:mc1|                                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|main_control:mc1                                                                                                                                                                                                                                                                                                                           ; main_control                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 124 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 123 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 123 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 123 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 122 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 122 (86)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |slowclock:clk1|                                                                                                                     ; 41 (41)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_processor|slowclock:clk1                                                                                                                                                                                                                                                                                                                             ; slowclock                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                       ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+
; dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 270000       ; 8            ; 270000       ; 8            ; 2160000 ; Data_Mem.mif                              ;
; iram:iram1|altsyncram:memory_rtl_0|altsyncram_tt71:auto_generated|ALTSYNCRAM                                     ; AUTO ; ROM            ; 129          ; 32           ; --           ; --           ; 4128    ; db/top_processor.ram0_iram_37120d.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |top_processor|dram:d_ram                                                                                                                                                                                                                                                          ; dram.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |top_processor|main_control:mc1|p_stat                              ;
+-----------------+---------------+-----------------+----------------+----------------+
; Name            ; p_stat.finish ; p_stat.transmit ; p_stat.process ; p_stat.receive ;
+-----------------+---------------+-----------------+----------------+----------------+
; p_stat.receive  ; 0             ; 0               ; 0              ; 0              ;
; p_stat.process  ; 0             ; 0               ; 1              ; 1              ;
; p_stat.transmit ; 0             ; 1               ; 0              ; 1              ;
; p_stat.finish   ; 1             ; 0               ; 0              ; 1              ;
+-----------------+---------------+-----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal             ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------+------------------------+
; Processor:cpu|cm_r                                 ; main_control:mc1|p_stat.process ; yes                    ;
; Processor:cpu|dm_r                                 ; main_control:mc1|p_stat.process ; yes                    ;
; Processor:cpu|dm_wr                                ; main_control:mc1|p_stat.process ; yes                    ;
; Processor:cpu|im_r                                 ; main_control:mc1|p_stat.process ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                 ;                        ;
+----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; cram:cram1|cm_out[3,7,11,12,14..19]                                                                                                ; Stuck at GND due to stuck port data_in ;
; main_control:mc1|p_stat~2                                                                                                          ; Lost fanout                            ;
; main_control:mc1|p_stat~3                                                                                                          ; Lost fanout                            ;
; main_control:mc1|p_stat.transmit                                                                                                   ; Lost fanout                            ;
; main_control:mc1|p_stat.finish                                                                                                     ; Lost fanout                            ;
; cram:cram1|cm_out[6]                                                                                                               ; Merged with cram:cram1|cm_out[1]       ;
; cram:cram1|cm_out[5]                                                                                                               ; Merged with cram:cram1|cm_out[2]       ;
; cram:cram1|cm_out[8,9]                                                                                                             ; Merged with cram:cram1|cm_out[10]      ;
; Processor:cpu|pc:pc_r|data[8,9]                                                                                                    ; Lost fanout                            ;
; dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 21                                                                                             ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+---------------------------+--------------------+----------------------------------------+
; Register name             ; Reason for Removal ; Registers Removed due to This Register ;
+---------------------------+--------------------+----------------------------------------+
; main_control:mc1|p_stat~2 ; Lost Fanouts       ; main_control:mc1|p_stat.finish         ;
; main_control:mc1|p_stat~3 ; Lost Fanouts       ; main_control:mc1|p_stat.transmit       ;
+---------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 534   ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 438   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Processor:cpu|controller:ctrl|present[1]                                                                                                                                                                                                                                                                                        ; 62      ;
; Processor:cpu|controller:ctrl|present[5]                                                                                                                                                                                                                                                                                        ; 73      ;
; Processor:cpu|controller:ctrl|next[1]                                                                                                                                                                                                                                                                                           ; 4       ;
; Processor:cpu|controller:ctrl|next[5]                                                                                                                                                                                                                                                                                           ; 4       ;
; process_switch_buffer[0]                                                                                                                                                                                                                                                                                                        ; 2       ;
; process_switch_buffer[3]                                                                                                                                                                                                                                                                                                        ; 2       ;
; process_switch_buffer[5]                                                                                                                                                                                                                                                                                                        ; 2       ;
; process_switch_buffer[6]                                                                                                                                                                                                                                                                                                        ; 2       ;
; process_switch_buffer[7]                                                                                                                                                                                                                                                                                                        ; 2       ;
; process_switch_buffer[8]                                                                                                                                                                                                                                                                                                        ; 2       ;
; process_switch_buffer[9]                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                           ;
+---------------------------------------+-------------------------+------+
; Register Name                         ; Megafunction            ; Type ;
+---------------------------------------+-------------------------+------+
; iram:iram1|current_instruction[0..31] ; iram:iram1|memory_rtl_0 ; RAM  ;
+---------------------------------------+-------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_processor|Processor:cpu|pc:pc_r|data[6]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_processor|process_switch_buffer[2]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_processor|Processor:cpu|coun:coun_r|data[4]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_processor|Processor:cpu|mar:ma_r|data[26]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_processor|Processor:cpu|dstr:dst_r|data[10]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_processor|Processor:cpu|sor:so_r|data[28]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                                   ;
; 5:1                ; 20 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |top_processor|Processor:cpu|ac:ac_r|data[14]                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_processor|Processor:cpu|ac:ac_r|data[13]                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_processor|Processor:cpu|ac:ac_r|data[7]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_processor|Processor:cpu|ac:ac_r|data[6]                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_processor|Processor:cpu|controller:ctrl|reset[4]                                                                                                                                                                                                                                                                                                                   ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top_processor|dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_processor|Processor:cpu|controller:ctrl|bbus_en[0]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_processor|process_switch_buffer[9]                                                                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |top_processor|Processor:cpu|alu:alu1|cbus_in[1]                                                                                                                                                                                                                                                                                                                        ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top_processor|Processor:cpu|BusA:bus_a|abus_out[19]                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top_processor|Processor:cpu|BusB:bus_b|bbus_out[2]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_processor|Processor:cpu|BusB:bus_b|bbus_out[18]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for iram:iram1|altsyncram:memory_rtl_0|altsyncram_tt71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:cpu|alu:alu1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MOVA           ; 000   ; Unsigned Binary                            ;
; MOVB           ; 001   ; Unsigned Binary                            ;
; ADD            ; 010   ; Unsigned Binary                            ;
; SUB            ; 011   ; Unsigned Binary                            ;
; MUL            ; 100   ; Unsigned Binary                            ;
; DIV            ; 101   ; Unsigned Binary                            ;
; SHIFTR         ; 110   ; Unsigned Binary                            ;
; SHIFTL         ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:cpu|decoder:dcd ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                               ;
; NOP            ; 0001  ; Unsigned Binary                               ;
; RSET           ; 0010  ; Unsigned Binary                               ;
; LOAD           ; 0011  ; Unsigned Binary                               ;
; STOR           ; 0100  ; Unsigned Binary                               ;
; MVAR           ; 0101  ; Unsigned Binary                               ;
; MVAO           ; 0110  ; Unsigned Binary                               ;
; MVAI           ; 0111  ; Unsigned Binary                               ;
; INC            ; 1000  ; Unsigned Binary                               ;
; ADD            ; 1001  ; Unsigned Binary                               ;
; SFTR           ; 1010  ; Unsigned Binary                               ;
; SFTL           ; 1011  ; Unsigned Binary                               ;
; JUMP           ; 1100  ; Unsigned Binary                               ;
; MUL            ; 1101  ; Unsigned Binary                               ;
; DIV            ; 1110  ; Unsigned Binary                               ;
; SUB            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:cpu|controller:ctrl ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; FETCH1         ; 000000 ; Unsigned Binary                                  ;
; FETCHX         ; 000001 ; Unsigned Binary                                  ;
; FETCH2         ; 000010 ; Unsigned Binary                                  ;
; NOP            ; 000011 ; Unsigned Binary                                  ;
; RSET           ; 000100 ; Unsigned Binary                                  ;
; LOADR1         ; 000101 ; Unsigned Binary                                  ;
; LOADR2         ; 000110 ; Unsigned Binary                                  ;
; LOADK1         ; 000111 ; Unsigned Binary                                  ;
; LOADK2         ; 001000 ; Unsigned Binary                                  ;
; LOADK3         ; 001001 ; Unsigned Binary                                  ;
; STORR1         ; 001010 ; Unsigned Binary                                  ;
; STORR2         ; 001011 ; Unsigned Binary                                  ;
; STORK1         ; 001100 ; Unsigned Binary                                  ;
; STORK2         ; 001101 ; Unsigned Binary                                  ;
; STORK3         ; 001110 ; Unsigned Binary                                  ;
; MVARS          ; 001111 ; Unsigned Binary                                  ;
; MVARD          ; 010000 ; Unsigned Binary                                  ;
; JUMP           ; 010001 ; Unsigned Binary                                  ;
; JMPX           ; 010010 ; Unsigned Binary                                  ;
; MVACO          ; 010011 ; Unsigned Binary                                  ;
; MVACA          ; 010100 ; Unsigned Binary                                  ;
; MVACB          ; 010101 ; Unsigned Binary                                  ;
; INC            ; 010110 ; Unsigned Binary                                  ;
; ADDK           ; 010111 ; Unsigned Binary                                  ;
; ADDR           ; 011000 ; Unsigned Binary                                  ;
; SUBK           ; 011001 ; Unsigned Binary                                  ;
; SUBR           ; 011010 ; Unsigned Binary                                  ;
; MULK           ; 011011 ; Unsigned Binary                                  ;
; MULR           ; 011100 ; Unsigned Binary                                  ;
; DIVK           ; 011101 ; Unsigned Binary                                  ;
; DIVR           ; 011110 ; Unsigned Binary                                  ;
; SHFR           ; 011111 ; Unsigned Binary                                  ;
; SFTL           ; 100000 ; Unsigned Binary                                  ;
; END            ; 100001 ; Unsigned Binary                                  ;
; IDLE           ; 100010 ; Unsigned Binary                                  ;
; JMPXX          ; 100011 ; Unsigned Binary                                  ;
; BEGIN          ; 100100 ; Unsigned Binary                                  ;
; LOADR3         ; 100101 ; Unsigned Binary                                  ;
; LOADK4         ; 100110 ; Unsigned Binary                                  ;
; STORR3         ; 100111 ; Unsigned Binary                                  ;
; STORK4         ; 101000 ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram:d_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 19                   ; Signed Integer              ;
; NUMWORDS_A                         ; 270000               ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; Data_Mem.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_vrk1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_control:mc1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; receive        ; 00    ; Unsigned Binary                      ;
; process        ; 01    ; Unsigned Binary                      ;
; transmit       ; 10    ; Unsigned Binary                      ;
; finish         ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slowclock:clk1  ;
+----------------+---------------------------+-----------------+
; Parameter Name ; Value                     ; Type            ;
+----------------+---------------------------+-----------------+
; max            ; 0000000000000000111110100 ; Unsigned Binary ;
+----------------+---------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iram:iram1|altsyncram:memory_rtl_0             ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                       ; Untyped        ;
; WIDTH_A                            ; 32                                        ; Untyped        ;
; WIDTHAD_A                          ; 8                                         ; Untyped        ;
; NUMWORDS_A                         ; 129                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 1                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/top_processor.ram0_iram_37120d.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_tt71                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:cpu|alu:alu1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 32           ; Untyped                ;
; LPM_WIDTHB                                     ; 32           ; Untyped                ;
; LPM_WIDTHP                                     ; 64           ; Untyped                ;
; LPM_WIDTHR                                     ; 64           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Processor:cpu|alu:alu1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; dram:d_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 270000                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; iram:iram1|altsyncram:memory_rtl_0         ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 129                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 1                                     ;
; Entity Instance                       ; Processor:cpu|alu:alu1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                    ;
;     -- LPM_WIDTHB                     ; 32                                    ;
;     -- LPM_WIDTHP                     ; 64                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_control:mc1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; g1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dram:d_ram"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:cpu"                                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mar_dm[19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+--------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth  ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+--------+------------+---------------------------------------------------------------------------+
; 0              ; 1           ; 8     ; 270000 ; Read/Write ; dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated ;
+----------------+-------------+-------+--------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 60                          ;
; cycloneiii_ff         ; 447                         ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 312                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 19                          ;
;     ENA SCLR          ; 40                          ;
;     SCLR              ; 2                           ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 54                          ;
; cycloneiii_lcell_comb ; 2798                        ;
;     arith             ; 799                         ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 614                         ;
;     normal            ; 1999                        ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 202                         ;
;         4 data inputs ; 1672                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 296                         ;
;                       ;                             ;
; Max LUT depth         ; 128.50                      ;
; Average LUT depth     ; 57.83                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 103                                      ;
; cycloneiii_ff         ; 87                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 124                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 116                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:17     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 03 19:56:40 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_processor -c top_processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: dram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file top_processor.v
    Info (12023): Found entity 1: top_processor File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sor.v
    Info (12023): Found entity 1: sor File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/sor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg3.v
    Info (12023): Found entity 1: reg3 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg2.v
    Info (12023): Found entity 1: reg2 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg1.v
    Info (12023): Found entity 1: reg1 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/reg1.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file readbus.v
    Info (12023): Found entity 1: BusA File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ReadBus.v Line: 3
    Info (12023): Found entity 2: BusB File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ReadBus.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/pc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar.v
    Info (12023): Found entity 1: mar File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/mar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_controller.v
    Info (12023): Found entity 1: main_control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/main_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iram.v
    Info (12023): Found entity 1: iram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ir.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dstr.v
    Info (12023): Found entity 1: dstr File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dstr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cram.v
    Info (12023): Found entity 1: cram File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file coun.v
    Info (12023): Found entity 1: coun File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/coun.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ac.v
    Info (12023): Found entity 1: ac File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/ac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slowclock.v
    Info (12023): Found entity 1: slowclock File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/slowclock.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(41): created implicit net for "endProcess" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 41
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(48): created implicit net for "endImagereceived" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(177): created implicit net for "g1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(177): created implicit net for "g2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(177): created implicit net for "g3" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 177
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(178): created implicit net for "s00" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(178): created implicit net for "s01" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(178): created implicit net for "s02" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at top_processor.v(178): created implicit net for "s03" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 178
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s00" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s01" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s02" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "s03" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb.v(8): created implicit net for "clk" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/tb.v Line: 8
Info (12127): Elaborating entity "top_processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_processor.v(41): object "endProcess" assigned a value but never read File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 41
Warning (10036): Verilog HDL or VHDL warning at top_processor.v(48): object "endImagereceived" assigned a value but never read File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 48
Warning (10230): Verilog HDL assignment warning at top_processor.v(39): truncated value with size 10 to match size of target (8) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 39
Info (12128): Elaborating entity "cram" for hierarchy "cram:cram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 127
Warning (10030): Net "memory.data_a" at cram.v(7) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v Line: 7
Warning (10030): Net "memory.waddr_a" at cram.v(7) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v Line: 7
Warning (10030): Net "memory.we_a" at cram.v(7) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v Line: 7
Info (12128): Elaborating entity "iram" for hierarchy "iram:iram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 132
Warning (10030): Net "memory.data_a" at iram.v(5) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 5
Warning (10030): Net "memory.waddr_a" at iram.v(5) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 5
Warning (10030): Net "memory.we_a" at iram.v(5) has no driver or initial value, using a default initial value '0' File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/iram.v Line: 5
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:cpu" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at Processor.v(172): variable "status" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 172
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "dm_wr", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "dm_r", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "cm_r", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Warning (10240): Verilog HDL Always Construct warning at Processor.v(170): inferring latch(es) for variable "im_r", which holds its previous value in one or more paths through the always construct File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "im_r" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "cm_r" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "dm_r" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (10041): Inferred latch for "dm_wr" at Processor.v(170) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 170
Info (12128): Elaborating entity "reg1" for hierarchy "Processor:cpu|reg1:reg_1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 46
Info (12128): Elaborating entity "reg2" for hierarchy "Processor:cpu|reg2:reg_2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 52
Info (12128): Elaborating entity "reg3" for hierarchy "Processor:cpu|reg3:reg_3" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 58
Info (12128): Elaborating entity "dstr" for hierarchy "Processor:cpu|dstr:dst_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 66
Info (12128): Elaborating entity "sor" for hierarchy "Processor:cpu|sor:so_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 74
Info (12128): Elaborating entity "coun" for hierarchy "Processor:cpu|coun:coun_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 80
Info (12128): Elaborating entity "pc" for hierarchy "Processor:cpu|pc:pc_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 89
Warning (10230): Verilog HDL assignment warning at pc.v(23): truncated value with size 32 to match size of target (10) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/pc.v Line: 23
Info (12128): Elaborating entity "ac" for hierarchy "Processor:cpu|ac:ac_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 103
Info (12128): Elaborating entity "ir" for hierarchy "Processor:cpu|ir:ir_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 111
Info (12128): Elaborating entity "mar" for hierarchy "Processor:cpu|mar:ma_r" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 125
Info (12128): Elaborating entity "BusA" for hierarchy "Processor:cpu|BusA:bus_a" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 135
Info (12128): Elaborating entity "BusB" for hierarchy "Processor:cpu|BusB:bus_b" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 143
Info (12128): Elaborating entity "alu" for hierarchy "Processor:cpu|alu:alu1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 151
Info (12128): Elaborating entity "decoder" for hierarchy "Processor:cpu|decoder:dcd" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at decoder.v(39): variable "opcode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at decoder.v(42): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at decoder.v(51): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at decoder.v(58): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at decoder.v(65): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at decoder.v(74): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at decoder.v(83): variable "n_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at decoder.v(83): variable "z_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at decoder.v(90): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at decoder.v(97): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at decoder.v(104): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 104
Warning (10235): Verilog HDL Always Construct warning at decoder.v(111): variable "j_logic" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/decoder.v Line: 111
Info (12128): Elaborating entity "controller" for hierarchy "Processor:cpu|controller:ctrl" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Processor.v Line: 168
Info (12128): Elaborating entity "dram" for hierarchy "dram:d_ram" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "dram:d_ram|altsyncram:altsyncram_component" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 88
Info (12130): Elaborated megafunction instantiation "dram:d_ram|altsyncram:altsyncram_component" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 88
Info (12133): Instantiated megafunction "dram:d_ram|altsyncram:altsyncram_component" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/dram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Data_Mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "270000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrk1.tdf
    Info (12023): Found entity 1: altsyncram_vrk1 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vrk1" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajb2.tdf
    Info (12023): Found entity 1: altsyncram_ajb2 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ajb2" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 37
Warning (113028): 261740 out of 270000 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Data_Mem.mif Line: 1
    Warning (113027): Addresses ranging from 8260 to 269999 are not initialized File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/Data_Mem.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_cua.tdf
    Info (12023): Found entity 1: decode_cua File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/decode_cua.tdf Line: 22
Info (12128): Elaborating entity "decode_cua" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_cua:decode4" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5aa.tdf
    Info (12023): Found entity 1: decode_5aa File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/decode_5aa.tdf Line: 22
Info (12128): Elaborating entity "decode_5aa" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|decode_5aa:rden_decode_b" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sob.tdf
    Info (12023): Found entity 1: mux_sob File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mux_sob.tdf Line: 22
Info (12128): Elaborating entity "mux_sob" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|altsyncram_ajb2:altsyncram1|mux_sob:mux6" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_ajb2.tdf Line: 56
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 38
Info (12133): Instantiated megafunction "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_vrk1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "822083584"
    Info (12134): Parameter "NUMWORDS" = "270000"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "19"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "dram:d_ram|altsyncram:altsyncram_component|altsyncram_vrk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "main_control" for hierarchy "main_control:mc1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 178
Info (12128): Elaborating entity "slowclock" for hierarchy "slowclock:clk1" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 204
Warning (10230): Verilog HDL assignment warning at slowclock.v(20): truncated value with size 32 to match size of target (25) File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/slowclock.v Line: 20
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.06.03.19:57:21 Progress: Loading sldf82d2dc8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/ip/sldf82d2dc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "cram:cram1|memory" is uninferred due to inappropriate RAM size File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/cram.v Line: 7
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/top_processor.ram0_cram_32f39d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "iram:iram1|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 129
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_processor.ram0_iram_37120d.hdl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Processor:cpu|alu:alu1|Mult0" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Processor:cpu|alu:alu1|Div0" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 21
Info (12130): Elaborated megafunction instantiation "iram:iram1|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "iram:iram1|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "129"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_processor.ram0_iram_37120d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tt71.tdf
    Info (12023): Found entity 1: altsyncram_tt71 File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/altsyncram_tt71.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/top_processor.ram0_iram_37120d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/top_processor.ram0_iram_37120d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "Processor:cpu|alu:alu1|lpm_mult:Mult0" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 20
Info (12133): Instantiated megafunction "Processor:cpu|alu:alu1|lpm_mult:Mult0" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 20
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "Processor:cpu|alu:alu1|lpm_divide:Div0" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 21
Info (12133): Instantiated megafunction "Processor:cpu|alu:alu1|lpm_divide:Div0" with the following parameter: File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/alu.v Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/lpm_divide_hkm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/add_sub_8pc.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Processor:cpu|alu:alu1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "Processor:cpu|alu:alu1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/db/mult_7dt.tdf Line: 90
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga/quartuslite/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_from_pc" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 2
    Warning (15610): No output dependent on input pin "start_transmit" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 4
    Warning (15610): No output dependent on input pin "rx" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 5
    Warning (15610): No output dependent on input pin "rd_clr" File: D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.v Line: 5
Info (21057): Implemented 3449 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 3109 logic cells
    Info (21064): Implemented 296 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Mon Jun 03 19:58:01 2019
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:02:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Shechem/Documents/OneDrive/Documents/Semester 5/Circuit and System Design/DownSampler/ISA/Processor_Reloaded_Beta/top_processor.map.smsg.


