<strong>vhdl-testbench-statements</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre></br>
"  -- clock generation\n  Clk <= not Clk after 10 ns;\n\n  -- waveform generation\n  WaveGen_Proc: process\n  begin\n    -- insert signal assignments here\n\n    wait until Clk = '1';\n  end process WaveGen_Proc;\n"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
String or file to be inserted in the testbench statement part.</br>
If the string specifies an existing file name, the contents of the file is</br>
inserted, otherwise the string itself is inserted in the testbench</br>
architecture before the END keyword.</br>
Type `C-j' for newlines.</br>
</br>
You can customize this variable.