# Generated by Yosys 0.9 (git sha1 1979e0b)

.model microsd
.inputs CLK CMD DAT[0] DAT[1] DAT[2] DAT[3]
.outputs SD_CLK LED CMD DAT[0] DAT[1] DAT[2] DAT[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:357$43_Y[0] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7439[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2104[0]_new_ I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7439[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10645$new_n345_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10541 I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10545 I3=$false O=$abc$10645$auto$wreduce.cc:455:run$2104[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=resp_delay[1] I1=resp_delay[3] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10549 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10557 O=$abc$10645$new_n345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10553 I1=CMD I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:357$43_Y[2] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7439[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:357$43_Y[4] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7439[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 O=$abc$10645$new_n356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$10645$new_n360_ I1=$abc$10645$new_n361_ I2=$abc$10645$new_n359_ I3=sd_cmd_ptr[4] O=$abc$10645$techmap$shiftx$microsd.v:302$35.$11\buffer[47:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$false O=$abc$10645$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 O=$abc$10645$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 O=$abc$10645$new_n366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$10645$new_n370_ I1=$abc$10645$new_n371_ I2=$abc$10645$new_n369_ I3=sd_cmd_ptr[4] O=$abc$10645$techmap$shiftx$microsd.v:302$35.$11\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$false O=$abc$10645$new_n369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 O=$abc$10645$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$10645$new_n380_ I1=$abc$10645$new_n381_ I2=$abc$10645$new_n374_ I3=sd_cmd_ptr[4] O=$abc$10645$techmap$shiftx$microsd.v:302$35.$10\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$10645$new_n378_ I1=$abc$10645$new_n379_ I2=$abc$10645$new_n832_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 O=$abc$10645$new_n374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 O=$abc$10645$new_n379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 O=$abc$10645$new_n380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 O=$abc$10645$new_n381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=sd_cmd_ptr[4] O=$abc$10645$new_n393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[0] I3=sd_mem_state[1] O=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3208_new_ I2=CMD I3=$abc$10645$procmux$2027.B_AND_S[0]_new_ O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7111_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10553 I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I2=$abc$10645$procmux$1869.B_AND_S[4]_new_ I3=$false O=$abc$10645$procmux$2027.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=sd_mem_state[3] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[0] O=$abc$10645$procmux$1869.B_AND_S[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=crc_state[3] I3=crc_state[2] O=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7576 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3208_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:357$43_Y[5] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7439[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2106[0] I1=$abc$10645$new_n419_ I2=$abc$10645$new_n404_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$new_n405_ I2=$abc$10645$new_n418_ I3=$abc$10645$procmux$1974.B_AND_S[6]_new_ O=$abc$10645$new_n404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6510[0]_new_ I1=$abc$10645$new_n407_ I2=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7582_new_inv_ I3=$false O=$abc$10645$new_n405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563 I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7582_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$false I3=$false O=$abc$10645$new_n407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I3=$false O=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=crc_state[2] I1=crc_state[3] I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I1=crc_state[0] I2=crc_state[1] I3=$false O=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6510[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$auto$wreduce.cc:455:run$2106[0] I2=sd_clk I3=$abc$10645$new_n413_ O=$abc$10645$procmux$1974.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I2=$abc$10645$procmux$1869.B_AND_S[14]_new_ I3=$false O=$abc$10645$new_n413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7576 I1=sd_mem_state[0] I2=$false I3=$false O=$abc$10645$procmux$1869.B_AND_S[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=$abc$10645$auto$wreduce.cc:455:run$2107[0] I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$abc$10645$procmux$1869.B_AND_S[4]_new_ O=$abc$10645$new_n418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$abc$10645$procmux$1869.B_AND_S[4]_new_ I3=$abc$10645$new_n420_ O=$abc$10645$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563 I2=$false I3=$false O=$abc$10645$new_n420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$new_n422_ I1=$abc$10645$new_n424_ I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$new_n423_ I1=$abc$10645$new_n419_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$new_n422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[14]_new_ I1=sd_clk I2=$false I3=$false O=$abc$10645$new_n423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$new_n426_ I1=$abc$10645$new_n425_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I3=$abc$10645$new_n427_ O=$abc$10645$new_n424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$procmux$1869.B_AND_S[14]_new_ I2=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7582_new_inv_ I3=$false O=$abc$10645$new_n425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I2=$abc$10645$procmux$1869.B_AND_S[4]_new_ I3=$false O=$abc$10645$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[4]_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I2=$false I3=$false O=$abc$10645$new_n427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2106[2] I1=$abc$10645$new_n419_ I2=$abc$10645$procmux$1974.B_AND_S[8]_new_ I3=$abc$10645$new_n431_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10568
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I2=$abc$10645$new_n430_ I3=$false O=$abc$10645$procmux$1974.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$auto$wreduce.cc:455:run$2106[2] I2=sd_clk I3=$abc$10645$procmux$1869.B_AND_S[14]_new_ O=$abc$10645$new_n430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$10645$new_n426_ I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7582_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I3=$abc$10645$new_n427_ O=$abc$10645$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I1=$abc$10645$new_n425_ I2=$abc$10645$new_n433_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10572
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[4]_new_ I1=$abc$10645$procmux$1967_Y[3]_new_inv_ I2=$abc$10645$new_n434_ I3=$false O=$abc$10645$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$new_n420_ I2=$abc$10645$new_n423_ I3=$abc$10645$auto$wreduce.cc:455:run$2106[3] O=$abc$10645$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101011111
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$abc$10645$auto$wreduce.cc:455:run$2106[3] I3=$abc$10645$new_n436_ O=$abc$10645$procmux$1967_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 O=$abc$10645$new_n436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001110
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=$abc$10645$new_n405_ I2=$abc$10645$new_n438_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2106[5] I1=$abc$10645$new_n419_ I2=$abc$10645$procmux$1974.B_AND_S[11]_new_ I3=$abc$10645$new_n441_ O=$abc$10645$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$auto$wreduce.cc:455:run$2106[5] I2=sd_clk I3=$abc$10645$new_n440_ O=$abc$10645$procmux$1974.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I2=$abc$10645$procmux$1869.B_AND_S[14]_new_ I3=$false O=$abc$10645$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=$abc$10645$auto$wreduce.cc:455:run$2107[5] I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$abc$10645$procmux$1869.B_AND_S[4]_new_ O=$abc$10645$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$10645$new_n448_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581 I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I3=$abc$10645$procmux$1921.B_AND_S[6]_new_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10580
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:310$37_Y[0] I1=$abc$10645$new_n444_ I2=$abc$10645$new_n447_ I3=$false O=$abc$10645$procmux$1921.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$eq$microsd.v:303$36_Y_new_ I1=sd_clk I2=$false I3=$false O=$abc$10645$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$new_n446_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581 I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 I3=$false O=$abc$10645$eq$microsd.v:303$36_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 O=$abc$10645$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581 I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I3=$false O=$abc$10645$new_n447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563 I1=sd_clk I2=$abc$10645$auto$wreduce.cc:455:run$2104[0]_new_ I3=$false O=$abc$10645$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$10645$new_n448_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I3=$abc$10645$procmux$1921.B_AND_S[7]_new_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581 I1=sd_clk I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 I3=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ O=$abc$10645$procmux$1921.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$10645$new_n448_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I3=$abc$10645$procmux$1921.B_AND_S[8]_new_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10588
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:310$37_Y[2] I1=$abc$10645$new_n444_ I2=$abc$10645$new_n453_ I3=$false O=$abc$10645$procmux$1921.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I3=$false O=$abc$10645$new_n453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$new_n448_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I3=$abc$10645$procmux$1921.B_AND_S[9]_new_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:310$37_Y[3] I1=$abc$10645$new_n444_ I2=$abc$10645$new_n456_ I3=$false O=$abc$10645$procmux$1921.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I3=$false O=$abc$10645$new_n456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$new_n448_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I3=$abc$10645$procmux$1921.B_AND_S[11]_new_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10596
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:310$37_Y[5] I1=$abc$10645$new_n444_ I2=$abc$10645$new_n459_ I3=$false O=$abc$10645$procmux$1921.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I3=$false O=$abc$10645$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:236$29_Y[0] I1=$abc$10645$new_n461_ I2=$abc$10645$new_n465_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10600
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$false I3=$false O=$abc$10645$new_n461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$new_n463_ I1=$abc$10645$new_n464_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$false O=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I2=$false I3=$false O=$abc$10645$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data_ptr[6] I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 O=$abc$10645$new_n464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:177$13_Y[0] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$false O=$abc$10645$new_n465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I1=$abc$10645$new_n467_ I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10604
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 I2=$abc$10645$new_n461_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 O=$abc$10645$new_n467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:236$29_Y[2] I1=$abc$10645$new_n461_ I2=$abc$10645$new_n469_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10608
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$false O=$abc$10645$new_n469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:236$29_Y[3] I1=$abc$10645$new_n461_ I2=$abc$10645$new_n471_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10612
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$false O=$abc$10645$new_n471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:236$29_Y[5] I1=$abc$10645$new_n461_ I2=$abc$10645$new_n473_ I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$10645$sub$microsd.v:177$13_Y[5] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$false O=$abc$10645$new_n473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2227[0]_new_inv_ I1=clkdiv[4] I2=clkdiv[5] I3=clkdiv[6] O=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clkdiv[3] I1=clkdiv[0] I2=clkdiv[1] I3=clkdiv[2] O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2227[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I1=$abc$10645$new_n407_ I2=$abc$10645$procmux$1869.B_AND_S[29]_new_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[1] O=$abc$10645$procmux$1869.B_AND_S[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$10645$new_n479_ I1=$abc$10645$new_n481_ I2=$abc$10645$new_n482_ I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2242[0]_new_inv_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10621 I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10625 I3=$false O=$abc$10645$new_n479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=init_delay[0] I1=init_delay[1] I2=init_delay[2] I3=init_delay[3] O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2242[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[10] I1=init_delay[11] I2=init_delay[12] I3=init_delay[13] O=$abc$10645$new_n481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[5] I1=init_delay[7] I2=init_delay[8] I3=init_delay[9] O=$abc$10645$new_n482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[0] I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10282
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[3] I1=sd_mem_state[0] I2=sd_mem_state[1] I3=sd_mem_state[2] O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010101000011
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$10645$new_n486_ I2=sd_cmd[46] I3=$false O=$0\sd_cmd[47:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2336_new_inv_ I3=$false O=$abc$10645$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$new_n488_ I1=$abc$10645$new_n494_ I2=$abc$10645$new_n496_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2316[3]_new_inv_ O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2336_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n489_ I1=$abc$10645$new_n492_ I2=$false I3=$false O=$abc$10645$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[36] I2=$abc$10645$new_n490_ I3=$abc$10645$new_n491_ O=$abc$10645$new_n489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[33] I2=sd_cmd[34] I3=sd_cmd[39] O=$abc$10645$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[25] I2=sd_cmd[37] I3=sd_cmd[38] O=$abc$10645$new_n491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[17] I1=sd_cmd[29] I2=sd_cmd[30] I3=$abc$10645$new_n493_ O=$abc$10645$new_n492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[27] I2=sd_cmd[28] I3=sd_cmd[31] O=$abc$10645$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[13] I1=sd_cmd[15] I2=sd_cmd[16] I3=$abc$10645$new_n495_ O=$abc$10645$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[12] I1=sd_cmd[14] I2=sd_cmd[9] I3=sd_cmd[11] O=$abc$10645$new_n495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[8] I1=sd_cmd[10] I2=sd_cmd[18] I3=sd_cmd[19] O=$abc$10645$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[20] I1=sd_cmd[21] I2=sd_cmd[22] I3=sd_cmd[23] O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2316[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[42] I2=sd_cmd[40] I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$3876[2]_new_inv_ O=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[45] I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$3876[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10645$new_n488_ I1=$abc$10645$new_n501_ I2=$false I3=$false O=$0\sd_cmd[47:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$new_n502_ I1=$abc$10645$new_n504_ I2=$abc$10645$new_n496_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2316[3]_new_inv_ O=$abc$10645$new_n501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[40] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$3876[2]_new_inv_ I3=$abc$10645$new_n503_ O=$abc$10645$new_n502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[12] I1=sd_cmd[14] I2=sd_cmd[42] I3=sd_cmd[43] O=$abc$10645$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$10645$new_n505_ I1=sd_cmd[13] I2=sd_cmd[15] I3=sd_cmd[16] O=$abc$10645$new_n504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[11] I2=sd_cmd[9] I3=sd_cmd[46] O=$abc$10645$new_n505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[4]_new_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10645$procmux$75.Y_B[6]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$abc$10645$new_n508_ I3=$false O=$0\crc_buffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10645$new_n509_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$new_n512_ I3=$false O=$abc$10645$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=sd_cmd[47] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_ I3=crc_buffer[6] O=$abc$10645$new_n509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_state[0] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I2=crc_state[1] I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$techmap$procmux$75.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2633_Y_new_inv_ I1=$abc$10645$new_n513_ I2=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 I3=crc_buffer[7] O=$abc$10645$new_n512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$procmux$1869.B_AND_S[29]_new_ I3=$false O=$abc$10645$new_n513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I3=$false O=$abc$10645$techmap$procmux$75.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2633_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=crc_buffer[6] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[47] O=$abc$10645$procmux$75.Y_B[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$new_n520_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$new_n517_ I3=$false O=$0\crc_buffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10645$new_n519_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$abc$10645$new_n518_ I3=crc_buffer[6] O=$abc$10645$new_n517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=crc_state[0] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I2=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 I3=$abc$10645$new_n513_ O=$abc$10645$new_n518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=crc_buffer[5] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[46] O=$abc$10645$new_n519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=sd_cmd[46] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_ I3=crc_buffer[5] O=$abc$10645$new_n520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$new_n518_ I1=crc_buffer[5] I2=$abc$10645$new_n522_ I3=$false O=$0\crc_buffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10645$new_n524_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$abc$10645$new_n523_ I3=$abc$10645$procmux$1869.B_AND_S[29]_new_ O=$abc$10645$new_n522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=sd_cmd[45] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_ I3=crc_buffer[4] O=$abc$10645$new_n523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[4] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[45] O=$abc$10645$new_n524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$new_n518_ I1=crc_buffer[4] I2=$abc$10645$new_n526_ I3=$false O=$0\crc_buffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10645$new_n528_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$abc$10645$new_n527_ I3=$abc$10645$procmux$1869.B_AND_S[29]_new_ O=$abc$10645$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=sd_cmd[44] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_ I3=crc_buffer[3] O=$abc$10645$new_n527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[44] O=$abc$10645$new_n528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$procmux$89_Y[2]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$procmux$82.B_AND_S[2]_new_ I3=$false O=$0\crc_buffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10645$new_n534_ I1=$abc$10645$new_n531_ I2=$abc$10645$procmux$1869.B_AND_S[4]_new_ I3=$false O=$abc$10645$procmux$82.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$10645$techmap$procmux$75.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2633_Y_new_inv_ I1=crc_buffer[7] I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4714_new_ I3=crc_buffer[3] O=$abc$10645$new_n531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010100111111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4706[0]_new_ I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4714_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4706[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[43] O=$abc$10645$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$new_n531_ I3=$abc$10645$procmux$89.B_AND_S[2]_new_inv_ O=$abc$10645$procmux$89_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=crc_buffer[2] I1=crc_buffer[3] I2=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ O=$abc$10645$procmux$89.B_AND_S[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$10645$new_n518_ I1=crc_buffer[2] I2=$abc$10645$new_n538_ I3=$false O=$0\crc_buffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10645$new_n540_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$abc$10645$new_n539_ I3=$abc$10645$procmux$1869.B_AND_S[29]_new_ O=$abc$10645$new_n538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=sd_cmd[42] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_ I3=crc_buffer[1] O=$abc$10645$new_n539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[1] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[42] O=$abc$10645$new_n540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$10645$new_n518_ I1=crc_buffer[1] I2=$abc$10645$new_n542_ I3=$false O=$0\crc_buffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10645$new_n544_ I1=$abc$10645$procmux$1869.B_AND_S[4]_new_ I2=$abc$10645$new_n543_ I3=$abc$10645$procmux$1869.B_AND_S[29]_new_ O=$abc$10645$new_n542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=sd_cmd[41] I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6343[1]_new_ I3=crc_buffer[0] O=$abc$10645$new_n543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=sd_cmd_resp[41] O=$abc$10645$new_n544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$procmux$1869.B_AND_S[14]_new_ I2=sd_cmd_resp[0] I3=$abc$10645$new_n546_ O=$0\sd_cmd_resp[47:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$10645$procmux$1748_Y_new_inv_ I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I2=$abc$10645$new_n423_ I3=CMD O=$abc$10645$new_n546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10553 I1=CMD I2=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I3=sd_cmd_resp[0] O=$abc$10645$procmux$1748_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000001111111
.gate SB_LUT4 I0=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I1=$abc$10645$new_n563_ I2=sd_cmd[7] I3=$abc$10645$new_n549_ O=$0\sd_cmd[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I1=crc_buffer[6] I2=$abc$10645$new_n550_ I3=$abc$10645$procmux$1869.B_AND_S[28]_new_ O=$abc$10645$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$10645$new_n551_ I1=$abc$10645$new_n555_ I2=$false I3=$false O=$abc$10645$new_n550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10645$ne$microsd.v:268$32_Y_new_inv_ I1=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I2=sd_cmd[43] I3=$false O=$abc$10645$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_buffer[3] I1=crc_buffer[0] I2=$abc$10645$new_n553_ I3=$false O=$abc$10645$ne$microsd.v:268$32_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$new_n554_ I1=crc_buffer[1] I2=crc_buffer[6] I3=$false O=$abc$10645$new_n553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_buffer[2] I1=crc_buffer[4] I2=crc_buffer[5] I3=$false O=$abc$10645$new_n554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I2=$abc$10645$ne$microsd.v:257$31_Y_new_inv_ I3=$false O=$abc$10645$new_n555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$10645$new_n553_ I2=crc_buffer[3] I3=$false O=$abc$10645$ne$microsd.v:257$31_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$false I3=$false O=$abc$10645$procmux$1869.B_AND_S[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$new_n560_ I1=$abc$10645$new_n559_ I2=sd_cmd[40] I3=sd_cmd[45] O=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[44] I2=sd_cmd[42] I3=sd_cmd[41] O=$abc$10645$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[44] I2=sd_cmd[42] I3=sd_cmd[43] O=$abc$10645$new_n560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$10645$new_n486_ I2=$0\sd_cmd[47:0][45] I3=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[0] O=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$10645$new_n564_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$false I3=$false O=$abc$10645$new_n563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I2=$false I3=$false O=$abc$10645$new_n564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$procmux$1769_Y[5]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I3=sd_cmd[6] O=$0\sd_cmd[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=crc_buffer[5] I1=sd_cmd[6] I2=$abc$10645$new_n567_ I3=$false O=$abc$10645$procmux$1769_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I2=$abc$10645$new_n564_ I3=$abc$10645$new_n568_ O=$abc$10645$new_n567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$10645$ne$microsd.v:257$31_Y_new_inv_ I1=$abc$10645$ne$microsd.v:268$32_Y_new_inv_ I2=sd_cmd[43] I3=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ O=$abc$10645$new_n568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=sd_cmd[5] I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I2=$abc$10645$new_n571_ I3=$abc$10645$new_n570_ O=$0\sd_cmd[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$10645$new_n567_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=sd_cmd[5] I3=$false O=$abc$10645$new_n570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[28]_new_ I2=crc_buffer[4] I3=$false O=$abc$10645$new_n571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$new_n576_ I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I2=sd_cmd[4] I3=$abc$10645$new_n573_ O=$0\sd_cmd[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10645$procmux$1758.Y_B[3]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$10645$new_n573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I2=$abc$10645$new_n555_ I3=$abc$10645$new_n575_ O=$abc$10645$procmux$1758.Y_B[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$10645$ne$microsd.v:268$32_Y_new_inv_ I2=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I3=sd_cmd[4] O=$abc$10645$new_n575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I1=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I3=$abc$10645$procmux$1869.B_AND_S[29]_new_ O=$abc$10645$new_n576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=sd_cmd[3] I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I2=$abc$10645$new_n579_ I3=$abc$10645$new_n578_ O=$0\sd_cmd[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$10645$new_n567_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=sd_cmd[3] I3=$false O=$abc$10645$new_n578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[28]_new_ I2=crc_buffer[2] I3=$false O=$abc$10645$new_n579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$new_n563_ I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I2=sd_cmd[2] I3=$abc$10645$new_n581_ O=$0\sd_cmd[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I1=crc_buffer[1] I2=$abc$10645$new_n550_ I3=$abc$10645$procmux$1869.B_AND_S[28]_new_ O=$abc$10645$new_n581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$10645$new_n576_ I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9236_new_inv_ I2=sd_cmd[1] I3=$abc$10645$new_n583_ O=$0\sd_cmd[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$10645$procmux$1758.Y_B[0]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$10645$new_n583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$10645$auto$opt_reduce.cc:132:opt_mux$2081_new_inv_ I2=$abc$10645$new_n551_ I3=$abc$10645$new_n585_ O=$abc$10645$procmux$1758.Y_B[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$10645$ne$microsd.v:257$31_Y_new_inv_ I2=$abc$10645$techmap$procmux$2015.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3812_Y_new_ I3=sd_cmd[1] O=$abc$10645$new_n585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[29]_new_ I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 I1=crc_state[3] I2=$false I3=$false O=$0\crc_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$procmux$1828_Y[2]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$procmux$1826.B_AND_S[2]_new_ I3=$false O=$0\crc_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4714_new_ I1=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I2=$abc$10645$new_n590_ I3=$abc$10645$procmux$1869.B_AND_S[4]_new_ O=$abc$10645$procmux$1826.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=crc_state[3] I1=crc_state[1] I2=crc_state[0] I3=crc_state[2] O=$abc$10645$new_n590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4714_new_ I2=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I3=$abc$10645$new_n590_ O=$abc$10645$procmux$1828_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$10645$procmux$1828_Y[1]_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$procmux$1806_Y[1]_new_inv_ I3=$abc$10645$procmux$1869.B_AND_S[4]_new_ O=$0\crc_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I1=crc_state[0] I2=crc_state[1] I3=$abc$10645$new_n594_ O=$abc$10645$procmux$1806_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I1=$abc$10645$auto$wreduce.cc:455:run$2093[1]_new_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4714_new_ I3=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ O=$abc$10645$new_n594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I3=crc_buffer[7] O=$abc$10645$auto$wreduce.cc:455:run$2093[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$10645$new_n461_ I2=$abc$10645$new_n598_ I3=$false O=$abc$10645$procmux$1828_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I2=crc_state[0] I3=crc_state[1] O=$abc$10645$new_n598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100010111111
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[29]_new_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6251_new_ I2=$abc$10645$new_n602_ I3=$abc$10645$procmux$1869.B_AND_S[4]_new_ O=$0\crc_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111100001010
.gate SB_LUT4 I0=$abc$10645$new_n594_ I1=crc_state[1] I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6251_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[29]_new_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6346_new_inv_ I2=$abc$10645$new_n604_ I3=$false O=$abc$10645$new_n602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6346_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000110111
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I3=$false O=$abc$10645$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=$abc$10645$sub$microsd.v:177$13_Y[6] I2=$abc$10645$new_n461_ I3=$abc$10645$sub$microsd.v:236$29_Y[6] O=$0\data_ptr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$10645$new_n461_ I1=$abc$10645$sub$microsd.v:236$29_Y[4] I2=$abc$10645$procmux$1860.B_AND_S[18]_new_ I3=$false O=$0\data_ptr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I1=data_ptr[4] I2=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I3=$false O=$abc$10645$procmux$1860.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$10645$procmux$1902_Y[3]_new_ I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_ I2=$false I3=$false O=$abc$10645$procmux$1869.B_AND_S[32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$10645$auto$simplemap.cc:256:simplemap_eqne$3854_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2336_new_inv_ I3=sd_cmd[46] O=$abc$10645$procmux$1902_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$new_n559_ I1=sd_cmd[40] I2=sd_cmd[45] I3=$false O=$abc$10645$auto$simplemap.cc:256:simplemap_eqne$3854_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I1=$abc$10645$new_n448_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6510[0]_new_ I3=$abc$10645$new_n615_ O=$0\sd_mem_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$10645$new_n615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111010011111
.gate SB_LUT4 I0=$abc$10645$procmux$1902_Y[3]_new_ I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6519_new_inv_ I3=$false O=$0\sd_mem_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$new_n423_ I2=$abc$10645$procmux$1869.B_AND_S[24]_new_ I3=$abc$10645$new_n619_ O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6519_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$eq$microsd.v:303$36_Y_new_ I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I3=$false O=$abc$10645$procmux$1869.B_AND_S[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[3] I2=sd_mem_state[1] I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6510[0]_new_ O=$abc$10645$new_n619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$wreduce.cc:455:run$2104[0]_new_ I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563 I3=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6523[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[1] I2=sd_mem_state[3] I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10032
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$10645$new_n629_ I1=sd_cmd_ptr[4] I2=$abc$10645$new_n630_ I3=$false O=$0\sd_cmd_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I2=$abc$10645$new_n448_ I3=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ O=$abc$10645$new_n629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$10645$new_n444_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I2=$abc$10645$sub$microsd.v:310$37_Y[4] I3=$false O=$abc$10645$new_n630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$10645$procmux$1945_Y_new_inv_ I1=$abc$10645$procmux$1869.B_AND_S[29]_new_ I2=$abc$10645$procmux$1939.B_AND_S[0]_new_ I3=$false O=$0\crc_buffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10645$shiftx$microsd.v:449$63.buffer[0]_new_inv_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$abc$10645$new_n679_ I3=$abc$10645$procmux$1869.B_AND_S[4]_new_ O=$abc$10645$procmux$1939.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$10645$new_n635_ I1=$abc$10645$new_n649_ I2=$abc$10645$new_n659_ I3=$abc$10645$new_n669_ O=$abc$10645$shiftx$microsd.v:449$63.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10645$new_n645_ I1=$abc$10645$new_n636_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$new_n635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$10645$new_n637_ I1=$abc$10645$new_n640_ I2=$abc$10645$new_n643_ I3=$false O=$abc$10645$new_n636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=sd_cmd_resp[28] I2=$abc$10645$new_n639_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$new_n637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_cmd_resp[44] I1=sd_cmd_resp[12] I2=sd_cmd_resp_ptr[4] I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 O=$abc$10645$new_n639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[4] I2=$abc$10645$new_n642_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$new_n640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[36] I2=sd_cmd_resp[20] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[0] I2=$abc$10645$new_n644_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$new_n643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[32] I2=sd_cmd_resp[16] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[2]_new_inv_ I1=sd_cmd_resp[40] I2=$abc$10645$new_n648_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$new_n645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp_ptr[4] I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I2=$false I3=$false O=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[8] I2=sd_cmd_resp[24] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$10645$new_n657_ I1=$abc$10645$new_n650_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 O=$abc$10645$new_n649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$10645$new_n651_ I1=$abc$10645$new_n653_ I2=$abc$10645$new_n655_ I3=$false O=$abc$10645$new_n650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=sd_cmd_resp[18] I2=$abc$10645$new_n652_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$new_n651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=sd_cmd_resp[34] I1=sd_cmd_resp[2] I2=sd_cmd_resp_ptr[4] I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 O=$abc$10645$new_n652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[6] I2=$abc$10645$new_n654_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$new_n653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[38] I2=sd_cmd_resp[22] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=sd_cmd_resp[30] I2=$abc$10645$new_n656_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$new_n655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=sd_cmd_resp[46] I1=sd_cmd_resp[14] I2=sd_cmd_resp_ptr[4] I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 O=$abc$10645$new_n656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[10] I2=$abc$10645$new_n658_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$new_n657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[42] I2=sd_cmd_resp[26] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$new_n667_ I1=$abc$10645$new_n660_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$new_n659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$10645$new_n661_ I1=$abc$10645$new_n663_ I2=$abc$10645$new_n665_ I3=$false O=$abc$10645$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[15] I2=$abc$10645$new_n662_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$new_n661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[47] I2=sd_cmd_resp[31] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[7] I2=$abc$10645$new_n664_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$new_n663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[39] I2=sd_cmd_resp[23] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[2]_new_inv_ I1=sd_cmd_resp[35] I2=$abc$10645$new_n666_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$new_n665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[3] I2=sd_cmd_resp[19] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[11] I2=$abc$10645$new_n668_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$new_n667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[43] I2=sd_cmd_resp[27] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$new_n677_ I1=$abc$10645$new_n670_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I3=$false O=$abc$10645$new_n669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$10645$new_n671_ I1=$abc$10645$new_n673_ I2=$abc$10645$new_n675_ I3=$false O=$abc$10645$new_n670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=sd_cmd_resp[29] I2=$abc$10645$new_n672_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$new_n671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=sd_cmd_resp[45] I1=sd_cmd_resp[13] I2=sd_cmd_resp_ptr[4] I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 O=$abc$10645$new_n672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[5] I2=$abc$10645$new_n674_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$new_n673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[37] I2=sd_cmd_resp[21] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[9] I2=$abc$10645$new_n676_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$new_n675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[41] I2=sd_cmd_resp[25] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I1=sd_cmd_resp[1] I2=$abc$10645$new_n678_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$new_n677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=sd_cmd_resp[33] I2=sd_cmd_resp[17] I3=sd_cmd_resp_ptr[4] O=$abc$10645$new_n678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=sd_cmd_resp[40] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$new_n680_ I3=$false O=$abc$10645$new_n679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4196[1]_new_inv_ I1=crc_buffer[7] I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4706[0]_new_ I3=crc_buffer[0] O=$abc$10645$new_n680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010110000000
.gate SB_LUT4 I0=$abc$10645$shiftx$microsd.v:235$28.buffer[0]_new_ I1=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I2=$abc$10645$new_n720_ I3=$abc$10645$new_n721_ O=$abc$10645$procmux$1945_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$10645$new_n683_ I1=$abc$10645$new_n693_ I2=$abc$10645$new_n702_ I3=$abc$10645$new_n711_ O=$abc$10645$shiftx$microsd.v:235$28.buffer[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10645$new_n684_ I1=$abc$10645$new_n689_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 O=$abc$10645$new_n683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$10645$new_n685_ I1=$abc$10645$new_n687_ I2=$abc$10645$new_n688_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I1=data_ptr[4] I2=$false I3=$false O=$abc$10645$new_n686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n690_ I1=$abc$10645$new_n691_ I2=$abc$10645$new_n692_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n694_ I1=$abc$10645$new_n698_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 O=$abc$10645$new_n693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n695_ I1=$abc$10645$new_n696_ I2=$abc$10645$new_n697_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n699_ I1=$abc$10645$new_n700_ I2=$abc$10645$new_n701_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n703_ I1=$abc$10645$new_n707_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 O=$abc$10645$new_n702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$10645$new_n704_ I1=$abc$10645$new_n705_ I2=$abc$10645$new_n706_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n708_ I1=$abc$10645$new_n709_ I2=$abc$10645$new_n710_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n712_ I1=$abc$10645$new_n716_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 O=$abc$10645$new_n711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$10645$new_n713_ I1=$abc$10645$new_n714_ I2=$abc$10645$new_n715_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$new_n717_ I1=$abc$10645$new_n718_ I2=$abc$10645$new_n719_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 O=$abc$10645$new_n716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n686_ O=$abc$10645$new_n717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I3=$abc$10645$new_n463_ O=$abc$10645$new_n718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I3=data_ptr[4] O=$abc$10645$new_n719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6248[1]_new_ I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4672_new_ I2=$abc$10645$auto$wreduce.cc:455:run$2099[2]_new_ I3=crc_buffer[0] O=$abc$10645$new_n720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110000001100
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I2=$abc$10645$new_n680_ I3=$false O=$abc$10645$new_n721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:309:simplemap_lut$4572_new_ I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 I2=cmd_read I3=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3208_new_ O=$0\cmd_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 I1=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3208_new_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$10645$new_n425_ I2=$abc$10645$new_n726_ I3=$abc$10645$new_n725_ O=$0\sd_cmd_resp_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I1=$abc$10645$new_n423_ I2=$abc$10645$new_n419_ I3=$abc$10645$auto$wreduce.cc:455:run$2106[4] O=$abc$10645$new_n725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$10645$auto$simplemap.cc:168:logic_reduce$4199_new_inv_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I2=sd_cmd_resp_ptr[4] I3=$abc$10645$new_n426_ O=$abc$10645$new_n726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[0] I2=sd_mem_state[3] I3=sd_mem_state[2] O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$10645$new_n486_ I2=$0\sd_cmd[47:0][45] I3=$false O=$0\sd_cmd[47:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$10645$new_n568_ I1=$abc$10645$procmux$1869.B_AND_S[28]_new_ I2=$abc$10645$new_n730_ I3=$false O=$0\led[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=led I1=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 I2=$abc$10645$new_n731_ I3=$false O=$abc$10645$new_n730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$10645$new_n734_ I1=$abc$10645$new_n554_ I2=$abc$10645$new_n427_ I3=$abc$10645$auto$simplemap.cc:256:simplemap_eqne$4642_new_inv_ O=$abc$10645$new_n731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=sd_cmd_resp[40] I1=sd_cmd_resp[41] I2=$abc$10645$new_n733_ I3=$false O=$abc$10645$auto$simplemap.cc:256:simplemap_eqne$4642_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_cmd_resp[42] I1=sd_cmd_resp[44] I2=sd_cmd_resp[45] I3=sd_cmd_resp[43] O=$abc$10645$new_n733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=crc_buffer[0] I1=crc_buffer[1] I2=crc_buffer[3] I3=crc_buffer[6] O=$abc$10645$new_n734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[1] I2=sd_mem_state[0] I3=sd_mem_state[3] O=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7564
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111000010
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10541 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7439[1]_new_inv_ I2=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425 I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563 I2=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$7409[2]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$new_n420_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[2]_new_inv_ I2=$false I3=$false O=$abc$10645$new_n739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n739_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n739_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7741
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n739_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7774
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n739_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7807
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7840
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n739_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7906
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n739_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7939
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n739_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n739_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8038
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n739_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8071
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8104
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n420_ I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I2=sd_cmd_resp_ptr[4] I3=$false O=$abc$10645$new_n755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n755_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n755_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8269
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n755_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n755_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n755_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8434
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n755_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8500
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n755_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n755_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n755_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8599
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8632
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n420_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[2]_new_inv_ I2=$false I3=$false O=$abc$10645$new_n772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n772_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8698
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n772_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2594[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8764
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n772_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n772_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2840[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8863
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n772_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8962
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n772_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2748[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8995
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9028
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$10645$new_n772_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2613[0]_new_inv_ I2=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9061
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I3=$abc$10645$new_n772_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9094
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I2=$abc$10645$new_n772_ I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$2679[1]_new_inv_ O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9127
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][46] I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9190
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2104[0]_new_ I1=resp_delay[1] I2=$false I3=$false O=$abc$10645$procmux$2049_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$10645$auto$wreduce.cc:455:run$2104[0]_new_ I1=$abc$10645$sub$microsd.v:357$43_Y[3] I2=$false I3=$false O=$abc$10645$procmux$2049_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\init_delay[13:0][4] I1=$false I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10620
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\init_delay[13:0][6] I1=$false I2=$false I3=$false O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10624
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10541 I1=$false I2=$false I3=$false O=resp_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10545 I1=$false I2=$false I3=$false O=resp_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10549 I1=$false I2=$false I3=$false O=resp_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10553 I1=$false I2=$false I3=$false O=cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10557 I1=$false I2=$false I3=$false O=resp_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581 I1=$false I2=$false I3=$false O=sd_cmd_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 I1=$false I2=$false I3=$false O=sd_cmd_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 I1=$false I2=$false I3=$false O=sd_cmd_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I1=$false I2=$false I3=$false O=sd_cmd_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 I1=$false I2=$false I3=$false O=sd_cmd_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601 I1=$false I2=$false I3=$false O=data_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605 I1=$false I2=$false I3=$false O=data_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609 I1=$false I2=$false I3=$false O=data_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613 I1=$false I2=$false I3=$false O=data_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617 I1=$false I2=$false I3=$false O=data_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10621 I1=$false I2=$false I3=$false O=init_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10625 I1=$false I2=$false I3=$false O=init_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clkdiv[1] I1=$false I2=$false I3=$false O=$abc$10645$add$microsd.v:108$3_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init_delay[1] I1=$false I2=$false I3=$false O=$0\init_delay[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_read I1=$false I2=$false I3=$false O=$abc$10645$auto$rtlil.cc:1832:Not$2079
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd_clk I1=$false I2=$false I3=$false O=$0\sd_clk[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\sd_cmd[47:0][46] I1=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$9177[1]_new_inv_ I2=$false I3=$false O=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$10645$auto$ice40_ffinit.cc:141:execute$10553 I1=sd_clk I2=$abc$10645$auto$simplemap.cc:309:simplemap_lut$3250_new_ I3=$false O=$abc$10645$new_n821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$10645$techmap$shiftx$microsd.v:302$35.$10\buffer[47:0][2]_new_inv_ I1=$abc$10645$techmap$shiftx$microsd.v:302$35.$10\buffer[47:0][0]_new_inv_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 I3=$false O=$abc$10645$techmap$shiftx$microsd.v:302$35.$13\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10645$new_n827_ I1=$abc$10645$new_n830_ I2=$abc$10645$techmap$shiftx$microsd.v:302$35.$13\buffer[47:0][0]_new_inv_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581 O=$abc$10645$shiftx$microsd.v:302$35.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$10645$shiftx$microsd.v:302$35.buffer[0]_new_inv_ I1=$abc$10645$new_n821_ I2=sd_clk I3=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$7111_new_inv_ O=$abc$10645$auto$ice40_ffinit.cc:140:execute$10552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110000000000
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$false O=$abc$10645$new_n825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10645$new_n355_ I1=$abc$10645$new_n356_ I2=$abc$10645$new_n825_ I3=sd_cmd_ptr[4] O=$abc$10645$techmap$shiftx$microsd.v:302$35.$7\buffer[47:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$10645$techmap$shiftx$microsd.v:302$35.$11\buffer[47:0][1]_new_inv_ I1=$abc$10645$techmap$shiftx$microsd.v:302$35.$7\buffer[47:0][1]_new_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 O=$abc$10645$new_n827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$false O=$abc$10645$new_n828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$10645$new_n365_ I1=$abc$10645$new_n366_ I2=$abc$10645$new_n828_ I3=sd_cmd_ptr[4] O=$abc$10645$techmap$shiftx$microsd.v:302$35.$7\buffer[47:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=$abc$10645$techmap$shiftx$microsd.v:302$35.$11\buffer[47:0][3]_new_inv_ I1=$abc$10645$techmap$shiftx$microsd.v:302$35.$7\buffer[47:0][3]_new_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 O=$abc$10645$new_n830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$new_n831_ O=$abc$10645$new_n832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$new_n833_ O=$abc$10645$new_n834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$eq$microsd.v:303$36_Y_new_ I2=sd_mem_state[3] I3=sd_mem_state[1] O=$abc$10645$new_n837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100011110000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[0] I2=$abc$10645$new_n837_ I3=$abc$10645$procmux$1869.B_AND_S[32]_new_ O=$0\sd_mem_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 I1=sd_mem_state[1] I2=sd_mem_state[0] I3=sd_mem_state[3] O=$abc$10645$new_n839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000011001101
.gate SB_LUT4 I0=$abc$10645$new_n839_ I1=sd_mem_state[1] I2=sd_mem_state[2] I3=$abc$10645$procmux$1869.B_AND_S[24]_new_ O=$abc$10645$new_n840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$false O=$abc$10645$new_n843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597 O=$abc$10645$new_n844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593 I3=$abc$10645$new_n844_ O=$abc$10645$new_n845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$10645$new_n834_ I1=sd_cmd_ptr[4] I2=$abc$10645$new_n393_ I3=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 O=$abc$10645$new_n846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=$abc$10645$new_n845_ I1=$abc$10645$new_n843_ I2=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589 I3=$abc$10645$new_n846_ O=$abc$10645$techmap$shiftx$microsd.v:302$35.$10\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sd_clk I1=$abc$10645$auto$wreduce.cc:455:run$2095[2]_new_ I2=$abc$10645$procmux$1869.B_AND_S[14]_new_ I3=$abc$10645$procmux$1869.B_AND_S[28]_new_ O=$abc$10645$new_n848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$10645$procmux$1869.B_AND_S[32]_new_ I1=$abc$10645$auto$simplemap.cc:127:simplemap_reduce$6523[2]_new_ I2=$abc$10645$new_n848_ I3=$abc$10645$new_n840_ O=$0\sd_mem_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$false I1=$true I2=clkdiv[0] I3=$false O=$add$microsd.v:108$3_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clkdiv[0] CO=$auto$alumacc.cc:474:replace_alu$2130.C[2] I0=$false I1=clkdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[2] I3=$auto$alumacc.cc:474:replace_alu$2130.C[2] O=$add$microsd.v:108$3_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2130.C[2] CO=$auto$alumacc.cc:474:replace_alu$2130.C[3] I0=$false I1=clkdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[3] I3=$auto$alumacc.cc:474:replace_alu$2130.C[3] O=$add$microsd.v:108$3_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2130.C[3] CO=$auto$alumacc.cc:474:replace_alu$2130.C[4] I0=$false I1=clkdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[4] I3=$auto$alumacc.cc:474:replace_alu$2130.C[4] O=$add$microsd.v:108$3_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2130.C[4] CO=$auto$alumacc.cc:474:replace_alu$2130.C[5] I0=$false I1=clkdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[5] I3=$auto$alumacc.cc:474:replace_alu$2130.C[5] O=$add$microsd.v:108$3_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2130.C[5] CO=$auto$alumacc.cc:474:replace_alu$2130.C[6] I0=$false I1=clkdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[6] I3=$auto$alumacc.cc:474:replace_alu$2130.C[6] O=$add$microsd.v:108$3_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[0] I2=$false I3=$true O=$0\init_delay[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[10] O=$0\init_delay[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[10] CO=$auto$alumacc.cc:474:replace_alu$2133.C[11] I0=init_delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[11] O=$0\init_delay[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[11] CO=$auto$alumacc.cc:474:replace_alu$2133.C[12] I0=init_delay[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[12] O=$0\init_delay[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[12] CO=$auto$alumacc.cc:474:replace_alu$2133.C[13] I0=init_delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[13] O=$0\init_delay[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=init_delay[0] CO=$auto$alumacc.cc:474:replace_alu$2133.C[2] I0=init_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[2] O=$0\init_delay[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[2] CO=$auto$alumacc.cc:474:replace_alu$2133.C[3] I0=init_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[3] O=$0\init_delay[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[3] CO=$auto$alumacc.cc:474:replace_alu$2133.C[4] I0=init_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[4] O=$0\init_delay[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[4] CO=$auto$alumacc.cc:474:replace_alu$2133.C[5] I0=init_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[5] O=$0\init_delay[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[5] CO=$auto$alumacc.cc:474:replace_alu$2133.C[6] I0=init_delay[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[6] O=$0\init_delay[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[6] CO=$auto$alumacc.cc:474:replace_alu$2133.C[7] I0=init_delay[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[7] O=$0\init_delay[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[7] CO=$auto$alumacc.cc:474:replace_alu$2133.C[8] I0=init_delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[8] O=$0\init_delay[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[8] CO=$auto$alumacc.cc:474:replace_alu$2133.C[9] I0=init_delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2133.C[9] O=$0\init_delay[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2133.C[9] CO=$auto$alumacc.cc:474:replace_alu$2133.C[10] I0=init_delay[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$true I3=$true O=$abc$10645$sub$microsd.v:177$13_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$2136.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2136.C[5] O=$abc$10645$sub$microsd.v:177$13_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2136.C[5] CO=$auto$alumacc.cc:474:replace_alu$2136.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2136.C[6] O=$abc$10645$sub$microsd.v:177$13_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$false I3=$true O=$abc$10645$sub$microsd.v:236$29_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$2139.C[2] I0=data_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2139.C[2] O=$abc$10645$sub$microsd.v:236$29_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2139.C[2] CO=$auto$alumacc.cc:474:replace_alu$2139.C[3] I0=data_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2139.C[3] O=$abc$10645$sub$microsd.v:236$29_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2139.C[3] CO=$auto$alumacc.cc:474:replace_alu$2139.C[4] I0=data_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2139.C[4] O=$abc$10645$sub$microsd.v:236$29_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2139.C[4] CO=$auto$alumacc.cc:474:replace_alu$2139.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2139.C[5] O=$abc$10645$sub$microsd.v:236$29_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2139.C[5] CO=$auto$alumacc.cc:474:replace_alu$2139.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2139.C[6] O=$abc$10645$sub$microsd.v:236$29_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:236|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[0] I2=$false I3=$true O=$abc$10645$sub$microsd.v:310$37_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$2142.C[2] I0=sd_cmd_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2142.C[2] O=$abc$10645$sub$microsd.v:310$37_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2142.C[2] CO=$auto$alumacc.cc:474:replace_alu$2142.C[3] I0=sd_cmd_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2142.C[3] O=$abc$10645$sub$microsd.v:310$37_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2142.C[3] CO=$auto$alumacc.cc:474:replace_alu$2142.C[4] I0=sd_cmd_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2142.C[4] O=$abc$10645$sub$microsd.v:310$37_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2142.C[4] CO=$auto$alumacc.cc:474:replace_alu$2142.C[5] I0=sd_cmd_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2142.C[5] O=$abc$10645$sub$microsd.v:310$37_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:310|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=resp_delay[0] I2=$false I3=$true O=$abc$10645$sub$microsd.v:357$43_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resp_delay[0] CO=$auto$alumacc.cc:474:replace_alu$2145.C[2] I0=resp_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2145.C[2] O=$abc$10645$sub$microsd.v:357$43_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2145.C[2] CO=$auto$alumacc.cc:474:replace_alu$2145.C[3] I0=resp_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2145.C[3] O=$abc$10645$sub$microsd.v:357$43_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2145.C[3] CO=$auto$alumacc.cc:474:replace_alu$2145.C[4] I0=resp_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2145.C[4] O=$abc$10645$sub$microsd.v:357$43_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2145.C[4] CO=$auto$alumacc.cc:474:replace_alu$2145.C[5] I0=resp_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2145.C[5] O=$abc$10645$sub$microsd.v:357$43_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$false I3=$true O=$abc$10645$auto$wreduce.cc:455:run$2106[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$2148.C[2] I0=sd_cmd_resp_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2148.C[2] O=$abc$10645$auto$wreduce.cc:455:run$2106[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2148.C[2] CO=$auto$alumacc.cc:474:replace_alu$2148.C[3] I0=sd_cmd_resp_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2148.C[3] O=$abc$10645$auto$wreduce.cc:455:run$2106[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2148.C[3] CO=$auto$alumacc.cc:474:replace_alu$2148.C[4] I0=sd_cmd_resp_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2148.C[4] O=$abc$10645$auto$wreduce.cc:455:run$2106[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$2148.C[4] CO=$auto$alumacc.cc:474:replace_alu$2148.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2148.C[5] O=$abc$10645$auto$wreduce.cc:455:run$2106[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:366|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$true I3=$true O=$abc$10645$auto$wreduce.cc:455:run$2107[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:405|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$2151.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:405|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$2151.C[5] O=$abc$10645$auto$wreduce.cc:455:run$2107[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:405|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=cmd E=$abc$10645$auto$rtlil.cc:1832:Not$2079 Y=CMD
.attr src "microsd.v:503"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10540 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10541
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$10645$procmux$2049_Y[1] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7464 Q=resp_delay[1] R=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10544 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10545
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$10645$procmux$2049_Y[3] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425 Q=resp_delay[3] R=$abc$10645$auto$simplemap.cc:250:simplemap_eqne$2563
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10548 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10549
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10556 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7425 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10557
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_clk[0:0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7558 Q=sd_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10552 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7564 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10553
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\led[0:0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=led
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$7576 Q=sd_cmd_resp[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7609 Q=sd_cmd_resp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7642 Q=sd_cmd_resp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7675 Q=sd_cmd_resp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7708 Q=sd_cmd_resp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7741 Q=sd_cmd_resp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7774 Q=sd_cmd_resp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7807 Q=sd_cmd_resp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7840 Q=sd_cmd_resp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7873 Q=sd_cmd_resp[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7906 Q=sd_cmd_resp[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7939 Q=sd_cmd_resp[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$7972 Q=sd_cmd_resp[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8005 Q=sd_cmd_resp[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8038 Q=sd_cmd_resp[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8071 Q=sd_cmd_resp[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8104 Q=sd_cmd_resp[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8137 Q=sd_cmd_resp[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8170 Q=sd_cmd_resp[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8203 Q=sd_cmd_resp[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8236 Q=sd_cmd_resp[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8269 Q=sd_cmd_resp[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8302 Q=sd_cmd_resp[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8335 Q=sd_cmd_resp[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8368 Q=sd_cmd_resp[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8401 Q=sd_cmd_resp[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8434 Q=sd_cmd_resp[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8467 Q=sd_cmd_resp[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8500 Q=sd_cmd_resp[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8533 Q=sd_cmd_resp[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8566 Q=sd_cmd_resp[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8599 Q=sd_cmd_resp[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8632 Q=sd_cmd_resp[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8665 Q=sd_cmd_resp[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8698 Q=sd_cmd_resp[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8731 Q=sd_cmd_resp[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8764 Q=sd_cmd_resp[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8797 Q=sd_cmd_resp[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8830 Q=sd_cmd_resp[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8863 Q=sd_cmd_resp[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8896 Q=sd_cmd_resp[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8929 Q=sd_cmd_resp[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8962 Q=sd_cmd_resp[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$8995 Q=sd_cmd_resp[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9028 Q=sd_cmd_resp[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9061 Q=sd_cmd_resp[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9094 Q=sd_cmd_resp[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=CMD E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9127 Q=sd_cmd_resp[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10560 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10561
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10564 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10565
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10568 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10569
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10572 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10573
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr[5:0][4] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133 Q=sd_cmd_resp_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10576 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9133 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10577
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_read[0:0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9169 Q=cmd_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9190 Q=sd_cmd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][1] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][2] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][3] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][4] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][5] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][6] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][7] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$9194 Q=sd_cmd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][46] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$9251 Q=sd_cmd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10580 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10581
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10584 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10585
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10588 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10589
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10592 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10593
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_ptr[5:0][4] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002 Q=sd_cmd_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10596 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10002 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10597
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10032 Q=sd_mem_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][1] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10032 Q=sd_mem_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][2] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10032 Q=sd_mem_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][3] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10032 Q=sd_mem_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10600 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10601
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10604 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10605
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10608 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10609
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10612 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10613
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][4] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=data_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10616 E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10617
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][6] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10071 Q=data_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][1] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][2] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][3] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][1] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][2] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][3] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][4] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][5] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][6] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][7] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10189 Q=crc_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][0] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][1] E=$abc$10645$auto$dff2dffe.cc:175:make_patterns_logic$10282 Q=init_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][2] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][3] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10620 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10621
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][5] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$10645$auto$ice40_ffinit.cc:140:execute$10624 E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=$abc$10645$auto$ice40_ffinit.cc:141:execute$10625
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][7] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][8] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][9] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][10] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][11] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][12] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][13] E=$abc$10645$auto$dff2dffe.cc:158:make_patterns_logic$10261 Q=init_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[0] Q=clkdiv[0] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$10645$add$microsd.v:108$3_Y[1] E=clkdiv[0] Q=clkdiv[1] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[2] Q=clkdiv[2] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[3] Q=clkdiv[3] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[4] Q=clkdiv[4] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[5] Q=clkdiv[5] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[6] Q=clkdiv[6] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\one_hundredkhz[0:0] Q=one_hundredkhz
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $true $0\sd_cmd[47:0][0]
1 1
.names $false $0\sd_cmd[47:0][8]
1 1
.names $0\sd_cmd[47:0][43] $0\sd_cmd[47:0][9]
1 1
.names $false $0\sd_cmd[47:0][10]
1 1
.names $0\sd_cmd[47:0][43] $0\sd_cmd[47:0][11]
1 1
.names $false $0\sd_cmd[47:0][12]
1 1
.names $0\sd_cmd[47:0][43] $0\sd_cmd[47:0][13]
1 1
.names $false $0\sd_cmd[47:0][14]
1 1
.names $0\sd_cmd[47:0][43] $0\sd_cmd[47:0][15]
1 1
.names $0\sd_cmd[47:0][43] $0\sd_cmd[47:0][16]
1 1
.names $false $0\sd_cmd[47:0][17]
1 1
.names $false $0\sd_cmd[47:0][18]
1 1
.names $false $0\sd_cmd[47:0][19]
1 1
.names $false $0\sd_cmd[47:0][20]
1 1
.names $false $0\sd_cmd[47:0][21]
1 1
.names $false $0\sd_cmd[47:0][22]
1 1
.names $false $0\sd_cmd[47:0][23]
1 1
.names $false $0\sd_cmd[47:0][24]
1 1
.names $false $0\sd_cmd[47:0][25]
1 1
.names $false $0\sd_cmd[47:0][26]
1 1
.names $false $0\sd_cmd[47:0][27]
1 1
.names $false $0\sd_cmd[47:0][28]
1 1
.names $false $0\sd_cmd[47:0][29]
1 1
.names $false $0\sd_cmd[47:0][30]
1 1
.names $false $0\sd_cmd[47:0][31]
1 1
.names $false $0\sd_cmd[47:0][32]
1 1
.names $false $0\sd_cmd[47:0][33]
1 1
.names $false $0\sd_cmd[47:0][34]
1 1
.names $false $0\sd_cmd[47:0][35]
1 1
.names $false $0\sd_cmd[47:0][36]
1 1
.names $false $0\sd_cmd[47:0][37]
1 1
.names $false $0\sd_cmd[47:0][38]
1 1
.names $false $0\sd_cmd[47:0][39]
1 1
.names $0\sd_cmd[47:0][45] $0\sd_cmd[47:0][40]
1 1
.names $0\sd_cmd[47:0][45] $0\sd_cmd[47:0][41]
1 1
.names $0\sd_cmd[47:0][45] $0\sd_cmd[47:0][42]
1 1
.names $0\sd_cmd[47:0][45] $0\sd_cmd[47:0][44]
1 1
.names $false $0\sd_cmd[47:0][47]
1 1
.names CMD $0\sd_cmd_resp[47:0][1]
1 1
.names CMD $0\sd_cmd_resp[47:0][2]
1 1
.names CMD $0\sd_cmd_resp[47:0][3]
1 1
.names CMD $0\sd_cmd_resp[47:0][4]
1 1
.names CMD $0\sd_cmd_resp[47:0][5]
1 1
.names CMD $0\sd_cmd_resp[47:0][6]
1 1
.names CMD $0\sd_cmd_resp[47:0][7]
1 1
.names CMD $0\sd_cmd_resp[47:0][8]
1 1
.names CMD $0\sd_cmd_resp[47:0][9]
1 1
.names CMD $0\sd_cmd_resp[47:0][10]
1 1
.names CMD $0\sd_cmd_resp[47:0][11]
1 1
.names CMD $0\sd_cmd_resp[47:0][12]
1 1
.names CMD $0\sd_cmd_resp[47:0][13]
1 1
.names CMD $0\sd_cmd_resp[47:0][14]
1 1
.names CMD $0\sd_cmd_resp[47:0][15]
1 1
.names CMD $0\sd_cmd_resp[47:0][16]
1 1
.names CMD $0\sd_cmd_resp[47:0][17]
1 1
.names CMD $0\sd_cmd_resp[47:0][18]
1 1
.names CMD $0\sd_cmd_resp[47:0][19]
1 1
.names CMD $0\sd_cmd_resp[47:0][20]
1 1
.names CMD $0\sd_cmd_resp[47:0][21]
1 1
.names CMD $0\sd_cmd_resp[47:0][22]
1 1
.names CMD $0\sd_cmd_resp[47:0][23]
1 1
.names CMD $0\sd_cmd_resp[47:0][24]
1 1
.names CMD $0\sd_cmd_resp[47:0][25]
1 1
.names CMD $0\sd_cmd_resp[47:0][26]
1 1
.names CMD $0\sd_cmd_resp[47:0][27]
1 1
.names CMD $0\sd_cmd_resp[47:0][28]
1 1
.names CMD $0\sd_cmd_resp[47:0][29]
1 1
.names CMD $0\sd_cmd_resp[47:0][30]
1 1
.names CMD $0\sd_cmd_resp[47:0][31]
1 1
.names CMD $0\sd_cmd_resp[47:0][32]
1 1
.names CMD $0\sd_cmd_resp[47:0][33]
1 1
.names CMD $0\sd_cmd_resp[47:0][34]
1 1
.names CMD $0\sd_cmd_resp[47:0][35]
1 1
.names CMD $0\sd_cmd_resp[47:0][36]
1 1
.names CMD $0\sd_cmd_resp[47:0][37]
1 1
.names CMD $0\sd_cmd_resp[47:0][38]
1 1
.names CMD $0\sd_cmd_resp[47:0][39]
1 1
.names CMD $0\sd_cmd_resp[47:0][40]
1 1
.names CMD $0\sd_cmd_resp[47:0][41]
1 1
.names CMD $0\sd_cmd_resp[47:0][42]
1 1
.names CMD $0\sd_cmd_resp[47:0][43]
1 1
.names CMD $0\sd_cmd_resp[47:0][44]
1 1
.names CMD $0\sd_cmd_resp[47:0][45]
1 1
.names CMD $0\sd_cmd_resp[47:0][46]
1 1
.names CMD $0\sd_cmd_resp[47:0][47]
1 1
.names $abc$10645$add$microsd.v:108$3_Y[1] $add$microsd.v:108$3_Y[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$2130.C[0]
1 1
.names clkdiv[0] $auto$alumacc.cc:474:replace_alu$2130.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2133.C[0]
1 1
.names init_delay[0] $auto$alumacc.cc:474:replace_alu$2133.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2136.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2136.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2136.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2136.C[3]
1 1
.names data_ptr[3] $auto$alumacc.cc:474:replace_alu$2136.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2139.C[0]
1 1
.names data_ptr[0] $auto$alumacc.cc:474:replace_alu$2139.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2142.C[0]
1 1
.names sd_cmd_ptr[0] $auto$alumacc.cc:474:replace_alu$2142.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2145.C[0]
1 1
.names resp_delay[0] $auto$alumacc.cc:474:replace_alu$2145.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2148.C[0]
1 1
.names sd_cmd_resp_ptr[0] $auto$alumacc.cc:474:replace_alu$2148.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2151.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2151.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2151.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$2151.C[3]
1 1
.names sd_cmd_resp_ptr[3] $auto$alumacc.cc:474:replace_alu$2151.C[4]
1 1
.names $true DAT[0]
1 1
.names $true DAT[1]
1 1
.names $true DAT[2]
1 1
.names $true DAT[3]
1 1
.names led LED
1 1
.names sd_clk SD_CLK
1 1
.names $false crc_counter[0]
1 1
.names $false crc_counter[1]
1 1
.names $false crc_counter[2]
1 1
.names $false crc_counter[3]
1 1
.names $false crc_counter[4]
1 1
.names $false crc_counter[5]
1 1
.names $false crc_counter[6]
1 1
.names $false crc_counter[7]
1 1
.names $true dat[0]
1 1
.names $true dat[1]
1 1
.names $true dat[2]
1 1
.names $true dat[3]
1 1
.names $false dat_read
1 1
.names $undef sd_cmd_response_ptr
1 1
.end
