GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\TangPrimer-25K-example\UART\src\uart_rx.v'
Analyzing Verilog file 'F:\TangPrimer-25K-example\UART\src\uart_top.v'
Undeclared symbol 'rst_n', assumed default net type 'wire'("F:\TangPrimer-25K-example\UART\src\uart_top.v":7)
Analyzing Verilog file 'F:\TangPrimer-25K-example\UART\src\uart_tx.v'
Compiling module 'uart_test'("F:\TangPrimer-25K-example\UART\src\uart_top.v":1)
Compiling module 'uart_rx'("F:\TangPrimer-25K-example\UART\src\uart_rx.v":1)
Compiling module 'uart_tx'("F:\TangPrimer-25K-example\UART\src\uart_tx.v":1)
NOTE  (EX0101) : Current top module is "uart_test"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\TangPrimer-25K-example\UART\impl\gwsynthesis\uart_Hello.vg" completed
[100%] Generate report file "F:\TangPrimer-25K-example\UART\impl\gwsynthesis\uart_Hello_syn.rpt.html" completed
GowinSynthesis finish
