 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 fixed_k6_frac_N8_22nm.xml	  single_wire.v	  common	  1.34	  vpr	  75.71 MiB	  	  -1	  -1	  0.07	  20608	  1	  0.01	  -1	  -1	  33172	  -1	  -1	  0	  1	  0	  0	  success	  v8.0.0-12401-g2b0120e4a-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-57-generic x86_64	  2025-04-13T13:41:01	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing	  77532	  1	  1	  0	  2	  0	  1	  2	  17	  17	  289	  -1	  unnamed_device	  -1	  -1	  2	  2	  3	  0	  0	  3	  75.7 MiB	  0.48	  0.00	  0.2714	  0.2714	  -0.2714	  -0.2714	  nan	  0.40	  1.4684e-05	  9.512e-06	  8.1482e-05	  5.6821e-05	  75.7 MiB	  0.48	  75.7 MiB	  0.07	  8	  16	  1	  6.79088e+06	  0	  166176.	  575.005	  0.15	  0.000912133	  0.000836449	  20206	  45088	  -1	  18	  1	  1	  1	  141	  56	  0.7726	  nan	  -0.7726	  -0.7726	  0	  0	  202963.	  702.294	  0.01	  0.00	  0.04	  -1	  -1	  0.01	  0.000776852	  0.0007249	 
 fixed_k6_frac_N8_22nm.xml	  single_ff.v	  common	  1.51	  vpr	  75.95 MiB	  	  -1	  -1	  0.08	  20852	  1	  0.02	  -1	  -1	  33716	  -1	  -1	  1	  2	  0	  0	  success	  v8.0.0-12401-g2b0120e4a-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-57-generic x86_64	  2025-04-13T13:41:01	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing	  77776	  2	  1	  3	  3	  1	  3	  4	  17	  17	  289	  -1	  unnamed_device	  -1	  -1	  22	  24	  9	  1	  1	  7	  76.0 MiB	  0.47	  0.00	  0.930505	  0.74674	  -1.43836	  -0.74674	  0.74674	  0.39	  1.1513e-05	  7.851e-06	  8.3564e-05	  6.0773e-05	  76.0 MiB	  0.47	  76.0 MiB	  0.07	  20	  31	  1	  6.79088e+06	  13472	  414966.	  1435.87	  0.24	  0.000928712	  0.000851847	  22510	  95286	  -1	  32	  1	  2	  2	  231	  42	  0.74674	  0.74674	  -1.43836	  -0.74674	  0	  0	  503264.	  1741.40	  0.03	  0.00	  0.08	  -1	  -1	  0.03	  0.000833737	  0.000775898	 
 fixed_k6_frac_N8_22nm.xml	  ch_intrinsics.v	  common	  2.74	  vpr	  76.62 MiB	  	  -1	  -1	  0.26	  22392	  3	  0.07	  -1	  -1	  37308	  -1	  -1	  67	  99	  1	  0	  success	  v8.0.0-12401-g2b0120e4a-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-57-generic x86_64	  2025-04-13T13:41:01	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing	  78456	  99	  130	  240	  229	  1	  225	  297	  17	  17	  289	  -1	  unnamed_device	  -1	  -1	  978	  866	  19107	  2257	  1105	  15745	  76.6 MiB	  0.61	  0.00	  2.26688	  1.84068	  -122.242	  -1.84068	  1.84068	  0.39	  0.000595647	  0.000527536	  0.0138425	  0.0123349	  76.6 MiB	  0.61	  76.6 MiB	  0.13	  34	  1974	  43	  6.79088e+06	  1.45062e+06	  618332.	  2139.56	  0.79	  0.175076	  0.154945	  25102	  150614	  -1	  1739	  14	  569	  895	  60631	  18120	  2.0466	  2.0466	  -143.082	  -2.0466	  -0.04337	  -0.04337	  787024.	  2723.27	  0.04	  0.03	  0.13	  -1	  -1	  0.04	  0.0355147	  0.0319235	 
 fixed_k6_frac_N8_22nm.xml	  diffeq1.v	  common	  9.26	  vpr	  78.62 MiB	  	  -1	  -1	  0.36	  26868	  15	  0.31	  -1	  -1	  37472	  -1	  -1	  47	  162	  0	  5	  success	  v8.0.0-12401-g2b0120e4a-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-57-generic x86_64	  2025-04-13T13:41:01	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing	  80512	  162	  96	  817	  258	  1	  691	  310	  17	  17	  289	  -1	  unnamed_device	  -1	  -1	  7341	  6689	  25462	  269	  7038	  18155	  78.6 MiB	  1.27	  0.01	  22.1608	  21.0485	  -1573.19	  -21.0485	  21.0485	  0.38	  0.00201699	  0.00177192	  0.0590804	  0.052726	  78.6 MiB	  1.27	  78.6 MiB	  0.26	  54	  12827	  26	  6.79088e+06	  2.61318e+06	  949917.	  3286.91	  5.15	  0.794403	  0.715337	  28846	  232421	  -1	  11184	  19	  3449	  7611	  967200	  252634	  20.9913	  20.9913	  -1571.36	  -20.9913	  0	  0	  1.17392e+06	  4061.99	  0.06	  0.26	  0.21	  -1	  -1	  0.06	  0.158612	  0.144189	 
