INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator\accelerator.hlsrun_csim_summary, at 03/06/25 15:08:59
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator -config C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg -cmdlineconfig C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Mar  6 15:09:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'GIM' on host 'gim_laptop_2' (Windows NT_amd64 version 10.0) on Thu Mar 06 15:09:08 -0600 2025
INFO: [HLS 200-10] In directory 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component'
INFO: [HLS 200-2005] Using work_dir C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/accelerator 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/act_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/array.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/bias_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/error_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/gim_model.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/weight_pe.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/main.cpp,-D HW_COSIM' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'syn.top=accelerator' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-1-e' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(17)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(18)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GIM/HongYe/GIM-2024-2025/xor_original_cpp/hls_component/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../accelerator.cpp in debug mode
   Generating csim.exe
In file included from ../../../../../accelerator.cpp:1:
In file included from ../../../../../gim_model.h:4:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_fixed.h:9:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
iteration: 0
data point: 0
output_1[0] data: 0.505127
output_1[0] data: 0.0651855
delta_1[0] data: 0.760742
delta_1[0] data: 0.440186
iteration: 0
data point: 1
output_1[0] data: 0.942383
output_1[0] data: 0.806152
delta_1[0] data: 0.399658
delta_1[0] data: 0.241211
iteration: 0
data point: 2
output_1[0] data: 0.523438
output_1[0] data: 0.181152
delta_1[0] data: -0.176025
delta_1[0] data: -0.10376
iteration: 0
data point: 3
output_1[0] data: 1.03149
output_1[0] data: 0.962646
delta_1[0] data: 1.19604
delta_1[0] data: 0.699219
iteration: 1
data point: 0
output_1[0] data: 0.286621
output_1[0] data: -0.00634766
delta_1[0] data: 0.203857
delta_1[0] data: 0.0100098
iteration: 1
data point: 1
output_1[0] data: 0.619873
output_1[0] data: 0.627197
delta_1[0] data: -0.187744
delta_1[0] data: -0.0942383
iteration: 1
data point: 2
output_1[0] data: 0.316895
output_1[0] data: 0.0700684
delta_1[0] data: -0.389893
delta_1[0] data: -0.201904
iteration: 1
data point: 3
output_1[0] data: 0.766846
output_1[0] data: 0.810547
delta_1[0] data: 0.62793
delta_1[0] data: 0.319092
iteration: 2
data point: 0
output_1[0] data: 0.260742
output_1[0] data: -0.00683594
delta_1[0] data: 0.151367
delta_1[0] data: 0.00634766
iteration: 2
data point: 1
output_1[0] data: 0.555176
output_1[0] data: 0.601074
delta_1[0] data: -0.250732
delta_1[0] data: -0.11084
iteration: 2
data point: 2
output_1[0] data: 0.278809
output_1[0] data: 0.0563965
delta_1[0] data: -0.400879
delta_1[0] data: -0.187988
iteration: 2
data point: 3
output_1[0] data: 0.692871
output_1[0] data: 0.772949
delta_1[0] data: 0.508057
delta_1[0] data: 0.233643
iteration: 3
data point: 0
output_1[0] data: 0.259521
output_1[0] data: -0.00634766
delta_1[0] data: 0.143311
delta_1[0] data: 0.00537109
iteration: 3
data point: 1
output_1[0] data: 0.528809
output_1[0] data: 0.593994
delta_1[0] data: -0.266113
delta_1[0] data: -0.105225
iteration: 3
data point: 2
output_1[0] data: 0.268799
output_1[0] data: 0.0563965
delta_1[0] data: -0.390381
delta_1[0] data: -0.167236
iteration: 3
data point: 3
output_1[0] data: 0.656494
output_1[0] data: 0.756104
delta_1[0] data: 0.457275
delta_1[0] data: 0.192383
iteration: 4
data point: 0
output_1[0] data: 0.264404
output_1[0] data: -0.00561523
delta_1[0] data: 0.145996
delta_1[0] data: 0.00488281
iteration: 4
data point: 1
output_1[0] data: 0.513916
output_1[0] data: 0.592529
delta_1[0] data: -0.269287
delta_1[0] data: -0.0957031
iteration: 4
data point: 2
output_1[0] data: 0.266846
output_1[0] data: 0.0600586
delta_1[0] data: -0.375977
delta_1[0] data: -0.147949
iteration: 4
data point: 3
output_1[0] data: 0.632568
output_1[0] data: 0.746094
delta_1[0] data: 0.427734
delta_1[0] data: 0.165771
iteration: 5
data point: 0
output_1[0] data: 0.27124
output_1[0] data: -0.00488281
delta_1[0] data: 0.1521
delta_1[0] data: 0.00463867
iteration: 5
data point: 1
output_1[0] data: 0.50415
output_1[0] data: 0.592529
delta_1[0] data: -0.268311
delta_1[0] data: -0.0861816
iteration: 5
data point: 2
output_1[0] data: 0.267334
output_1[0] data: 0.064209
delta_1[0] data: -0.361572
delta_1[0] data: -0.131104
iteration: 5
data point: 3
output_1[0] data: 0.614014
output_1[0] data: 0.73877
delta_1[0] data: 0.407471
delta_1[0] data: 0.145752
iteration: 6
data point: 0
output_1[0] data: 0.277588
output_1[0] data: -0.00415039
delta_1[0] data: 0.158447
delta_1[0] data: 0.00439453
iteration: 6
data point: 1
output_1[0] data: 0.49585
output_1[0] data: 0.592773
delta_1[0] data: -0.266113
delta_1[0] data: -0.0769043
iteration: 6
data point: 2
output_1[0] data: 0.268066
output_1[0] data: 0.0678711
delta_1[0] data: -0.348389
delta_1[0] data: -0.116211
iteration: 6
data point: 3
output_1[0] data: 0.5979
output_1[0] data: 0.732422
delta_1[0] data: 0.391113
delta_1[0] data: 0.129395
iteration: 7
data point: 0
output_1[0] data: 0.283691
output_1[0] data: -0.00366211
delta_1[0] data: 0.164307
delta_1[0] data: 0.00415039
iteration: 7
data point: 1
output_1[0] data: 0.488525
output_1[0] data: 0.593018
delta_1[0] data: -0.263428
delta_1[0] data: -0.0686035
iteration: 7
data point: 2
output_1[0] data: 0.268799
output_1[0] data: 0.0712891
delta_1[0] data: -0.33667
delta_1[0] data: -0.103516
iteration: 7
data point: 3
output_1[0] data: 0.583252
output_1[0] data: 0.727295
delta_1[0] data: 0.377441
delta_1[0] data: 0.115234
iteration: 8
data point: 0
output_1[0] data: 0.288818
output_1[0] data: -0.00317383
delta_1[0] data: 0.169434
delta_1[0] data: 0.00366211
iteration: 8
data point: 1
output_1[0] data: 0.481445
output_1[0] data: 0.593018
delta_1[0] data: -0.260986
delta_1[0] data: -0.060791
iteration: 8
data point: 2
output_1[0] data: 0.268799
output_1[0] data: 0.0737305
delta_1[0] data: -0.325928
delta_1[0] data: -0.0922852
iteration: 8
data point: 3
output_1[0] data: 0.569336
output_1[0] data: 0.721436
delta_1[0] data: 0.365234
delta_1[0] data: 0.103027
iteration: 9
data point: 0
output_1[0] data: 0.293457
output_1[0] data: -0.00268555
delta_1[0] data: 0.173828
delta_1[0] data: 0.00341797
iteration: 9
data point: 1
output_1[0] data: 0.474854
output_1[0] data: 0.592285
delta_1[0] data: -0.258057
delta_1[0] data: -0.0537109
iteration: 9
data point: 2
output_1[0] data: 0.268555
output_1[0] data: 0.0754395
delta_1[0] data: -0.316406
delta_1[0] data: -0.0825195
iteration: 9
data point: 3
output_1[0] data: 0.556152
output_1[0] data: 0.71582
delta_1[0] data: 0.354492
delta_1[0] data: 0.0922852
iteration: 0
data point: 0
output_1[0] data: 0.297607
output_1[0] data: -0.00244141
delta_1[0] data: 0
delta_1[0] data: 0
iteration: 0
data point: 1
output_1[0] data: 0.486816
output_1[0] data: 0.592041
delta_1[0] data: 0
delta_1[0] data: 0
iteration: 0
data point: 2
output_1[0] data: 0.260742
output_1[0] data: 0.072998
delta_1[0] data: 0
delta_1[0] data: 0
iteration: 0
data point: 3
output_1[0] data: 0.449951
output_1[0] data: 0.687988
delta_1[0] data: 0
delta_1[0] data: 0
The following are the predictions of the DNN:
0
0
0
1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 27.595 seconds; peak allocated memory: 230.852 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 36s
