{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630551413537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630551413538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  1 23:56:53 2021 " "Processing started: Wed Sep  1 23:56:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630551413538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551413538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551413538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630551413732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630551413733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula_test " "Found design unit 1: ula-ula_test" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630551425266 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630551425266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630551425342 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unit ula.vhd(26) " "VHDL Signal Declaration warning at ula.vhd(26): used explicit default value for signal \"unit\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630551425344 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(47) " "VHDL Process Statement warning at ula.vhd(47): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425344 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G_CLOCK_50 ula.vhd(60) " "VHDL Process Statement warning at ula.vhd(60): signal \"G_CLOCK_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425344 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(104) " "VHDL Process Statement warning at ula.vhd(104): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425346 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(105) " "VHDL Process Statement warning at ula.vhd(105): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425346 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ula.vhd(106) " "VHDL Process Statement warning at ula.vhd(106): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425346 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ula.vhd(110) " "VHDL Process Statement warning at ula.vhd(110): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425346 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h ula.vhd(75) " "VHDL Process Statement warning at ula.vhd(75): inferring latch(es) for signal or variable \"h\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630551425348 "|ula"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "u ula.vhd(280) " "VHDL Variable Declaration warning at ula.vhd(280): used initial value expression for variable \"u\" because variable was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 280 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1630551425350 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control ula.vhd(283) " "VHDL Process Statement warning at ula.vhd(283): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630551425350 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s ula.vhd(264) " "VHDL Process Statement warning at ula.vhd(264): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630551425353 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ula.vhd(264) " "VHDL Process Statement warning at ula.vhd(264): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630551425353 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ula.vhd(264) " "VHDL Process Statement warning at ula.vhd(264): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630551425353 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ula.vhd(264) " "VHDL Process Statement warning at ula.vhd(264): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630551425353 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ula.vhd(264) " "VHDL Process Statement warning at ula.vhd(264): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1630551425353 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] ula.vhd(264) " "Inferred latch for \"s\[4\]\" at ula.vhd(264)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425356 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] ula.vhd(264) " "Inferred latch for \"s\[5\]\" at ula.vhd(264)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425356 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] ula.vhd(264) " "Inferred latch for \"s\[6\]\" at ula.vhd(264)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425356 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] ula.vhd(264) " "Inferred latch for \"s\[7\]\" at ula.vhd(264)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425356 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[2\] ula.vhd(110) " "Inferred latch for \"h\[2\]\" at ula.vhd(110)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425356 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h\[3\] ula.vhd(110) " "Inferred latch for \"h\[3\]\" at ula.vhd(110)" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551425357 "|ula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s\[4\] " "Latch s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control\[1\] " "Ports D and ENA on the latch are fed by the same signal control\[1\]" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 182 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1630551426108 ""}  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 264 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1630551426108 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] GND " "Pin \"G_HEX2\[1\]\" is stuck at GND" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630551426444 "|ula|G_HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630551426444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630551426557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630551427577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630551427577 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[2\] " "No output dependent on input pin \"V_BT\[2\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630551427641 "|ula|V_BT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V_BT\[3\] " "No output dependent on input pin \"V_BT\[3\]\"" {  } { { "ula.vhd" "" { Text "/home/matheus/Documents/Faculdade/Trabalhos/SD/first_experiment/ula.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630551427641 "|ula|V_BT[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630551427641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630551427641 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630551427641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630551427641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630551427641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630551427650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  1 23:57:07 2021 " "Processing ended: Wed Sep  1 23:57:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630551427650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630551427650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630551427650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630551427650 ""}
