<stg><name>conv2</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="9" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="20" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="28" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="37" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="38" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="39" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="39" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_32, i32 0, i32 0, void @empty_28, i32 0, i32 1, void @empty_14, void @empty_30, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases

]]></Node>
<StgValue><ssdm name="conv2_biases_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights

]]></Node>
<StgValue><ssdm name="conv2_weights_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="62">
<![CDATA[
entry:5 %sext_ln131 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln131"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:6 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln131

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %store_ln32 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln32 = br void %TI

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
TI:0 %tj_1 = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
TI:1 %icmp_ln32 = icmp_eq  i4 %tj_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
TI:2 %add_ln32 = add i4 %tj_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TI:3 %br_ln32 = br i1 %icmp_ln32, void %TI.split, void %for.end72

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TI.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TI.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="4">
<![CDATA[
TI.split:2 %tj_cast2 = zext i4 %tj_1

]]></Node>
<StgValue><ssdm name="tj_cast2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
TI.split:3 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
TI.split:4 %br_ln33 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0">
<![CDATA[
for.end72:0 %ret_ln91 = ret

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
NOUT:0 %ti = phi i4 %add_ln33, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
NOUT:1 %icmp_ln33 = icmp_eq  i4 %ti, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
NOUT:2 %add_ln33 = add i4 %ti, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NOUT:3 %br_ln33 = br i1 %icmp_ln33, void %NOUT.split, void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NOUT.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NOUT.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
NOUT.split:2 %br_ln107 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc70:0 %store_ln32 = store i4 %add_ln32, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
for.inc70:1 %br_ln32 = br void %TI

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty = phi i15 0, void %NOUT.split, i15 %empty_42, void %memset.loop.i.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop.i:1 %exitcond4 = icmp_eq  i15 %empty, i15 18496

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
memset.loop.i:2 %empty_42 = add i15 %empty, i15 1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:3 %br_ln0 = br i1 %exitcond4, void %memset.loop.i.split, void %VITIS_LOOP_109_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="15">
<![CDATA[
memset.loop.i.split:1 %p_cast49 = zext i15 %empty

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:2 %input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
memset.loop.i.split:3 %store_ln0 = store i32 0, i15 %input_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.split:4 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_109_1.i:0 %ti_cast4 = zext i4 %ti

]]></Node>
<StgValue><ssdm name="ti_cast4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_109_1.i:1 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_109_1.i:2 %br_ln109 = br void %VITIS_LOOP_110_2.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
VITIS_LOOP_110_2.i:0 %nin = phi i7 %add_ln109, void %for.inc25.i, i7 0, void %VITIS_LOOP_109_1.i

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="7">
<![CDATA[
VITIS_LOOP_110_2.i:1 %zext_ln118 = zext i7 %nin

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_110_2.i:2 %zext_ln118_1 = zext i7 %nin

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_110_2.i:3 %tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %nin, i8 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_110_2.i:4 %zext_ln118_2 = zext i15 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_110_2.i:5 %sub_ln118 = sub i16 %zext_ln118_2, i16 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="sub_ln118"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_110_2.i:6 %sext_ln118 = sext i16 %sub_ln118

]]></Node>
<StgValue><ssdm name="sext_ln118"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
VITIS_LOOP_110_2.i:7 %tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_110_2.i:8 %zext_ln118_3 = zext i11 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_110_2.i:9 %add_ln118 = add i12 %zext_ln118_3, i12 %zext_ln118

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_110_2.i:10 %icmp_ln109 = icmp_eq  i7 %nin, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_110_2.i:11 %add_ln109 = add i7 %nin, i7 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_110_2.i:12 %br_ln109 = br i1 %icmp_ln109, void %VITIS_LOOP_110_2.i.split, void %TY.preheader

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_110_2.i.split:0 %speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln109"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_110_2.i.split:1 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_110_2.i.split:2 %br_ln110 = br void %VITIS_LOOP_111_3.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
TY.preheader:0 %br_ln0 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_111_3.i:0 %by = phi i5 %add_ln110, void %for.inc22.i, i5 0, void %VITIS_LOOP_110_2.i.split

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="5">
<![CDATA[
VITIS_LOOP_111_3.i:1 %zext_ln118_4 = zext i5 %by

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_111_3.i:2 %add_ln118_1 = add i12 %add_ln118, i12 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="12">
<![CDATA[
VITIS_LOOP_111_3.i:3 %zext_ln118_5 = zext i12 %add_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="12">
<![CDATA[
VITIS_LOOP_111_3.i:4 %trunc_ln118 = trunc i12 %add_ln118_1

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
VITIS_LOOP_111_3.i:5 %p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln118, i4 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_111_3.i:6 %add_ln118_2 = add i15 %p_shl2, i15 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_111_3.i:7 %icmp_ln110 = icmp_eq  i5 %by, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_111_3.i:8 %add_ln110 = add i5 %by, i5 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_111_3.i:9 %br_ln110 = br i1 %icmp_ln110, void %VITIS_LOOP_111_3.i.split, void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_111_3.i.split:0 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_111_3.i.split:1 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_111_3.i.split:2 %add_ln54 = add i5 %tj_cast2, i5 %by

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_111_3.i.split:3 %zext_ln54 = zext i5 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_111_3.i.split:4 %yClamped = add i8 %zext_ln54, i8 %tmp

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_111_3.i.split:5 %zext_ln118_6 = zext i8 %yClamped

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_111_3.i.split:6 %add_ln118_3 = add i17 %sext_ln118, i17 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_111_3.i.split:7 %sext_ln118_1 = sext i17 %add_ln118_3

]]></Node>
<StgValue><ssdm name="sext_ln118_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_111_3.i.split:8 %trunc_ln118_1 = trunc i17 %add_ln118_3

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_111_3.i.split:9 %p_shl3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln118_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_111_3.i.split:10 %sub_ln118_1 = sub i22 %p_shl3, i22 %sext_ln118_1

]]></Node>
<StgValue><ssdm name="sub_ln118_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_111_3.i.split:11 %br_ln111 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.i:0 %br_ln109 = br void %VITIS_LOOP_110_2.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i5 %add_ln111, void %for.inc.i.split, i5 0, void %VITIS_LOOP_111_3.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="5">
<![CDATA[
for.inc.i:1 %zext_ln118_7 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i:2 %add_ln118_4 = add i15 %add_ln118_2, i15 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="add_ln118_4"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="15">
<![CDATA[
for.inc.i:3 %zext_ln118_8 = zext i15 %add_ln118_4

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln118_8

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:5 %icmp_ln111 = icmp_eq  i5 %bx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:6 %add_ln111 = add i5 %bx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:7 %br_ln111 = br i1 %icmp_ln111, void %for.inc.i.split, void %for.inc22.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.split:2 %add_ln54_2 = add i5 %ti_cast4, i5 %bx

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="5">
<![CDATA[
for.inc.i.split:3 %zext_ln54_1 = zext i5 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.split:4 %xClamped = add i8 %zext_ln54_1, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="xClamped"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="22" op_0_bw="8">
<![CDATA[
for.inc.i.split:5 %zext_ln118_9 = zext i8 %xClamped

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.i.split:6 %add_ln118_5 = add i22 %sub_ln118_1, i22 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="22">
<![CDATA[
for.inc.i.split:7 %zext_ln118_10 = zext i22 %add_ln118_5

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %conv1_output_ftmap_addr = getelementptr i32 %conv1_output_ftmap, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_addr"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="22">
<![CDATA[
for.inc.i.split:9 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.i:0 %br_ln110 = br void %VITIS_LOOP_111_3.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln111"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="22">
<![CDATA[
for.inc.i.split:9 %conv1_output_ftmap_load = load i22 %conv1_output_ftmap_addr

]]></Node>
<StgValue><ssdm name="conv1_output_ftmap_load"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
for.inc.i.split:10 %store_ln118 = store i32 %conv1_output_ftmap_load, i15 %input_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:11 %br_ln111 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
TY:0 %nout = phi i6 %add_ln47, void %for.inc64, i6 0, void %TY.preheader

]]></Node>
<StgValue><ssdm name="nout"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="6">
<![CDATA[
TY:1 %nout_cast = zext i6 %nout

]]></Node>
<StgValue><ssdm name="nout_cast"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
TY:2 %tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %nout, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="10">
<![CDATA[
TY:3 %tmp_4_cast = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
TY:4 %empty_43 = add i11 %tmp_4_cast, i11 %nout_cast

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY:5 %icmp_ln47 = icmp_eq  i6 %nout, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
TY:6 %add_ln47 = add i6 %nout, i6 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TY:7 %br_ln47 = br i1 %icmp_ln47, void %TY.split, void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TY.split:0 %speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln47"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TY.split:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="6">
<![CDATA[
TY.split:2 %trunc_ln49 = trunc i6 %nout

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
TY.split:3 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="13">
<![CDATA[
TY.split:4 %zext_ln49 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
TY.split:5 %add_ln49 = add i64 %zext_ln49, i64 %conv2_weights_read

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
TY.split:6 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln49, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="62">
<![CDATA[
TY.split:7 %sext_ln62 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
TY.split:8 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
TY.split:9 %br_ln49 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
TX:0 %ty = phi i5 %add_ln49_1, void %for.inc61, i5 0, void %TY.split

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="5">
<![CDATA[
TX:1 %ty_cast47 = zext i5 %ty

]]></Node>
<StgValue><ssdm name="ty_cast47"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="5">
<![CDATA[
TX:2 %ty_cast = zext i5 %ty

]]></Node>
<StgValue><ssdm name="ty_cast"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
TX:3 %empty_44 = add i11 %empty_43, i11 %ty_cast

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="11">
<![CDATA[
TX:4 %p_cast = zext i11 %empty_44

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="11">
<![CDATA[
TX:5 %empty_45 = trunc i11 %empty_44

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
TX:6 %p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %empty_45, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
TX:7 %empty_46 = add i14 %p_shl5, i14 %p_cast

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:8 %icmp_ln49 = icmp_eq  i5 %ty, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:9 %add_ln49_1 = add i5 %ty, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:10 %br_ln49 = br i1 %icmp_ln49, void %TX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln49 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln50 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:0 %br_ln47 = br void %TY

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
KY:0 %tx = phi i5 %add_ln50, void %for.inc58, i5 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="5">
<![CDATA[
KY:2 %tx_cast = zext i5 %tx

]]></Node>
<StgValue><ssdm name="tx_cast"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
KY:3 %empty_47 = add i14 %empty_46, i14 %tx_cast

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
KY:4 %p_cast53 = zext i14 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:5 %output_fm_buffer_addr_1 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:6 %icmp_ln50 = icmp_eq  i5 %tx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:7 %add_ln50 = add i5 %tx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="5">
<![CDATA[
KY:1 %tx_cast48 = zext i5 %tx

]]></Node>
<StgValue><ssdm name="tx_cast48"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:8 %br_ln50 = br i1 %icmp_ln50, void %KY.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln49 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="186" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="187" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="188" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="191" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
KY.split:2 %output_fm_buffer_load = load i14 %output_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln50"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
KY.split:2 %output_fm_buffer_load = load i14 %output_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_load"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
KY.split:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
KY.split:4 %br_ln62 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc:0 %nin_1 = phi i7 %add_ln62, void %for.inc.split, i7 0, void %KY.split

]]></Node>
<StgValue><ssdm name="nin_1"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %empty_49 = phi i32 %add, void %for.inc.split, i32 %output_fm_buffer_load, void %KY.split

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="7">
<![CDATA[
for.inc:2 %zext_ln65 = zext i7 %nin_1

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc:3 %tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %nin_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="11">
<![CDATA[
for.inc:4 %zext_ln65_1 = zext i11 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:5 %add_ln65 = add i12 %zext_ln65_1, i12 %zext_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:6 %add_ln65_1 = add i12 %add_ln65, i12 %ty_cast47

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="12">
<![CDATA[
for.inc:7 %zext_ln65_2 = zext i12 %add_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="12">
<![CDATA[
for.inc:8 %trunc_ln65 = trunc i12 %add_ln65_1

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
for.inc:9 %p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln65, i4 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:10 %add_ln65_2 = add i15 %p_shl6, i15 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="add_ln65_2"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:11 %add_ln65_3 = add i15 %add_ln65_2, i15 %tx_cast48

]]></Node>
<StgValue><ssdm name="add_ln65_3"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="15">
<![CDATA[
for.inc:12 %zext_ln65_3 = zext i15 %add_ln65_3

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:13 %input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="input_fm_buffer_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:14 %icmp_ln62 = icmp_eq  i7 %nin_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:15 %add_ln62 = add i7 %nin_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:16 %br_ln62 = br i1 %icmp_ln62, void %for.inc.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:4 %input_fm_buffer_load = load i15 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for.inc58:0 %store_ln65 = store i32 %empty_49, i14 %output_fm_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln50 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="218" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:2 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="15">
<![CDATA[
for.inc.split:4 %input_fm_buffer_load = load i15 %input_fm_buffer_addr_2

]]></Node>
<StgValue><ssdm name="input_fm_buffer_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:3 %bitcast_ln65 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="222" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="223" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:5 %mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="224" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="225" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="226" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln62 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln62"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %add = fadd i32 %empty_49, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:7 %br_ln62 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="231" st_id="29" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="233" st_id="31" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="234" st_id="32" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="235" st_id="33" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="236" st_id="34" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="237" st_id="35" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="238" st_id="36" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc67:0 %empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 32

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:1 %br_ln131 = br void %VITIS_LOOP_132_2.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i:0 %nout_1 = phi i6 %add_ln131, void %VITIS_LOOP_132_2.i.split, i6 0, void %for.inc67

]]></Node>
<StgValue><ssdm name="nout_1"/></StgValue>
</operation>

<operation id="241" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i:1 %icmp_ln131 = icmp_eq  i6 %nout_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="242" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_132_2.i:2 %add_ln131 = add i6 %nout_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i:3 %br_ln131 = br i1 %icmp_ln131, void %VITIS_LOOP_132_2.i.split, void %memset.loop.i27.preheader

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i27.preheader:0 %br_ln0 = br void %memset.loop.i27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="245" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_132_2.i.split:0 %speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln131"/></StgValue>
</operation>

<operation id="246" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i.split:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="247" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i.split:2 %empty_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="248" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_132_2.i.split:3 %br_ln131 = br void %VITIS_LOOP_132_2.i

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="249" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
memset.loop.i27:0 %empty_52 = phi i14 %empty_53, void %memset.loop.i27.split, i14 0, void %memset.loop.i27.preheader

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="250" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.i27:1 %exitcond6015 = icmp_eq  i14 %empty_52, i14 9248

]]></Node>
<StgValue><ssdm name="exitcond6015"/></StgValue>
</operation>

<operation id="251" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.i27:2 %empty_53 = add i14 %empty_52, i14 1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="252" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i27:3 %br_ln0 = br i1 %exitcond6015, void %memset.loop.i27.split, void %_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="253" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i27.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="254" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
memset.loop.i27.split:1 %p_cast54 = zext i14 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="255" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i27.split:2 %output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="output_fm_buffer_addr"/></StgValue>
</operation>

<operation id="256" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
memset.loop.i27.split:3 %store_ln0 = store i32 0, i14 %output_fm_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="257" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i27.split:4 %br_ln0 = br void %memset.loop.i27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="258" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c2PA17_A17_fPA255_A255_fiiPf.exit:0 %br_ln33 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="312" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="313" name="conv2_weights" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv2_weights"/></StgValue>
</port>
<port id="314" name="conv2_biases" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv2_biases"/></StgValue>
</port>
<port id="315" name="input_fm_buffer" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="316" name="conv1_output_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_output_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="317" name="output_fm_buffer" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="319" from="StgValue_318" to="tj" fromId="318" toId="40">
</dataflow>
<dataflow id="321" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="320" toId="41">
</dataflow>
<dataflow id="322" from="gmem" to="specinterface_ln0" fromId="312" toId="41">
</dataflow>
<dataflow id="324" from="empty_32" to="specinterface_ln0" fromId="323" toId="41">
</dataflow>
<dataflow id="326" from="StgValue_325" to="specinterface_ln0" fromId="325" toId="41">
</dataflow>
<dataflow id="327" from="StgValue_325" to="specinterface_ln0" fromId="325" toId="41">
</dataflow>
<dataflow id="329" from="empty_28" to="specinterface_ln0" fromId="328" toId="41">
</dataflow>
<dataflow id="330" from="StgValue_325" to="specinterface_ln0" fromId="325" toId="41">
</dataflow>
<dataflow id="331" from="StgValue_318" to="specinterface_ln0" fromId="318" toId="41">
</dataflow>
<dataflow id="333" from="empty_14" to="specinterface_ln0" fromId="332" toId="41">
</dataflow>
<dataflow id="335" from="empty_30" to="specinterface_ln0" fromId="334" toId="41">
</dataflow>
<dataflow id="336" from="empty_28" to="specinterface_ln0" fromId="328" toId="41">
</dataflow>
<dataflow id="338" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="41">
</dataflow>
<dataflow id="339" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="41">
</dataflow>
<dataflow id="340" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="41">
</dataflow>
<dataflow id="341" from="StgValue_337" to="specinterface_ln0" fromId="337" toId="41">
</dataflow>
<dataflow id="342" from="empty_28" to="specinterface_ln0" fromId="328" toId="41">
</dataflow>
<dataflow id="343" from="empty_28" to="specinterface_ln0" fromId="328" toId="41">
</dataflow>
<dataflow id="345" from="StgValue_344" to="specinterface_ln0" fromId="344" toId="41">
</dataflow>
<dataflow id="346" from="StgValue_325" to="specinterface_ln0" fromId="325" toId="41">
</dataflow>
<dataflow id="348" from="_ssdm_op_Read.ap_auto.i64" to="conv2_biases_read" fromId="347" toId="42">
</dataflow>
<dataflow id="349" from="conv2_biases" to="conv2_biases_read" fromId="314" toId="42">
</dataflow>
<dataflow id="350" from="_ssdm_op_Read.ap_auto.i64" to="conv2_weights_read" fromId="347" toId="43">
</dataflow>
<dataflow id="351" from="conv2_weights" to="conv2_weights_read" fromId="313" toId="43">
</dataflow>
<dataflow id="353" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="352" toId="44">
</dataflow>
<dataflow id="354" from="conv2_biases_read" to="trunc_ln" fromId="42" toId="44">
</dataflow>
<dataflow id="356" from="StgValue_355" to="trunc_ln" fromId="355" toId="44">
</dataflow>
<dataflow id="358" from="StgValue_357" to="trunc_ln" fromId="357" toId="44">
</dataflow>
<dataflow id="359" from="trunc_ln" to="sext_ln131" fromId="44" toId="45">
</dataflow>
<dataflow id="360" from="gmem" to="gmem_addr" fromId="312" toId="46">
</dataflow>
<dataflow id="361" from="sext_ln131" to="gmem_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="363" from="StgValue_362" to="store_ln32" fromId="362" toId="47">
</dataflow>
<dataflow id="364" from="tj" to="store_ln32" fromId="40" toId="47">
</dataflow>
<dataflow id="365" from="tj" to="tj_1" fromId="40" toId="49">
</dataflow>
<dataflow id="366" from="tj_1" to="icmp_ln32" fromId="49" toId="50">
</dataflow>
<dataflow id="368" from="StgValue_367" to="icmp_ln32" fromId="367" toId="50">
</dataflow>
<dataflow id="369" from="tj_1" to="add_ln32" fromId="49" toId="51">
</dataflow>
<dataflow id="371" from="StgValue_370" to="add_ln32" fromId="370" toId="51">
</dataflow>
<dataflow id="372" from="icmp_ln32" to="br_ln32" fromId="50" toId="52">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln32" fromId="373" toId="53">
</dataflow>
<dataflow id="376" from="StgValue_375" to="speclooptripcount_ln32" fromId="375" toId="53">
</dataflow>
<dataflow id="377" from="StgValue_375" to="speclooptripcount_ln32" fromId="375" toId="53">
</dataflow>
<dataflow id="378" from="StgValue_375" to="speclooptripcount_ln32" fromId="375" toId="53">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="379" toId="54">
</dataflow>
<dataflow id="382" from="empty_19" to="specloopname_ln32" fromId="381" toId="54">
</dataflow>
<dataflow id="383" from="tj_1" to="tj_cast2" fromId="49" toId="55">
</dataflow>
<dataflow id="385" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp" fromId="384" toId="56">
</dataflow>
<dataflow id="386" from="tj_1" to="tmp" fromId="49" toId="56">
</dataflow>
<dataflow id="387" from="StgValue_362" to="tmp" fromId="362" toId="56">
</dataflow>
<dataflow id="388" from="add_ln33" to="ti" fromId="61" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="389" from="br_ln33" to="ti" fromId="258" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="390" from="StgValue_362" to="ti" fromId="362" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="391" from="br_ln33" to="ti" fromId="57" toId="59">
</dataflow>
<dataflow id="392" from="ti" to="icmp_ln33" fromId="59" toId="60">
</dataflow>
<dataflow id="393" from="StgValue_367" to="icmp_ln33" fromId="367" toId="60">
</dataflow>
<dataflow id="394" from="ti" to="add_ln33" fromId="59" toId="61">
</dataflow>
<dataflow id="395" from="StgValue_370" to="add_ln33" fromId="370" toId="61">
</dataflow>
<dataflow id="396" from="icmp_ln33" to="br_ln33" fromId="60" toId="62">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="373" toId="63">
</dataflow>
<dataflow id="398" from="StgValue_375" to="speclooptripcount_ln33" fromId="375" toId="63">
</dataflow>
<dataflow id="399" from="StgValue_375" to="speclooptripcount_ln33" fromId="375" toId="63">
</dataflow>
<dataflow id="400" from="StgValue_375" to="speclooptripcount_ln33" fromId="375" toId="63">
</dataflow>
<dataflow id="401" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="379" toId="64">
</dataflow>
<dataflow id="403" from="empty_27" to="specloopname_ln33" fromId="402" toId="64">
</dataflow>
<dataflow id="404" from="add_ln32" to="store_ln32" fromId="51" toId="66">
</dataflow>
<dataflow id="405" from="tj" to="store_ln32" fromId="40" toId="66">
</dataflow>
<dataflow id="407" from="StgValue_406" to="empty" fromId="406" toId="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="br_ln107" to="empty" fromId="65" toId="68">
</dataflow>
<dataflow id="409" from="empty_42" to="empty" fromId="70" toId="68">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="410" from="br_ln0" to="empty" fromId="76" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="411" from="empty" to="exitcond4" fromId="68" toId="69">
</dataflow>
<dataflow id="413" from="StgValue_412" to="exitcond4" fromId="412" toId="69">
</dataflow>
<dataflow id="414" from="empty" to="empty_42" fromId="68" toId="70">
</dataflow>
<dataflow id="416" from="StgValue_415" to="empty_42" fromId="415" toId="70">
</dataflow>
<dataflow id="417" from="exitcond4" to="br_ln0" fromId="69" toId="71">
</dataflow>
<dataflow id="418" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="373" toId="72">
</dataflow>
<dataflow id="420" from="StgValue_419" to="speclooptripcount_ln0" fromId="419" toId="72">
</dataflow>
<dataflow id="421" from="StgValue_419" to="speclooptripcount_ln0" fromId="419" toId="72">
</dataflow>
<dataflow id="422" from="StgValue_419" to="speclooptripcount_ln0" fromId="419" toId="72">
</dataflow>
<dataflow id="423" from="empty" to="p_cast49" fromId="68" toId="73">
</dataflow>
<dataflow id="424" from="input_fm_buffer" to="input_fm_buffer_addr" fromId="315" toId="74">
</dataflow>
<dataflow id="426" from="StgValue_425" to="input_fm_buffer_addr" fromId="425" toId="74">
</dataflow>
<dataflow id="427" from="p_cast49" to="input_fm_buffer_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="429" from="StgValue_428" to="store_ln0" fromId="428" toId="75">
</dataflow>
<dataflow id="430" from="input_fm_buffer_addr" to="store_ln0" fromId="74" toId="75">
</dataflow>
<dataflow id="431" from="ti" to="ti_cast4" fromId="59" toId="77">
</dataflow>
<dataflow id="432" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_1" fromId="384" toId="78">
</dataflow>
<dataflow id="433" from="ti" to="tmp_1" fromId="59" toId="78">
</dataflow>
<dataflow id="434" from="StgValue_362" to="tmp_1" fromId="362" toId="78">
</dataflow>
<dataflow id="435" from="add_ln109" to="nin" fromId="91" toId="80">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="br_ln109" to="nin" fromId="119" toId="80">
<BackEdge/>
</dataflow>
<dataflow id="438" from="StgValue_437" to="nin" fromId="437" toId="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="439" from="br_ln109" to="nin" fromId="79" toId="80">
</dataflow>
<dataflow id="440" from="nin" to="zext_ln118" fromId="80" toId="81">
</dataflow>
<dataflow id="441" from="nin" to="zext_ln118_1" fromId="80" toId="82">
</dataflow>
<dataflow id="443" from="_ssdm_op_BitConcatenate.i15.i7.i8" to="tmp_2" fromId="442" toId="83">
</dataflow>
<dataflow id="444" from="nin" to="tmp_2" fromId="80" toId="83">
</dataflow>
<dataflow id="446" from="StgValue_445" to="tmp_2" fromId="445" toId="83">
</dataflow>
<dataflow id="447" from="tmp_2" to="zext_ln118_2" fromId="83" toId="84">
</dataflow>
<dataflow id="448" from="zext_ln118_2" to="sub_ln118" fromId="84" toId="85">
</dataflow>
<dataflow id="449" from="zext_ln118_1" to="sub_ln118" fromId="82" toId="85">
</dataflow>
<dataflow id="450" from="sub_ln118" to="sext_ln118" fromId="85" toId="86">
</dataflow>
<dataflow id="452" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_3" fromId="451" toId="87">
</dataflow>
<dataflow id="453" from="nin" to="tmp_3" fromId="80" toId="87">
</dataflow>
<dataflow id="454" from="StgValue_362" to="tmp_3" fromId="362" toId="87">
</dataflow>
<dataflow id="455" from="tmp_3" to="zext_ln118_3" fromId="87" toId="88">
</dataflow>
<dataflow id="456" from="zext_ln118_3" to="add_ln118" fromId="88" toId="89">
</dataflow>
<dataflow id="457" from="zext_ln118" to="add_ln118" fromId="81" toId="89">
</dataflow>
<dataflow id="458" from="nin" to="icmp_ln109" fromId="80" toId="90">
</dataflow>
<dataflow id="460" from="StgValue_459" to="icmp_ln109" fromId="459" toId="90">
</dataflow>
<dataflow id="461" from="nin" to="add_ln109" fromId="80" toId="91">
</dataflow>
<dataflow id="463" from="StgValue_462" to="add_ln109" fromId="462" toId="91">
</dataflow>
<dataflow id="464" from="icmp_ln109" to="br_ln109" fromId="90" toId="92">
</dataflow>
<dataflow id="465" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln109" fromId="373" toId="93">
</dataflow>
<dataflow id="467" from="StgValue_466" to="speclooptripcount_ln109" fromId="466" toId="93">
</dataflow>
<dataflow id="468" from="StgValue_466" to="speclooptripcount_ln109" fromId="466" toId="93">
</dataflow>
<dataflow id="469" from="StgValue_466" to="speclooptripcount_ln109" fromId="466" toId="93">
</dataflow>
<dataflow id="470" from="_ssdm_op_SpecLoopName" to="specloopname_ln109" fromId="379" toId="94">
</dataflow>
<dataflow id="472" from="empty_23" to="specloopname_ln109" fromId="471" toId="94">
</dataflow>
<dataflow id="473" from="add_ln110" to="by" fromId="105" toId="97">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="474" from="br_ln110" to="by" fromId="136" toId="97">
<BackEdge/>
</dataflow>
<dataflow id="476" from="StgValue_475" to="by" fromId="475" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="477" from="br_ln110" to="by" fromId="95" toId="97">
</dataflow>
<dataflow id="478" from="by" to="zext_ln118_4" fromId="97" toId="98">
</dataflow>
<dataflow id="479" from="add_ln118" to="add_ln118_1" fromId="89" toId="99">
</dataflow>
<dataflow id="480" from="zext_ln118_4" to="add_ln118_1" fromId="98" toId="99">
</dataflow>
<dataflow id="481" from="add_ln118_1" to="zext_ln118_5" fromId="99" toId="100">
</dataflow>
<dataflow id="482" from="add_ln118_1" to="trunc_ln118" fromId="99" toId="101">
</dataflow>
<dataflow id="484" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl2" fromId="483" toId="102">
</dataflow>
<dataflow id="485" from="trunc_ln118" to="p_shl2" fromId="101" toId="102">
</dataflow>
<dataflow id="486" from="StgValue_362" to="p_shl2" fromId="362" toId="102">
</dataflow>
<dataflow id="487" from="p_shl2" to="add_ln118_2" fromId="102" toId="103">
</dataflow>
<dataflow id="488" from="zext_ln118_5" to="add_ln118_2" fromId="100" toId="103">
</dataflow>
<dataflow id="489" from="by" to="icmp_ln110" fromId="97" toId="104">
</dataflow>
<dataflow id="491" from="StgValue_490" to="icmp_ln110" fromId="490" toId="104">
</dataflow>
<dataflow id="492" from="by" to="add_ln110" fromId="97" toId="105">
</dataflow>
<dataflow id="494" from="StgValue_493" to="add_ln110" fromId="493" toId="105">
</dataflow>
<dataflow id="495" from="icmp_ln110" to="br_ln110" fromId="104" toId="106">
</dataflow>
<dataflow id="496" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln110" fromId="373" toId="107">
</dataflow>
<dataflow id="498" from="StgValue_497" to="speclooptripcount_ln110" fromId="497" toId="107">
</dataflow>
<dataflow id="499" from="StgValue_497" to="speclooptripcount_ln110" fromId="497" toId="107">
</dataflow>
<dataflow id="500" from="StgValue_497" to="speclooptripcount_ln110" fromId="497" toId="107">
</dataflow>
<dataflow id="501" from="_ssdm_op_SpecLoopName" to="specloopname_ln110" fromId="379" toId="108">
</dataflow>
<dataflow id="503" from="empty_22" to="specloopname_ln110" fromId="502" toId="108">
</dataflow>
<dataflow id="504" from="tj_cast2" to="add_ln54" fromId="55" toId="109">
</dataflow>
<dataflow id="505" from="by" to="add_ln54" fromId="97" toId="109">
</dataflow>
<dataflow id="506" from="add_ln54" to="zext_ln54" fromId="109" toId="110">
</dataflow>
<dataflow id="507" from="zext_ln54" to="yClamped" fromId="110" toId="111">
</dataflow>
<dataflow id="508" from="tmp" to="yClamped" fromId="56" toId="111">
</dataflow>
<dataflow id="509" from="yClamped" to="zext_ln118_6" fromId="111" toId="112">
</dataflow>
<dataflow id="510" from="sext_ln118" to="add_ln118_3" fromId="86" toId="113">
</dataflow>
<dataflow id="511" from="zext_ln118_6" to="add_ln118_3" fromId="112" toId="113">
</dataflow>
<dataflow id="512" from="add_ln118_3" to="sext_ln118_1" fromId="113" toId="114">
</dataflow>
<dataflow id="513" from="add_ln118_3" to="trunc_ln118_1" fromId="113" toId="115">
</dataflow>
<dataflow id="515" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl3" fromId="514" toId="116">
</dataflow>
<dataflow id="516" from="trunc_ln118_1" to="p_shl3" fromId="115" toId="116">
</dataflow>
<dataflow id="517" from="StgValue_445" to="p_shl3" fromId="445" toId="116">
</dataflow>
<dataflow id="518" from="p_shl3" to="sub_ln118_1" fromId="116" toId="117">
</dataflow>
<dataflow id="519" from="sext_ln118_1" to="sub_ln118_1" fromId="114" toId="117">
</dataflow>
<dataflow id="520" from="add_ln111" to="bx" fromId="126" toId="120">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="521" from="br_ln111" to="bx" fromId="141" toId="120">
<BackEdge/>
</dataflow>
<dataflow id="522" from="StgValue_475" to="bx" fromId="475" toId="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="523" from="br_ln111" to="bx" fromId="118" toId="120">
</dataflow>
<dataflow id="524" from="bx" to="zext_ln118_7" fromId="120" toId="121">
</dataflow>
<dataflow id="525" from="add_ln118_2" to="add_ln118_4" fromId="103" toId="122">
</dataflow>
<dataflow id="526" from="zext_ln118_7" to="add_ln118_4" fromId="121" toId="122">
</dataflow>
<dataflow id="527" from="add_ln118_4" to="zext_ln118_8" fromId="122" toId="123">
</dataflow>
<dataflow id="528" from="input_fm_buffer" to="input_fm_buffer_addr_1" fromId="315" toId="124">
</dataflow>
<dataflow id="529" from="StgValue_425" to="input_fm_buffer_addr_1" fromId="425" toId="124">
</dataflow>
<dataflow id="530" from="zext_ln118_8" to="input_fm_buffer_addr_1" fromId="123" toId="124">
</dataflow>
<dataflow id="531" from="bx" to="icmp_ln111" fromId="120" toId="125">
</dataflow>
<dataflow id="532" from="StgValue_490" to="icmp_ln111" fromId="490" toId="125">
</dataflow>
<dataflow id="533" from="bx" to="add_ln111" fromId="120" toId="126">
</dataflow>
<dataflow id="534" from="StgValue_493" to="add_ln111" fromId="493" toId="126">
</dataflow>
<dataflow id="535" from="icmp_ln111" to="br_ln111" fromId="125" toId="127">
</dataflow>
<dataflow id="536" from="ti_cast4" to="add_ln54_2" fromId="77" toId="128">
</dataflow>
<dataflow id="537" from="bx" to="add_ln54_2" fromId="120" toId="128">
</dataflow>
<dataflow id="538" from="add_ln54_2" to="zext_ln54_1" fromId="128" toId="129">
</dataflow>
<dataflow id="539" from="zext_ln54_1" to="xClamped" fromId="129" toId="130">
</dataflow>
<dataflow id="540" from="tmp_1" to="xClamped" fromId="78" toId="130">
</dataflow>
<dataflow id="541" from="xClamped" to="zext_ln118_9" fromId="130" toId="131">
</dataflow>
<dataflow id="542" from="sub_ln118_1" to="add_ln118_5" fromId="117" toId="132">
</dataflow>
<dataflow id="543" from="zext_ln118_9" to="add_ln118_5" fromId="131" toId="132">
</dataflow>
<dataflow id="544" from="add_ln118_5" to="zext_ln118_10" fromId="132" toId="133">
</dataflow>
<dataflow id="545" from="conv1_output_ftmap" to="conv1_output_ftmap_addr" fromId="316" toId="134">
</dataflow>
<dataflow id="546" from="StgValue_425" to="conv1_output_ftmap_addr" fromId="425" toId="134">
</dataflow>
<dataflow id="547" from="zext_ln118_10" to="conv1_output_ftmap_addr" fromId="133" toId="134">
</dataflow>
<dataflow id="548" from="conv1_output_ftmap_addr" to="conv1_output_ftmap_load" fromId="134" toId="135">
</dataflow>
<dataflow id="549" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln111" fromId="373" toId="137">
</dataflow>
<dataflow id="550" from="StgValue_497" to="speclooptripcount_ln111" fromId="497" toId="137">
</dataflow>
<dataflow id="551" from="StgValue_497" to="speclooptripcount_ln111" fromId="497" toId="137">
</dataflow>
<dataflow id="552" from="StgValue_497" to="speclooptripcount_ln111" fromId="497" toId="137">
</dataflow>
<dataflow id="553" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="379" toId="138">
</dataflow>
<dataflow id="555" from="empty_29" to="specloopname_ln111" fromId="554" toId="138">
</dataflow>
<dataflow id="556" from="conv1_output_ftmap_addr" to="conv1_output_ftmap_load" fromId="134" toId="139">
</dataflow>
<dataflow id="557" from="conv1_output_ftmap_load" to="store_ln118" fromId="139" toId="140">
</dataflow>
<dataflow id="558" from="input_fm_buffer_addr_1" to="store_ln118" fromId="124" toId="140">
</dataflow>
<dataflow id="559" from="add_ln47" to="nout" fromId="148" toId="142">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="560" from="br_ln47" to="nout" fromId="174" toId="142">
<BackEdge/>
</dataflow>
<dataflow id="562" from="StgValue_561" to="nout" fromId="561" toId="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="563" from="br_ln0" to="nout" fromId="96" toId="142">
</dataflow>
<dataflow id="564" from="nout" to="nout_cast" fromId="142" toId="143">
</dataflow>
<dataflow id="566" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="tmp_4" fromId="565" toId="144">
</dataflow>
<dataflow id="567" from="nout" to="tmp_4" fromId="142" toId="144">
</dataflow>
<dataflow id="568" from="StgValue_362" to="tmp_4" fromId="362" toId="144">
</dataflow>
<dataflow id="569" from="tmp_4" to="tmp_4_cast" fromId="144" toId="145">
</dataflow>
<dataflow id="570" from="tmp_4_cast" to="empty_43" fromId="145" toId="146">
</dataflow>
<dataflow id="571" from="nout_cast" to="empty_43" fromId="143" toId="146">
</dataflow>
<dataflow id="572" from="nout" to="icmp_ln47" fromId="142" toId="147">
</dataflow>
<dataflow id="574" from="StgValue_573" to="icmp_ln47" fromId="573" toId="147">
</dataflow>
<dataflow id="575" from="nout" to="add_ln47" fromId="142" toId="148">
</dataflow>
<dataflow id="577" from="StgValue_576" to="add_ln47" fromId="576" toId="148">
</dataflow>
<dataflow id="578" from="icmp_ln47" to="br_ln47" fromId="147" toId="149">
</dataflow>
<dataflow id="579" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln47" fromId="373" toId="150">
</dataflow>
<dataflow id="581" from="StgValue_580" to="speclooptripcount_ln47" fromId="580" toId="150">
</dataflow>
<dataflow id="582" from="StgValue_580" to="speclooptripcount_ln47" fromId="580" toId="150">
</dataflow>
<dataflow id="583" from="StgValue_580" to="speclooptripcount_ln47" fromId="580" toId="150">
</dataflow>
<dataflow id="584" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="379" toId="151">
</dataflow>
<dataflow id="586" from="empty_15" to="specloopname_ln47" fromId="585" toId="151">
</dataflow>
<dataflow id="587" from="nout" to="trunc_ln49" fromId="142" toId="152">
</dataflow>
<dataflow id="589" from="_ssdm_op_BitConcatenate.i13.i5.i8" to="shl_ln" fromId="588" toId="153">
</dataflow>
<dataflow id="590" from="trunc_ln49" to="shl_ln" fromId="152" toId="153">
</dataflow>
<dataflow id="591" from="StgValue_445" to="shl_ln" fromId="445" toId="153">
</dataflow>
<dataflow id="592" from="shl_ln" to="zext_ln49" fromId="153" toId="154">
</dataflow>
<dataflow id="593" from="zext_ln49" to="add_ln49" fromId="154" toId="155">
</dataflow>
<dataflow id="594" from="conv2_weights_read" to="add_ln49" fromId="43" toId="155">
</dataflow>
<dataflow id="595" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="352" toId="156">
</dataflow>
<dataflow id="596" from="add_ln49" to="trunc_ln1" fromId="155" toId="156">
</dataflow>
<dataflow id="597" from="StgValue_355" to="trunc_ln1" fromId="355" toId="156">
</dataflow>
<dataflow id="598" from="StgValue_357" to="trunc_ln1" fromId="357" toId="156">
</dataflow>
<dataflow id="599" from="trunc_ln1" to="sext_ln62" fromId="156" toId="157">
</dataflow>
<dataflow id="600" from="gmem" to="gmem_addr_1" fromId="312" toId="158">
</dataflow>
<dataflow id="601" from="sext_ln62" to="gmem_addr_1" fromId="157" toId="158">
</dataflow>
<dataflow id="602" from="add_ln49_1" to="ty" fromId="169" toId="160">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="603" from="br_ln49" to="ty" fromId="185" toId="160">
<BackEdge/>
</dataflow>
<dataflow id="604" from="StgValue_475" to="ty" fromId="475" toId="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="605" from="br_ln49" to="ty" fromId="159" toId="160">
</dataflow>
<dataflow id="606" from="ty" to="ty_cast47" fromId="160" toId="161">
</dataflow>
<dataflow id="607" from="ty" to="ty_cast" fromId="160" toId="162">
</dataflow>
<dataflow id="608" from="empty_43" to="empty_44" fromId="146" toId="163">
</dataflow>
<dataflow id="609" from="ty_cast" to="empty_44" fromId="162" toId="163">
</dataflow>
<dataflow id="610" from="empty_44" to="p_cast" fromId="163" toId="164">
</dataflow>
<dataflow id="611" from="empty_44" to="empty_45" fromId="163" toId="165">
</dataflow>
<dataflow id="613" from="_ssdm_op_BitConcatenate.i14.i10.i4" to="p_shl5" fromId="612" toId="166">
</dataflow>
<dataflow id="614" from="empty_45" to="p_shl5" fromId="165" toId="166">
</dataflow>
<dataflow id="615" from="StgValue_362" to="p_shl5" fromId="362" toId="166">
</dataflow>
<dataflow id="616" from="p_shl5" to="empty_46" fromId="166" toId="167">
</dataflow>
<dataflow id="617" from="p_cast" to="empty_46" fromId="164" toId="167">
</dataflow>
<dataflow id="618" from="ty" to="icmp_ln49" fromId="160" toId="168">
</dataflow>
<dataflow id="619" from="StgValue_490" to="icmp_ln49" fromId="490" toId="168">
</dataflow>
<dataflow id="620" from="ty" to="add_ln49_1" fromId="160" toId="169">
</dataflow>
<dataflow id="621" from="StgValue_493" to="add_ln49_1" fromId="493" toId="169">
</dataflow>
<dataflow id="622" from="icmp_ln49" to="br_ln49" fromId="168" toId="170">
</dataflow>
<dataflow id="623" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln49" fromId="373" toId="171">
</dataflow>
<dataflow id="624" from="StgValue_497" to="speclooptripcount_ln49" fromId="497" toId="171">
</dataflow>
<dataflow id="625" from="StgValue_497" to="speclooptripcount_ln49" fromId="497" toId="171">
</dataflow>
<dataflow id="626" from="StgValue_497" to="speclooptripcount_ln49" fromId="497" toId="171">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecLoopName" to="specloopname_ln49" fromId="379" toId="172">
</dataflow>
<dataflow id="629" from="empty_34" to="specloopname_ln49" fromId="628" toId="172">
</dataflow>
<dataflow id="630" from="add_ln50" to="tx" fromId="181" toId="175">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="631" from="br_ln50" to="tx" fromId="217" toId="175">
<BackEdge/>
</dataflow>
<dataflow id="632" from="StgValue_475" to="tx" fromId="475" toId="175">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="633" from="br_ln50" to="tx" fromId="173" toId="175">
</dataflow>
<dataflow id="634" from="tx" to="tx_cast" fromId="175" toId="176">
</dataflow>
<dataflow id="635" from="empty_46" to="empty_47" fromId="167" toId="177">
</dataflow>
<dataflow id="636" from="tx_cast" to="empty_47" fromId="176" toId="177">
</dataflow>
<dataflow id="637" from="empty_47" to="p_cast53" fromId="177" toId="178">
</dataflow>
<dataflow id="638" from="output_fm_buffer" to="output_fm_buffer_addr_1" fromId="317" toId="179">
</dataflow>
<dataflow id="639" from="StgValue_425" to="output_fm_buffer_addr_1" fromId="425" toId="179">
</dataflow>
<dataflow id="640" from="p_cast53" to="output_fm_buffer_addr_1" fromId="178" toId="179">
</dataflow>
<dataflow id="641" from="tx" to="icmp_ln50" fromId="175" toId="180">
</dataflow>
<dataflow id="642" from="StgValue_490" to="icmp_ln50" fromId="490" toId="180">
</dataflow>
<dataflow id="643" from="tx" to="add_ln50" fromId="175" toId="181">
</dataflow>
<dataflow id="644" from="StgValue_493" to="add_ln50" fromId="493" toId="181">
</dataflow>
<dataflow id="645" from="tx" to="tx_cast48" fromId="175" toId="182">
</dataflow>
<dataflow id="646" from="icmp_ln50" to="br_ln50" fromId="180" toId="183">
</dataflow>
<dataflow id="648" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="184">
</dataflow>
<dataflow id="649" from="gmem_addr_1" to="empty_48" fromId="158" toId="184">
</dataflow>
<dataflow id="651" from="StgValue_650" to="empty_48" fromId="650" toId="184">
</dataflow>
<dataflow id="652" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="186">
</dataflow>
<dataflow id="653" from="gmem_addr_1" to="empty_48" fromId="158" toId="186">
</dataflow>
<dataflow id="654" from="StgValue_650" to="empty_48" fromId="650" toId="186">
</dataflow>
<dataflow id="655" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="187">
</dataflow>
<dataflow id="656" from="gmem_addr_1" to="empty_48" fromId="158" toId="187">
</dataflow>
<dataflow id="657" from="StgValue_650" to="empty_48" fromId="650" toId="187">
</dataflow>
<dataflow id="658" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="188">
</dataflow>
<dataflow id="659" from="gmem_addr_1" to="empty_48" fromId="158" toId="188">
</dataflow>
<dataflow id="660" from="StgValue_650" to="empty_48" fromId="650" toId="188">
</dataflow>
<dataflow id="661" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="189">
</dataflow>
<dataflow id="662" from="gmem_addr_1" to="empty_48" fromId="158" toId="189">
</dataflow>
<dataflow id="663" from="StgValue_650" to="empty_48" fromId="650" toId="189">
</dataflow>
<dataflow id="664" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="190">
</dataflow>
<dataflow id="665" from="gmem_addr_1" to="empty_48" fromId="158" toId="190">
</dataflow>
<dataflow id="666" from="StgValue_650" to="empty_48" fromId="650" toId="190">
</dataflow>
<dataflow id="667" from="output_fm_buffer_addr_1" to="output_fm_buffer_load" fromId="179" toId="191">
</dataflow>
<dataflow id="668" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="192">
</dataflow>
<dataflow id="669" from="gmem_addr_1" to="empty_48" fromId="158" toId="192">
</dataflow>
<dataflow id="670" from="StgValue_650" to="empty_48" fromId="650" toId="192">
</dataflow>
<dataflow id="671" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln50" fromId="373" toId="193">
</dataflow>
<dataflow id="672" from="StgValue_497" to="speclooptripcount_ln50" fromId="497" toId="193">
</dataflow>
<dataflow id="673" from="StgValue_497" to="speclooptripcount_ln50" fromId="497" toId="193">
</dataflow>
<dataflow id="674" from="StgValue_497" to="speclooptripcount_ln50" fromId="497" toId="193">
</dataflow>
<dataflow id="675" from="_ssdm_op_SpecLoopName" to="specloopname_ln50" fromId="379" toId="194">
</dataflow>
<dataflow id="677" from="empty_13" to="specloopname_ln50" fromId="676" toId="194">
</dataflow>
<dataflow id="678" from="output_fm_buffer_addr_1" to="output_fm_buffer_load" fromId="179" toId="195">
</dataflow>
<dataflow id="679" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_48" fromId="647" toId="196">
</dataflow>
<dataflow id="680" from="gmem_addr_1" to="empty_48" fromId="158" toId="196">
</dataflow>
<dataflow id="681" from="StgValue_650" to="empty_48" fromId="650" toId="196">
</dataflow>
<dataflow id="682" from="add_ln62" to="nin_1" fromId="213" toId="198">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="683" from="br_ln62" to="nin_1" fromId="230" toId="198">
<BackEdge/>
</dataflow>
<dataflow id="684" from="StgValue_437" to="nin_1" fromId="437" toId="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="685" from="br_ln62" to="nin_1" fromId="197" toId="198">
</dataflow>
<dataflow id="686" from="add" to="empty_49" fromId="229" toId="199">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="687" from="br_ln62" to="empty_49" fromId="230" toId="199">
<BackEdge/>
</dataflow>
<dataflow id="688" from="output_fm_buffer_load" to="empty_49" fromId="195" toId="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="689" from="br_ln62" to="empty_49" fromId="197" toId="199">
</dataflow>
<dataflow id="690" from="nin_1" to="zext_ln65" fromId="198" toId="200">
</dataflow>
<dataflow id="691" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_9" fromId="451" toId="201">
</dataflow>
<dataflow id="692" from="nin_1" to="tmp_9" fromId="198" toId="201">
</dataflow>
<dataflow id="693" from="StgValue_362" to="tmp_9" fromId="362" toId="201">
</dataflow>
<dataflow id="694" from="tmp_9" to="zext_ln65_1" fromId="201" toId="202">
</dataflow>
<dataflow id="695" from="zext_ln65_1" to="add_ln65" fromId="202" toId="203">
</dataflow>
<dataflow id="696" from="zext_ln65" to="add_ln65" fromId="200" toId="203">
</dataflow>
<dataflow id="697" from="add_ln65" to="add_ln65_1" fromId="203" toId="204">
</dataflow>
<dataflow id="698" from="ty_cast47" to="add_ln65_1" fromId="161" toId="204">
</dataflow>
<dataflow id="699" from="add_ln65_1" to="zext_ln65_2" fromId="204" toId="205">
</dataflow>
<dataflow id="700" from="add_ln65_1" to="trunc_ln65" fromId="204" toId="206">
</dataflow>
<dataflow id="701" from="_ssdm_op_BitConcatenate.i15.i11.i4" to="p_shl6" fromId="483" toId="207">
</dataflow>
<dataflow id="702" from="trunc_ln65" to="p_shl6" fromId="206" toId="207">
</dataflow>
<dataflow id="703" from="StgValue_362" to="p_shl6" fromId="362" toId="207">
</dataflow>
<dataflow id="704" from="p_shl6" to="add_ln65_2" fromId="207" toId="208">
</dataflow>
<dataflow id="705" from="zext_ln65_2" to="add_ln65_2" fromId="205" toId="208">
</dataflow>
<dataflow id="706" from="add_ln65_2" to="add_ln65_3" fromId="208" toId="209">
</dataflow>
<dataflow id="707" from="tx_cast48" to="add_ln65_3" fromId="182" toId="209">
</dataflow>
<dataflow id="708" from="add_ln65_3" to="zext_ln65_3" fromId="209" toId="210">
</dataflow>
<dataflow id="709" from="input_fm_buffer" to="input_fm_buffer_addr_2" fromId="315" toId="211">
</dataflow>
<dataflow id="710" from="StgValue_425" to="input_fm_buffer_addr_2" fromId="425" toId="211">
</dataflow>
<dataflow id="711" from="zext_ln65_3" to="input_fm_buffer_addr_2" fromId="210" toId="211">
</dataflow>
<dataflow id="712" from="nin_1" to="icmp_ln62" fromId="198" toId="212">
</dataflow>
<dataflow id="713" from="StgValue_459" to="icmp_ln62" fromId="459" toId="212">
</dataflow>
<dataflow id="714" from="nin_1" to="add_ln62" fromId="198" toId="213">
</dataflow>
<dataflow id="715" from="StgValue_462" to="add_ln62" fromId="462" toId="213">
</dataflow>
<dataflow id="716" from="icmp_ln62" to="br_ln62" fromId="212" toId="214">
</dataflow>
<dataflow id="717" from="input_fm_buffer_addr_2" to="input_fm_buffer_load" fromId="211" toId="215">
</dataflow>
<dataflow id="718" from="empty_49" to="store_ln65" fromId="199" toId="216">
</dataflow>
<dataflow id="719" from="output_fm_buffer_addr_1" to="store_ln65" fromId="179" toId="216">
</dataflow>
<dataflow id="721" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_1_read" fromId="720" toId="218">
</dataflow>
<dataflow id="722" from="gmem_addr_1" to="gmem_addr_1_read" fromId="158" toId="218">
</dataflow>
<dataflow id="723" from="input_fm_buffer_addr_2" to="input_fm_buffer_load" fromId="211" toId="219">
</dataflow>
<dataflow id="724" from="gmem_addr_1_read" to="bitcast_ln65" fromId="218" toId="220">
</dataflow>
<dataflow id="725" from="bitcast_ln65" to="mul" fromId="220" toId="221">
</dataflow>
<dataflow id="726" from="input_fm_buffer_load" to="mul" fromId="219" toId="221">
</dataflow>
<dataflow id="727" from="bitcast_ln65" to="mul" fromId="220" toId="222">
</dataflow>
<dataflow id="728" from="input_fm_buffer_load" to="mul" fromId="219" toId="222">
</dataflow>
<dataflow id="729" from="bitcast_ln65" to="mul" fromId="220" toId="223">
</dataflow>
<dataflow id="730" from="input_fm_buffer_load" to="mul" fromId="219" toId="223">
</dataflow>
<dataflow id="731" from="empty_49" to="add" fromId="199" toId="224">
</dataflow>
<dataflow id="732" from="mul" to="add" fromId="223" toId="224">
</dataflow>
<dataflow id="733" from="empty_49" to="add" fromId="199" toId="225">
</dataflow>
<dataflow id="734" from="mul" to="add" fromId="223" toId="225">
</dataflow>
<dataflow id="735" from="empty_49" to="add" fromId="199" toId="226">
</dataflow>
<dataflow id="736" from="mul" to="add" fromId="223" toId="226">
</dataflow>
<dataflow id="737" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln62" fromId="373" toId="227">
</dataflow>
<dataflow id="738" from="StgValue_466" to="speclooptripcount_ln62" fromId="466" toId="227">
</dataflow>
<dataflow id="739" from="StgValue_466" to="speclooptripcount_ln62" fromId="466" toId="227">
</dataflow>
<dataflow id="740" from="StgValue_466" to="speclooptripcount_ln62" fromId="466" toId="227">
</dataflow>
<dataflow id="741" from="_ssdm_op_SpecLoopName" to="specloopname_ln62" fromId="379" toId="228">
</dataflow>
<dataflow id="743" from="empty_21" to="specloopname_ln62" fromId="742" toId="228">
</dataflow>
<dataflow id="744" from="empty_49" to="add" fromId="199" toId="229">
</dataflow>
<dataflow id="745" from="mul" to="add" fromId="223" toId="229">
</dataflow>
<dataflow id="746" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="231">
</dataflow>
<dataflow id="747" from="gmem_addr" to="empty_50" fromId="46" toId="231">
</dataflow>
<dataflow id="749" from="StgValue_748" to="empty_50" fromId="748" toId="231">
</dataflow>
<dataflow id="750" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="232">
</dataflow>
<dataflow id="751" from="gmem_addr" to="empty_50" fromId="46" toId="232">
</dataflow>
<dataflow id="752" from="StgValue_748" to="empty_50" fromId="748" toId="232">
</dataflow>
<dataflow id="753" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="233">
</dataflow>
<dataflow id="754" from="gmem_addr" to="empty_50" fromId="46" toId="233">
</dataflow>
<dataflow id="755" from="StgValue_748" to="empty_50" fromId="748" toId="233">
</dataflow>
<dataflow id="756" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="234">
</dataflow>
<dataflow id="757" from="gmem_addr" to="empty_50" fromId="46" toId="234">
</dataflow>
<dataflow id="758" from="StgValue_748" to="empty_50" fromId="748" toId="234">
</dataflow>
<dataflow id="759" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="235">
</dataflow>
<dataflow id="760" from="gmem_addr" to="empty_50" fromId="46" toId="235">
</dataflow>
<dataflow id="761" from="StgValue_748" to="empty_50" fromId="748" toId="235">
</dataflow>
<dataflow id="762" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="236">
</dataflow>
<dataflow id="763" from="gmem_addr" to="empty_50" fromId="46" toId="236">
</dataflow>
<dataflow id="764" from="StgValue_748" to="empty_50" fromId="748" toId="236">
</dataflow>
<dataflow id="765" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="237">
</dataflow>
<dataflow id="766" from="gmem_addr" to="empty_50" fromId="46" toId="237">
</dataflow>
<dataflow id="767" from="StgValue_748" to="empty_50" fromId="748" toId="237">
</dataflow>
<dataflow id="768" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_50" fromId="647" toId="238">
</dataflow>
<dataflow id="769" from="gmem_addr" to="empty_50" fromId="46" toId="238">
</dataflow>
<dataflow id="770" from="StgValue_748" to="empty_50" fromId="748" toId="238">
</dataflow>
<dataflow id="771" from="add_ln131" to="nout_1" fromId="242" toId="240">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="772" from="br_ln131" to="nout_1" fromId="248" toId="240">
<BackEdge/>
</dataflow>
<dataflow id="773" from="StgValue_561" to="nout_1" fromId="561" toId="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="774" from="br_ln131" to="nout_1" fromId="239" toId="240">
</dataflow>
<dataflow id="775" from="nout_1" to="icmp_ln131" fromId="240" toId="241">
</dataflow>
<dataflow id="776" from="StgValue_573" to="icmp_ln131" fromId="573" toId="241">
</dataflow>
<dataflow id="777" from="nout_1" to="add_ln131" fromId="240" toId="242">
</dataflow>
<dataflow id="778" from="StgValue_576" to="add_ln131" fromId="576" toId="242">
</dataflow>
<dataflow id="779" from="icmp_ln131" to="br_ln131" fromId="241" toId="243">
</dataflow>
<dataflow id="780" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln131" fromId="373" toId="245">
</dataflow>
<dataflow id="781" from="StgValue_580" to="speclooptripcount_ln131" fromId="580" toId="245">
</dataflow>
<dataflow id="782" from="StgValue_580" to="speclooptripcount_ln131" fromId="580" toId="245">
</dataflow>
<dataflow id="783" from="StgValue_580" to="speclooptripcount_ln131" fromId="580" toId="245">
</dataflow>
<dataflow id="784" from="_ssdm_op_SpecLoopName" to="specloopname_ln131" fromId="379" toId="246">
</dataflow>
<dataflow id="786" from="empty_26" to="specloopname_ln131" fromId="785" toId="246">
</dataflow>
<dataflow id="787" from="_ssdm_op_Read.m_axi.p1i32" to="empty_51" fromId="720" toId="247">
</dataflow>
<dataflow id="788" from="gmem_addr" to="empty_51" fromId="46" toId="247">
</dataflow>
<dataflow id="789" from="empty_53" to="empty_52" fromId="251" toId="249">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6015" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="790" from="br_ln0" to="empty_52" fromId="257" toId="249">
<BackEdge/>
</dataflow>
<dataflow id="792" from="StgValue_791" to="empty_52" fromId="791" toId="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="793" from="br_ln0" to="empty_52" fromId="244" toId="249">
</dataflow>
<dataflow id="794" from="empty_52" to="exitcond6015" fromId="249" toId="250">
</dataflow>
<dataflow id="796" from="StgValue_795" to="exitcond6015" fromId="795" toId="250">
</dataflow>
<dataflow id="797" from="empty_52" to="empty_53" fromId="249" toId="251">
</dataflow>
<dataflow id="799" from="StgValue_798" to="empty_53" fromId="798" toId="251">
</dataflow>
<dataflow id="800" from="exitcond6015" to="br_ln0" fromId="250" toId="252">
</dataflow>
<dataflow id="801" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="373" toId="253">
</dataflow>
<dataflow id="803" from="StgValue_802" to="speclooptripcount_ln0" fromId="802" toId="253">
</dataflow>
<dataflow id="804" from="StgValue_802" to="speclooptripcount_ln0" fromId="802" toId="253">
</dataflow>
<dataflow id="805" from="StgValue_802" to="speclooptripcount_ln0" fromId="802" toId="253">
</dataflow>
<dataflow id="806" from="empty_52" to="p_cast54" fromId="249" toId="254">
</dataflow>
<dataflow id="807" from="output_fm_buffer" to="output_fm_buffer_addr" fromId="317" toId="255">
</dataflow>
<dataflow id="808" from="StgValue_425" to="output_fm_buffer_addr" fromId="425" toId="255">
</dataflow>
<dataflow id="809" from="p_cast54" to="output_fm_buffer_addr" fromId="254" toId="255">
</dataflow>
<dataflow id="810" from="StgValue_428" to="store_ln0" fromId="428" toId="256">
</dataflow>
<dataflow id="811" from="output_fm_buffer_addr" to="store_ln0" fromId="255" toId="256">
</dataflow>
<dataflow id="812" from="icmp_ln32" to="StgValue_2" fromId="50" toId="2">
</dataflow>
<dataflow id="813" from="icmp_ln33" to="StgValue_3" fromId="60" toId="3">
</dataflow>
<dataflow id="814" from="exitcond4" to="StgValue_4" fromId="69" toId="4">
</dataflow>
<dataflow id="815" from="icmp_ln109" to="StgValue_5" fromId="90" toId="5">
</dataflow>
<dataflow id="816" from="icmp_ln110" to="StgValue_6" fromId="104" toId="6">
</dataflow>
<dataflow id="817" from="icmp_ln111" to="StgValue_7" fromId="125" toId="7">
</dataflow>
<dataflow id="818" from="icmp_ln47" to="StgValue_9" fromId="147" toId="9">
</dataflow>
<dataflow id="819" from="icmp_ln49" to="StgValue_10" fromId="168" toId="10">
</dataflow>
<dataflow id="820" from="icmp_ln50" to="StgValue_12" fromId="180" toId="12">
</dataflow>
<dataflow id="821" from="icmp_ln62" to="StgValue_20" fromId="212" toId="20">
</dataflow>
<dataflow id="822" from="icmp_ln131" to="StgValue_37" fromId="241" toId="37">
</dataflow>
<dataflow id="823" from="exitcond6015" to="StgValue_39" fromId="250" toId="39">
</dataflow>
</dataflows>


</stg>
