// Seed: 3458962437
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_4;
  logic id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd59,
    parameter id_13 = 32'd73,
    parameter id_16 = 32'd13,
    parameter id_6  = 32'd68
) (
    _id_1,
    id_2,
    id_3,
    id_4[1'h0 : id_13],
    id_5,
    _id_6[-1 : 1],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13[1'b0 : 1],
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire _id_16;
  output wire id_15;
  inout wire id_14;
  input logic [7:0] _id_13;
  output wire id_12;
  output wire id_11;
  inout uwire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout logic [7:0] _id_6;
  input wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  parameter id_19[id_6  -  id_1 : -  id_16] = 1 == 1;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_3
  );
  wire id_20;
  ;
  logic id_21;
  ;
  parameter id_22 = -1;
  assign id_10 = 1;
endmodule
