{
  "name": "platform",
  "type": "PLATFORM",
  "configuration": {
    "description": "",
    "xsa": "/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa",
    "xsaPathInPlatform": "platform/hw/design_1_wrapper.xsa",
    "emulationXsa": "",
    "emulationXsaPathInPlatform": "",
    "isCustomFSBL": false,
    "fsblPath": "",
    "pmufwElf": "",
    "flow": "EMBEDDED",
    "processorsMap": {
      "microblaze_0": "microblaze"
    },
    "supportedFamily": "fpga",
    "stdGenHookList": [
      {
        "key": "VITIS_SDT_REPO",
        "value": ""
      },
      {
        "key": "VITIS_SDT_BOARD_DTS",
        "value": ""
      },
      {
        "key": "VITIS_SDT_INCLUDE_DTS",
        "value": ""
      }
    ],
    "componentType": "PLATFORM",
    "domains": [
      {
        "name": "standalone_microblaze_0",
        "displayName": "standalone_microblaze_0",
        "processor": "microblaze_0",
        "cpuType": "microblaze",
        "cpuInstance": "microblaze_0",
        "os": "standalone",
        "appTemplate": "empty_application",
        "isBootDomain": false,
        "qemuData": "",
        "qemuArgsFile": "",
        "pmcQemuArgsFile": "",
        "isBSPGenReq": false
      }
    ],
    "emptyToolchainConfiguration": []
  }
}