// Seed: 1752914121
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  ;
  wire [-1 : -1] id_4;
  id_5(
      1
  );
  logic id_6;
  ;
  parameter id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply1 id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_19,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    input wire id_14,
    output wire id_15,
    input wire id_16,
    input supply1 id_17
);
  parameter id_20 = ~1;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_19
  );
endmodule
