

================================================================
== Vivado HLS Report for 'SIG0'
================================================================
* Date:           Sat Apr 10 18:02:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        opdp
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.755|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    224|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    239|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |select_ln51_4_fu_195_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln51_5_fu_274_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln51_6_fu_326_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln51_fu_143_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln202_1_fu_223_p2    |    xor   |      0|  0|  32|          32|          32|
    |xor_ln202_fu_217_p2      |    xor   |      0|  0|  32|          32|          32|
    |xor_ln207_fu_334_p2      |    xor   |      0|  0|  32|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 224|         100|         224|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0_phi_fu_73_p4  |  15|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  15|          3|   32|         96|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |     SIG0     | return value |
|ap_return  | out |   32| ap_ctrl_hs |     SIG0     | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
|rtl_key_r  |  in |   32|   ap_none  |   rtl_key_r  |    pointer   |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.75>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [sha256_impl.c:196]   --->   Operation 2 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%rtl_key_load = load i32* @rtl_key_r, align 4" [sha256_impl.c:198]   --->   Operation 3 'load' 'rtl_key_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rtl_key_load, i32 1)" [sha256_impl.c:200]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rtl_key_load, i32 6)" [sha256_impl.c:51->sha256_impl.c:202]   --->   Operation 5 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %1" [sha256_impl.c:200]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%trunc_ln53_5 = trunc i32 %x_read to i25" [sha256_impl.c:53->sha256_impl.c:202]   --->   Operation 7 'trunc' 'trunc_ln53_5' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %x_read, i32 25, i32 31)" [sha256_impl.c:53->sha256_impl.c:202]   --->   Operation 8 'partselect' 'lshr_ln' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln53_5, i7 %lshr_ln)" [sha256_impl.c:53->sha256_impl.c:202]   --->   Operation 9 'bitconcatenate' 'or_ln' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%lshr_ln7 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %x_read, i32 7, i32 31)" [sha256_impl.c:57->sha256_impl.c:202]   --->   Operation 10 'partselect' 'lshr_ln7' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%trunc_ln57_5 = trunc i32 %x_read to i7" [sha256_impl.c:57->sha256_impl.c:202]   --->   Operation 11 'trunc' 'trunc_ln57_5' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln57_5, i25 %lshr_ln7)" [sha256_impl.c:57->sha256_impl.c:202]   --->   Operation 12 'bitconcatenate' 'or_ln2' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_1)   --->   "%select_ln51 = select i1 %tmp_3, i32 %or_ln2, i32 %or_ln" [sha256_impl.c:51->sha256_impl.c:202]   --->   Operation 13 'select' 'select_ln51' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%trunc_ln53_6 = trunc i32 %x_read to i14" [sha256_impl.c:53->sha256_impl.c:202]   --->   Operation 14 'trunc' 'trunc_ln53_6' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%lshr_ln53_4 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %x_read, i32 14, i32 31)" [sha256_impl.c:53->sha256_impl.c:202]   --->   Operation 15 'partselect' 'lshr_ln53_4' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%or_ln53_4 = call i32 @_ssdm_op_BitConcatenate.i32.i14.i18(i14 %trunc_ln53_6, i18 %lshr_ln53_4)" [sha256_impl.c:53->sha256_impl.c:202]   --->   Operation 16 'bitconcatenate' 'or_ln53_4' <Predicate = (!tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%lshr_ln57_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %x_read, i32 18, i32 31)" [sha256_impl.c:57->sha256_impl.c:202]   --->   Operation 17 'partselect' 'lshr_ln57_4' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%trunc_ln57_6 = trunc i32 %x_read to i18" [sha256_impl.c:57->sha256_impl.c:202]   --->   Operation 18 'trunc' 'trunc_ln57_6' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%or_ln57_4 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln57_6, i14 %lshr_ln57_4)" [sha256_impl.c:57->sha256_impl.c:202]   --->   Operation 19 'bitconcatenate' 'or_ln57_4' <Predicate = (!tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%select_ln51_4 = select i1 %tmp_3, i32 %or_ln57_4, i32 %or_ln53_4" [sha256_impl.c:51->sha256_impl.c:202]   --->   Operation 20 'select' 'select_ln51_4' <Predicate = (!tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%lshr_ln8 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %x_read, i32 3, i32 31)" [sha256_impl.c:202]   --->   Operation 21 'partselect' 'lshr_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202)   --->   "%zext_ln202 = zext i29 %lshr_ln8 to i32" [sha256_impl.c:202]   --->   Operation 22 'zext' 'zext_ln202' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln202 = xor i32 %zext_ln202, %select_ln51_4" [sha256_impl.c:202]   --->   Operation 23 'xor' 'xor_ln202' <Predicate = (!tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln202_1 = xor i32 %xor_ln202, %select_ln51" [sha256_impl.c:202]   --->   Operation 24 'xor' 'xor_ln202_1' <Predicate = (!tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %3" [sha256_impl.c:202]   --->   Operation 25 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%trunc_ln53 = trunc i32 %x_read to i26" [sha256_impl.c:53->sha256_impl.c:207]   --->   Operation 26 'trunc' 'trunc_ln53' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%lshr_ln53_5 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %x_read, i32 26, i32 31)" [sha256_impl.c:53->sha256_impl.c:207]   --->   Operation 27 'partselect' 'lshr_ln53_5' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%or_ln53_5 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %trunc_ln53, i6 %lshr_ln53_5)" [sha256_impl.c:53->sha256_impl.c:207]   --->   Operation 28 'bitconcatenate' 'or_ln53_5' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%lshr_ln57_5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %x_read, i32 6, i32 31)" [sha256_impl.c:57->sha256_impl.c:207]   --->   Operation 29 'partselect' 'lshr_ln57_5' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%trunc_ln57 = trunc i32 %x_read to i6" [sha256_impl.c:57->sha256_impl.c:207]   --->   Operation 30 'trunc' 'trunc_ln57' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%or_ln57_5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln57, i26 %lshr_ln57_5)" [sha256_impl.c:57->sha256_impl.c:207]   --->   Operation 31 'bitconcatenate' 'or_ln57_5' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%select_ln51_5 = select i1 %tmp_3, i32 %or_ln57_5, i32 %or_ln53_5" [sha256_impl.c:51->sha256_impl.c:207]   --->   Operation 32 'select' 'select_ln51_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%trunc_ln53_4 = trunc i32 %x_read to i24" [sha256_impl.c:53->sha256_impl.c:207]   --->   Operation 33 'trunc' 'trunc_ln53_4' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%lshr_ln53_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_read, i32 24, i32 31)" [sha256_impl.c:53->sha256_impl.c:207]   --->   Operation 34 'partselect' 'lshr_ln53_6' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%or_ln53_6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln53_4, i8 %lshr_ln53_6)" [sha256_impl.c:53->sha256_impl.c:207]   --->   Operation 35 'bitconcatenate' 'or_ln53_6' <Predicate = (tmp & !tmp_3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%lshr_ln57_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_read, i32 8, i32 31)" [sha256_impl.c:57->sha256_impl.c:207]   --->   Operation 36 'partselect' 'lshr_ln57_6' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%trunc_ln57_4 = trunc i32 %x_read to i8" [sha256_impl.c:57->sha256_impl.c:207]   --->   Operation 37 'trunc' 'trunc_ln57_4' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%or_ln57_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %trunc_ln57_4, i24 %lshr_ln57_6)" [sha256_impl.c:57->sha256_impl.c:207]   --->   Operation 38 'bitconcatenate' 'or_ln57_6' <Predicate = (tmp & tmp_3)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207)   --->   "%select_ln51_6 = select i1 %tmp_3, i32 %or_ln57_6, i32 %or_ln53_6" [sha256_impl.c:51->sha256_impl.c:207]   --->   Operation 39 'select' 'select_ln51_6' <Predicate = (tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln207 = xor i32 %select_ln51_6, %select_ln51_5" [sha256_impl.c:207]   --->   Operation 40 'xor' 'xor_ln207' <Predicate = (tmp)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [sha256_impl.c:207]   --->   Operation 41 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0 = phi i32 [ %xor_ln202_1, %1 ], [ %xor_ln207, %2 ]" [sha256_impl.c:202]   --->   Operation 42 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "ret i32 %p_0" [sha256_impl.c:215]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rtl_key_r]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read        (read          ) [ 00]
rtl_key_load  (load          ) [ 00]
tmp           (bitselect     ) [ 01]
tmp_3         (bitselect     ) [ 01]
br_ln200      (br            ) [ 00]
trunc_ln53_5  (trunc         ) [ 00]
lshr_ln       (partselect    ) [ 00]
or_ln         (bitconcatenate) [ 00]
lshr_ln7      (partselect    ) [ 00]
trunc_ln57_5  (trunc         ) [ 00]
or_ln2        (bitconcatenate) [ 00]
select_ln51   (select        ) [ 00]
trunc_ln53_6  (trunc         ) [ 00]
lshr_ln53_4   (partselect    ) [ 00]
or_ln53_4     (bitconcatenate) [ 00]
lshr_ln57_4   (partselect    ) [ 00]
trunc_ln57_6  (trunc         ) [ 00]
or_ln57_4     (bitconcatenate) [ 00]
select_ln51_4 (select        ) [ 00]
lshr_ln8      (partselect    ) [ 00]
zext_ln202    (zext          ) [ 00]
xor_ln202     (xor           ) [ 00]
xor_ln202_1   (xor           ) [ 00]
br_ln202      (br            ) [ 00]
trunc_ln53    (trunc         ) [ 00]
lshr_ln53_5   (partselect    ) [ 00]
or_ln53_5     (bitconcatenate) [ 00]
lshr_ln57_5   (partselect    ) [ 00]
trunc_ln57    (trunc         ) [ 00]
or_ln57_5     (bitconcatenate) [ 00]
select_ln51_5 (select        ) [ 00]
trunc_ln53_4  (trunc         ) [ 00]
lshr_ln53_6   (partselect    ) [ 00]
or_ln53_6     (bitconcatenate) [ 00]
lshr_ln57_6   (partselect    ) [ 00]
trunc_ln57_4  (trunc         ) [ 00]
or_ln57_6     (bitconcatenate) [ 00]
select_ln51_6 (select        ) [ 00]
xor_ln207     (xor           ) [ 00]
br_ln207      (br            ) [ 00]
p_0           (phi           ) [ 00]
ret_ln215     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rtl_key_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rtl_key_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i14.i18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i26.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="p_0_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="p_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="rtl_key_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rtl_key_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_3_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln53_5_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_5/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="lshr_ln_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="0" index="3" bw="6" slack="0"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="or_ln_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="25" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="lshr_ln7_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="25" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="6" slack="0"/>
<pin id="126" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln57_5_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_5/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="or_ln2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="0" index="2" bw="25" slack="0"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln51_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln53_6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_6/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="lshr_ln53_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="18" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="6" slack="0"/>
<pin id="160" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="or_ln53_4_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="14" slack="0"/>
<pin id="168" dir="0" index="2" bw="18" slack="0"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_4/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="lshr_ln57_4_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="6" slack="0"/>
<pin id="178" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln57_4/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln57_6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_6/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln57_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="18" slack="0"/>
<pin id="190" dir="0" index="2" bw="14" slack="0"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_4/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln51_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_4/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lshr_ln8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="29" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="0" index="3" bw="6" slack="0"/>
<pin id="208" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln8/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln202_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="29" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln202_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln202/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln202_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln202_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln53_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln53_5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_5/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln53_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="26" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lshr_ln57_5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="26" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln57_5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln57_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln57_5_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="0" index="2" bw="26" slack="0"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_5/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln51_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_5/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln53_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53_4/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="lshr_ln53_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="6" slack="0"/>
<pin id="291" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln53_6/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln53_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="24" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53_6/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="lshr_ln57_6_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="24" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln57_6/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln57_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_4/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln57_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="24" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_6/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln51_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_6/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln207_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln207/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="79" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="102"><net_src comp="64" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="64" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="99" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="103" pin="4"/><net_sink comp="113" pin=2"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="64" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="134"><net_src comp="64" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="121" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="91" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="135" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="113" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="64" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="64" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="151" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="155" pin="4"/><net_sink comp="165" pin=2"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="64" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="64" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="173" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="91" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="187" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="165" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="64" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="195" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="143" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="233"><net_src comp="64" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="64" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="230" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="234" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="64" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="64" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="252" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="91" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="266" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="244" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="64" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="64" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="286" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="64" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="64" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="304" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="331"><net_src comp="91" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="318" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="296" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="274" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="2"/><net_sink comp="73" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rtl_key_r | {}
 - Input state : 
	Port: SIG0 : x | {1 }
	Port: SIG0 : rtl_key_r | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_3 : 1
		br_ln200 : 2
		or_ln : 1
		or_ln2 : 1
		select_ln51 : 2
		or_ln53_4 : 1
		or_ln57_4 : 1
		select_ln51_4 : 2
		zext_ln202 : 1
		xor_ln202 : 3
		xor_ln202_1 : 3
		or_ln53_5 : 1
		or_ln57_5 : 1
		select_ln51_5 : 2
		or_ln53_6 : 1
		or_ln57_6 : 1
		select_ln51_6 : 2
		xor_ln207 : 3
		p_0 : 3
		ret_ln215 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln51_fu_143  |    0    |    32   |
|  select  | select_ln51_4_fu_195 |    0    |    32   |
|          | select_ln51_5_fu_274 |    0    |    32   |
|          | select_ln51_6_fu_326 |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   xor_ln202_fu_217   |    0    |    32   |
|    xor   |  xor_ln202_1_fu_223  |    0    |    32   |
|          |   xor_ln207_fu_334   |    0    |    32   |
|----------|----------------------|---------|---------|
|   read   |   x_read_read_fu_64  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|       tmp_fu_83      |    0    |    0    |
|          |      tmp_3_fu_91     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln53_5_fu_99  |    0    |    0    |
|          |  trunc_ln57_5_fu_131 |    0    |    0    |
|          |  trunc_ln53_6_fu_151 |    0    |    0    |
|   trunc  |  trunc_ln57_6_fu_183 |    0    |    0    |
|          |   trunc_ln53_fu_230  |    0    |    0    |
|          |   trunc_ln57_fu_262  |    0    |    0    |
|          |  trunc_ln53_4_fu_282 |    0    |    0    |
|          |  trunc_ln57_4_fu_314 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    lshr_ln_fu_103    |    0    |    0    |
|          |    lshr_ln7_fu_121   |    0    |    0    |
|          |  lshr_ln53_4_fu_155  |    0    |    0    |
|          |  lshr_ln57_4_fu_173  |    0    |    0    |
|partselect|    lshr_ln8_fu_203   |    0    |    0    |
|          |  lshr_ln53_5_fu_234  |    0    |    0    |
|          |  lshr_ln57_5_fu_252  |    0    |    0    |
|          |  lshr_ln53_6_fu_286  |    0    |    0    |
|          |  lshr_ln57_6_fu_304  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     or_ln_fu_113     |    0    |    0    |
|          |     or_ln2_fu_135    |    0    |    0    |
|          |   or_ln53_4_fu_165   |    0    |    0    |
|bitconcatenate|   or_ln57_4_fu_187   |    0    |    0    |
|          |   or_ln53_5_fu_244   |    0    |    0    |
|          |   or_ln57_5_fu_266   |    0    |    0    |
|          |   or_ln53_6_fu_296   |    0    |    0    |
|          |   or_ln57_6_fu_318   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln202_fu_213  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   224   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|p_0_reg_70|   32   |
+----------+--------+
|   Total  |   32   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   224  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   224  |
+-----------+--------+--------+
