****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Tue May 23 19:19:06 2023
****************************************

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                   0.843
  Critical Path Slack:                    0.507
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.775
  Critical Path Slack:                   -0.425
  Total Negative Slack:                  -4.230
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                   3.034
  Critical Path Slack:                   -0.823
  Total Negative Slack:                 -11.430
  No. of Violating Paths:                    23
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.523
  Critical Path Slack:                   -0.738
  Total Negative Slack:                 -13.678
  No. of Violating Paths:                    39
  ---------------------------------------------

  Timing Path Group 'group_pclk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           13
  Critical Path Length:                   7.516
  Critical Path Slack:                    0.379
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sdram' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   3.446
  Critical Path Slack:                    0.097
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           40
  Critical Path Length:                   6.225
  Critical Path Slack:                    3.547
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'group_sys2x' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           14
  Critical Path Length:                   8.271
  Critical Path Slack:                   -5.987
  Total Negative Slack:                -349.091
  No. of Violating Paths:                   214
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3295
  Leaf Cell Count:                        48424
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              68088.555
  Total cell area:                   390720.500
  Design Area:                       458809.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           191958
  sequential_clock_pulse_width Count:       153
  max_capacitance Count:                      2
  min_capacitance Count:                     16
  sequential_clock_pulse_width Cost:     -5.293
  max_capacitance Cost:                -156.548
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                      -163.265
  ---------------------------------------------

1
