INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/three_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sources_1/new/seven_bit_subtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_bit_subtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/assignment_lab_2/assignment_lab_2.srcs/sim_1/new/subtr_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtr_sim
