\hypertarget{group___peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}{CAN}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}{USB}}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}{OPAMP1}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}{OPAMP1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}{SWPMI1}}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}{FIREWALL}}~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}{TSC}}~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}{DMA1\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}{DMA2\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}{CAN}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}{USB}}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}{OPAMP1}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}{OPAMP1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}{SWPMI1}}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}{FIREWALL}}~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}{TSC}}~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}{DMA1\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}{DMA2\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}{CAN}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}{USB}}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}{OPAMP1}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}{OPAMP1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}{SWPMI1}}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}{FIREWALL}}~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}{TSC}}~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}{DMA1\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}{DMA2\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}{CAN}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}{USB}}~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}{OPAMP1}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}{OPAMP1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}{SWPMI1}}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}{FIREWALL}}~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}{TSC}}~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}{DMA1\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}{DMA2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}{DMA2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}{DMA2\+\_\+\+CSELR}}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}\label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1\_COMMON}{ADC1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}\label{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN@{CAN}}
\index{CAN@{CAN}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN}{CAN}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define CAN~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}\label{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN@{CAN}}
\index{CAN@{CAN}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN}{CAN}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define CAN~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}\label{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN@{CAN}}
\index{CAN@{CAN}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN}{CAN}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define CAN~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}\label{group___peripheral__declaration_ga427a40e102258055c72607bf7b604549}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN@{CAN}}
\index{CAN@{CAN}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN}{CAN}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define CAN~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN1}{CAN1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP1}{COMP1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define COMP1~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP1}{COMP1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define COMP1~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP1}{COMP1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define COMP1~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP1}{COMP1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define COMP1~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\label{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\label{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\label{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\label{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP2}{COMP2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define COMP2~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP2}{COMP2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define COMP2~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP2}{COMP2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define COMP2~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP2}{COMP2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define COMP2~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}\label{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRS@{CRS}}
\index{CRS@{CRS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define CRS~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}\label{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRS@{CRS}}
\index{CRS@{CRS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define CRS~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}\label{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRS@{CRS}}
\index{CRS@{CRS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define CRS~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}\label{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRS@{CRS}}
\index{CRS@{CRS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define CRS~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC}{DAC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC1}{DAC1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}\label{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_CSELR@{DMA1\_CSELR}}
\index{DMA1\_CSELR@{DMA1\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_CSELR}{DMA1\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}\label{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_CSELR@{DMA1\_CSELR}}
\index{DMA1\_CSELR@{DMA1\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_CSELR}{DMA1\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}\label{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_CSELR@{DMA1\_CSELR}}
\index{DMA1\_CSELR@{DMA1\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_CSELR}{DMA1\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}\label{group___peripheral__declaration_gaa9aec23907042cb42f768c85709509b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_CSELR@{DMA1\_CSELR}}
\index{DMA1\_CSELR@{DMA1\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_CSELR}{DMA1\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0adeabd8f0e3c66b76f66bafe9a5f51f}{DMA1\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\label{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel6}{DMA2\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\label{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel6}{DMA2\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\label{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel6}{DMA2\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}\label{group___peripheral__declaration_ga74a1cc88faa12064831fb58fe3fd4fd3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel6@{DMA2\_Channel6}}
\index{DMA2\_Channel6@{DMA2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel6}{DMA2\_Channel6}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae8888e635a33f196f414145b0e2b858d}{DMA2\+\_\+\+Channel6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\label{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel7}{DMA2\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\label{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel7}{DMA2\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\label{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel7}{DMA2\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}\label{group___peripheral__declaration_gafe0f69ba23ce944272e7197490479ddb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel7@{DMA2\_Channel7}}
\index{DMA2\_Channel7@{DMA2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Channel7}{DMA2\_Channel7}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e48711c9b40cf50ac47b1e17c787807}{DMA2\+\_\+\+Channel7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}\label{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_CSELR@{DMA2\_CSELR}}
\index{DMA2\_CSELR@{DMA2\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_CSELR}{DMA2\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}\label{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_CSELR@{DMA2\_CSELR}}
\index{DMA2\_CSELR@{DMA2\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_CSELR}{DMA2\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}\label{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_CSELR@{DMA2\_CSELR}}
\index{DMA2\_CSELR@{DMA2\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_CSELR}{DMA2\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}\label{group___peripheral__declaration_gadf99f57b49d94e655c4ec26f649f853e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_CSELR@{DMA2\_CSELR}}
\index{DMA2\_CSELR@{DMA2\_CSELR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_CSELR}{DMA2\_CSELR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+CSELR~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}\label{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FIREWALL@{FIREWALL}}
\index{FIREWALL@{FIREWALL}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FIREWALL}{FIREWALL}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FIREWALL~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}\label{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FIREWALL@{FIREWALL}}
\index{FIREWALL@{FIREWALL}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FIREWALL}{FIREWALL}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FIREWALL~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}\label{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FIREWALL@{FIREWALL}}
\index{FIREWALL@{FIREWALL}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FIREWALL}{FIREWALL}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FIREWALL~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}\label{group___peripheral__declaration_ga2bcd2e998365ba34c48cb21bd92373e6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FIREWALL@{FIREWALL}}
\index{FIREWALL@{FIREWALL}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FIREWALL}{FIREWALL}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FIREWALL~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73cfb3af559849de4e1d7756dea474a0}{FIREWALL\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C3}{I2C3}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG}{IWDG}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define LPTIM2~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define LPTIM2~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define LPTIM2~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define LPTIM2~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPUART1}{LPUART1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPUART1}{LPUART1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPUART1}{LPUART1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPUART1}{LPUART1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP}{OPAMP}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define OPAMP~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP}{OPAMP}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define OPAMP~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP}{OPAMP}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define OPAMP~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP}{OPAMP}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define OPAMP~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1}{OPAMP1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define OPAMP1~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1}{OPAMP1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define OPAMP1~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1}{OPAMP1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define OPAMP1~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1}{OPAMP1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define OPAMP1~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}\label{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1\_COMMON@{OPAMP1\_COMMON}}
\index{OPAMP1\_COMMON@{OPAMP1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1\_COMMON}{OPAMP1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define OPAMP1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}\label{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1\_COMMON@{OPAMP1\_COMMON}}
\index{OPAMP1\_COMMON@{OPAMP1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1\_COMMON}{OPAMP1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define OPAMP1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}\label{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1\_COMMON@{OPAMP1\_COMMON}}
\index{OPAMP1\_COMMON@{OPAMP1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1\_COMMON}{OPAMP1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define OPAMP1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}\label{group___peripheral__declaration_ga29370a9a40d5ad6ad8a52d2ce3681480}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1\_COMMON@{OPAMP1\_COMMON}}
\index{OPAMP1\_COMMON@{OPAMP1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1\_COMMON}{OPAMP1\_COMMON}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define OPAMP1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RNG}{RNG}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1}{SAI1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}\label{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SWPMI1@{SWPMI1}}
\index{SWPMI1@{SWPMI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SWPMI1}{SWPMI1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SWPMI1~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}\label{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SWPMI1@{SWPMI1}}
\index{SWPMI1@{SWPMI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SWPMI1}{SWPMI1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SWPMI1~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}\label{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SWPMI1@{SWPMI1}}
\index{SWPMI1@{SWPMI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SWPMI1}{SWPMI1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SWPMI1~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}\label{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SWPMI1@{SWPMI1}}
\index{SWPMI1@{SWPMI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SWPMI1}{SWPMI1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SWPMI1~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM15}{TIM15}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM15}{TIM15}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM15}{TIM15}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM15}{TIM15}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM16}{TIM16}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM16}{TIM16}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM16}{TIM16}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM16}{TIM16}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}\label{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TSC@{TSC}}
\index{TSC@{TSC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TSC}{TSC}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define TSC~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}\label{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TSC@{TSC}}
\index{TSC@{TSC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TSC}{TSC}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define TSC~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}\label{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TSC@{TSC}}
\index{TSC@{TSC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TSC}{TSC}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define TSC~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}\label{group___peripheral__declaration_ga42ba4ed22c45ffcf7f1c3ede1c761894}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TSC@{TSC}}
\index{TSC@{TSC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TSC}{TSC}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define TSC~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2bba7a31caeacaacd433abb71781e0af}{TSC\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}\label{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB@{USB}}
\index{USB@{USB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB}{USB}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define USB~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}\label{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB@{USB}}
\index{USB@{USB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB}{USB}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define USB~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}\label{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB@{USB}}
\index{USB@{USB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB}{USB}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define USB~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}\label{group___peripheral__declaration_ga779bf099075a999d1074357fccbd466b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB@{USB}}
\index{USB@{USB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB}{USB}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define USB~((\mbox{\hyperlink{struct_u_s_b___type_def}{USB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6c4cbed4ddbb3ecd77de93fab2a2e04}{USB\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}

\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}

