--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 40114940 paths analyzed, 20240 endpoints analyzed, 156 failing endpoints
 156 timing errors detected. (156 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.878ns.
--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAL2), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_2 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.351ns (1.703 - 1.352)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_2 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y53.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<3>
                                                          CPU0/UA_PREG01/DOUT_2
    SLICE_X57Y54.A1         net (fanout=308)      1.085   CPU0/UA_PREG01/DOUT<2>
    SLICE_X57Y54.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.767ns (2.217ns logic, 8.550ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_11 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.798ns (Levels of Logic = 5)
  Clock Path Skew:      0.390ns (1.703 - 1.313)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_11 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X55Y53.DQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<11>
                                                          CPU0/UA_PREG01/DOUT_11
    SLICE_X57Y54.C1         net (fanout=265)      1.202   CPU0/UA_PREG01/DOUT<11>
    SLICE_X57Y54.COUT       Topcyc                0.423   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<2>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.798ns (2.131ns logic, 8.667ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_2 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.748ns (Levels of Logic = 5)
  Clock Path Skew:      0.351ns (1.703 - 1.352)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_2 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y53.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<3>
                                                          CPU0/UA_PREG01/DOUT_2
    SLICE_X57Y54.A1         net (fanout=308)      1.085   CPU0/UA_PREG01/DOUT<2>
    SLICE_X57Y54.COUT       Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL2      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.748ns (2.198ns logic, 8.550ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAL3), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_2 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.351ns (1.703 - 1.352)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_2 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y53.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<3>
                                                          CPU0/UA_PREG01/DOUT_2
    SLICE_X57Y54.A1         net (fanout=308)      1.085   CPU0/UA_PREG01/DOUT<2>
    SLICE_X57Y54.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL3      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.767ns (2.217ns logic, 8.550ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_11 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.798ns (Levels of Logic = 5)
  Clock Path Skew:      0.390ns (1.703 - 1.313)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_11 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X55Y53.DQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<11>
                                                          CPU0/UA_PREG01/DOUT_11
    SLICE_X57Y54.C1         net (fanout=265)      1.202   CPU0/UA_PREG01/DOUT<11>
    SLICE_X57Y54.COUT       Topcyc                0.423   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<2>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL3      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.798ns (2.131ns logic, 8.667ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_2 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.748ns (Levels of Logic = 5)
  Clock Path Skew:      0.351ns (1.703 - 1.352)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_2 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y53.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<3>
                                                          CPU0/UA_PREG01/DOUT_2
    SLICE_X57Y54.A1         net (fanout=308)      1.085   CPU0/UA_PREG01/DOUT<2>
    SLICE_X57Y54.COUT       Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAL3      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKL Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.748ns (2.198ns logic, 8.550ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y31.WEAU2), 472 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_2 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.355ns (1.707 - 1.352)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_2 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y53.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<3>
                                                          CPU0/UA_PREG01/DOUT_2
    SLICE_X57Y54.A1         net (fanout=308)      1.085   CPU0/UA_PREG01/DOUT<2>
    SLICE_X57Y54.COUT       Topcya                0.509   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAU2      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKU Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.767ns (2.217ns logic, 8.550ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_11 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.798ns (Levels of Logic = 5)
  Clock Path Skew:      0.394ns (1.707 - 1.313)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_11 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X55Y53.DQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<11>
                                                          CPU0/UA_PREG01/DOUT_11
    SLICE_X57Y54.C1         net (fanout=265)      1.202   CPU0/UA_PREG01/DOUT<11>
    SLICE_X57Y54.COUT       Topcyc                0.423   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<2>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAU2      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKU Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.798ns (2.131ns logic, 8.667ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_2 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.748ns (Levels of Logic = 5)
  Clock Path Skew:      0.355ns (1.707 - 1.352)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_2 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X58Y53.BQ         Tcko                  0.450   CPU0/UA_PREG01/DOUT<3>
                                                          CPU0/UA_PREG01/DOUT_2
    SLICE_X57Y54.A1         net (fanout=308)      1.085   CPU0/UA_PREG01/DOUT<2>
    SLICE_X57Y54.COUT       Topcya                0.490   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lutdi20
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_5
    SLICE_X57Y55.CIN        net (fanout=1)        0.000   uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>6
    SLICE_X57Y55.CMUX       Tcinc                 0.352   uMM/Mmux_DataDB_master_write2429
                                                          uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_4
    SLICE_X62Y55.A6         net (fanout=1)        0.443   uMM/selector_isInRangeOfSpecificPort_6_cmp_ge0001
    SLICE_X62Y55.A          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfSpecificPort_6_and0000
    SLICE_X62Y55.C2         net (fanout=4)        0.799   uMM/selector_isInRangeOfSpecificPort<6>
    SLICE_X62Y55.C          Tilo                  0.094   N958
                                                          uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X72Y86.C6         net (fanout=35)       1.809   uMM/selector_isInRangeOfAnyPort<6>
    SLICE_X72Y86.C          Tilo                  0.094   we
                                                          we_0_and00001
    RAMB36_X0Y31.WEAU2      net (fanout=1024)     4.414   we
    RAMB36_X0Y31.CLKARDCLKU Trcck_WEA             0.624   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.748ns (2.198ns logic, 8.550ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 (SLICE_X53Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2c_interface/fifo_rd_en_i (FF)
  Destination:          i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.173ns (1.302 - 1.129)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2c_interface/fifo_rd_en_i to i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y99.AQ      Tcko                  0.414   i2c_interface/fifo_rd_en_i
                                                       i2c_interface/fifo_rd_en_i
    SLICE_X53Y100.A5     net (fanout=24)       0.367   i2c_interface/fifo_rd_en_i
    SLICE_X53Y100.CLK    Tah         (-Th)     0.197   i2c_interface/fifo_valid_i
                                                       i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1_mux00011
                                                       i2c_interface/input_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.217ns logic, 0.367ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_28 (SLICE_X48Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_28 (FF)
  Destination:          CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (1.297 - 1.275)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_28 to CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y39.AQ      Tcko                  0.414   CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT<31>
                                                       CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_28
    SLICE_X48Y40.AX      net (fanout=1)        0.263   CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT<28>
    SLICE_X48Y40.CLK     Tckdi       (-Th)     0.236   CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT<31>
                                                       CPU0/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_28
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.178ns logic, 0.263ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X71Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3 (FF)
  Destination:          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (1.358 - 1.170)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3 to AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.414   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3
                                                       AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3
    SLICE_X71Y101.AX     net (fanout=1)        0.436   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d3
    SLICE_X71Y101.CLK    Tckdi       (-Th)     0.229   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.185ns logic, 0.436ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X3Y18.REGCLKARDRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y2.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     10.878ns|            0|          156|            0|     40114940|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     10.878ns|            0|          156|            0|     40114940|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     10.878ns|          N/A|          156|            0|     40114940|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |   10.498|    5.439|    4.605|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 156  Score: 18186  (Setup/Max: 18186, Hold: 0)

Constraints cover 40114940 paths, 0 nets, and 34906 connections

Design statistics:
   Minimum period:  10.878ns{1}   (Maximum frequency:  91.929MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  3 13:32:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



