

================================================================
== Vitis HLS Report for 'count_appearances_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.254 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5125|     5125|  25.625 us|  25.625 us|  5125|  5125|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |     5123|     5123|         9|          5|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    154|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     104|    222|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |count_1_fu_173_p2                 |         +|   0|  0|  23|          16|           1|
    |i_5_fu_139_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_133_p2               |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln39_fu_148_p2               |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  68|          49|          26|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  31|          6|    1|          6|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_count_load_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_i             |   9|          2|   11|         22|
    |appearances_address0           |  14|          3|    8|         24|
    |bytes_blk_n                    |   9|          2|    1|          2|
    |count_fu_66                    |  14|          3|   16|         48|
    |grp_load_fu_111_p1             |  14|          3|   16|         48|
    |i_2_fu_62                      |   9|          2|   11|         22|
    |prev_fu_58                     |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 154|         33|   92|        228|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |count_1_reg_246              |  16|   0|   16|          0|
    |count_fu_66                  |  16|   0|   16|          0|
    |current_reg_241              |  16|   0|   16|          0|
    |i_2_fu_62                    |  11|   0|   11|          0|
    |i_5_reg_214                  |  11|   0|   11|          0|
    |icmp_ln36_reg_210            |   1|   0|    1|          0|
    |icmp_ln39_reg_232            |   1|   0|    1|          0|
    |prev_1_reg_226               |   8|   0|    8|          0|
    |prev_2_reg_219               |   8|   0|    8|          0|
    |prev_fu_58                   |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 104|   0|  104|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|appearances_full_n    |   in|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|appearances_write     |  out|    1|  ap_ctrl_hs|  count_appearances_Pipeline_VITIS_LOOP_36_2|  return value|
|bytes_dout            |   in|    8|     ap_fifo|                                       bytes|       pointer|
|bytes_num_data_valid  |   in|    2|     ap_fifo|                                       bytes|       pointer|
|bytes_fifo_cap        |   in|    2|     ap_fifo|                                       bytes|       pointer|
|bytes_empty_n         |   in|    1|     ap_fifo|                                       bytes|       pointer|
|bytes_read            |  out|    1|     ap_fifo|                                       bytes|       pointer|
|appearances_address0  |  out|    8|    mem_fifo|                                 appearances|         array|
|appearances_ce0       |  out|    1|    mem_fifo|                                 appearances|         array|
|appearances_we0       |  out|    1|    mem_fifo|                                 appearances|         array|
|appearances_d0        |  out|   16|    mem_fifo|                                 appearances|         array|
|appearances_q0        |   in|   16|    mem_fifo|                                 appearances|         array|
|count_out             |  out|   16|      ap_vld|                                   count_out|       pointer|
|count_out_ap_vld      |  out|    1|      ap_vld|                                   count_out|       pointer|
|prev_out              |  out|    8|      ap_vld|                                    prev_out|       pointer|
|prev_out_ap_vld       |  out|    1|      ap_vld|                                    prev_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------+--------------+

