blk_mem_gen_4.v,verilog,xil_defaultlib,../../../../../../Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
