

================================================================
== Vitis HLS Report for 'doitgenTriple_Pipeline_loop_2'
================================================================
* Date:           Sun Jun 23 03:28:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1292|     1292|  6.460 us|  6.460 us|  1292|  1292|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     1290|     1290|        21|          5|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      32|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     186|    -|
|Register             |        -|     -|      415|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      415|     314|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_113_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln36_fu_107_p2  |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_b_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    8|         16|
    |b_fu_44                           |   9|          2|   32|         64|
    |grp_fu_80_p0                      |  14|          3|   32|         96|
    |grp_fu_80_p1                      |  14|          3|   32|         96|
    |grp_fu_85_p0                      |  14|          3|   32|         96|
    |grp_fu_85_p1                      |  14|          3|   32|         96|
    |i_fu_40                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 186|         40|  216|        564|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln43_reg_170                  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |b_fu_44                           |  32|   0|   32|          0|
    |c_reg_191                         |  32|   0|   32|          0|
    |e_reg_196                         |  32|   0|   32|          0|
    |i_fu_40                           |   8|   0|    8|          0|
    |icmp_ln36_reg_166                 |   1|   0|    1|          0|
    |q_reg_185                         |  32|   0|   32|          0|
    |reg_89                            |  32|   0|   32|          0|
    |sum_load_reg_180                  |  32|   0|   32|          0|
    |add_ln43_reg_170                  |  64|  32|    8|          0|
    |icmp_ln36_reg_166                 |  64|  32|    1|          0|
    |q_reg_185                         |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 415|  96|  264|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_din0    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_din1    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_opcode  |  out|    2|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_dout0   |   in|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_ce      |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_din0    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_din1    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_dout0   |   in|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_ce      |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|empty               |   in|   32|     ap_none|                          empty|        scalar|
|sum_address0        |  out|    8|   ap_memory|                            sum|         array|
|sum_ce0             |  out|    1|   ap_memory|                            sum|         array|
|sum_q0              |   in|   32|   ap_memory|                            sum|         array|
|A_address0          |  out|    8|   ap_memory|                              A|         array|
|A_ce0               |  out|    1|   ap_memory|                              A|         array|
|A_we0               |  out|    1|   ap_memory|                              A|         array|
|A_d0                |  out|   32|   ap_memory|                              A|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 5, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:38]   --->   Operation 25 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 28 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln38 = store i32 %tmp, i32 %b" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:38]   --->   Operation 29 'store' 'store_ln38' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%store_ln36 = store i8 0, i8 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 30 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc36"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:43]   --->   Operation 32 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.87ns)   --->   "%icmp_ln36 = icmp_eq  i8 %i_1, i8 255" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 33 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln43 = add i8 %i_1, i8 1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:43]   --->   Operation 34 'add' 'add_ln43' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc36.split, void %for.end38.exitStub" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 35 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %i_1" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 36 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln36" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:37]   --->   Operation 37 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%sum_load = load i8 %sum_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:37]   --->   Operation 38 'load' 'sum_load' <Predicate = (!icmp_ln36)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 39 [1/1] (0.46ns)   --->   "%store_ln36 = store i8 %add_ln43, i8 %i" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 39 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 40 [1/2] (1.29ns)   --->   "%sum_load = load i8 %sum_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:37]   --->   Operation 40 'load' 'sum_load' <Predicate = (!icmp_ln36)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%q = bitcast i32 %sum_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:37]   --->   Operation 41 'bitcast' 'q' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (2.78ns)   --->   "%c = fmul i32 %q, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:39]   --->   Operation 42 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 43 [3/4] (2.78ns)   --->   "%c = fmul i32 %q, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:39]   --->   Operation 43 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 44 [2/4] (2.78ns)   --->   "%c = fmul i32 %q, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:39]   --->   Operation 44 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 45 [1/4] (2.78ns)   --->   "%c = fmul i32 %q, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:39]   --->   Operation 45 'fmul' 'c' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 46 [5/5] (3.57ns)   --->   "%d = fadd i32 %c, i32 0.5" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:40]   --->   Operation 46 'fadd' 'd' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 47 [4/5] (3.57ns)   --->   "%d = fadd i32 %c, i32 0.5" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:40]   --->   Operation 47 'fadd' 'd' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 48 [3/5] (3.57ns)   --->   "%d = fadd i32 %c, i32 0.5" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:40]   --->   Operation 48 'fadd' 'd' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 49 [2/5] (3.57ns)   --->   "%d = fadd i32 %c, i32 0.5" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:40]   --->   Operation 49 'fadd' 'd' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 50 [1/5] (3.57ns)   --->   "%d = fadd i32 %c, i32 0.5" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:40]   --->   Operation 50 'fadd' 'd' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 51 [4/4] (2.78ns)   --->   "%e = fmul i32 %d, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:41]   --->   Operation 51 'fmul' 'e' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.78>
ST_13 : Operation 52 [3/4] (2.78ns)   --->   "%e = fmul i32 %d, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:41]   --->   Operation 52 'fmul' 'e' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 53 [2/4] (2.78ns)   --->   "%e = fmul i32 %d, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:41]   --->   Operation 53 'fmul' 'e' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 54 [1/4] (2.78ns)   --->   "%e = fmul i32 %d, i32 %q" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:41]   --->   Operation 54 'fmul' 'e' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%b_load = load i32 %b" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:42]   --->   Operation 55 'load' 'b_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [5/5] (3.57ns)   --->   "%f = fadd i32 %e, i32 %b_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:42]   --->   Operation 56 'fadd' 'f' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 57 [4/5] (3.57ns)   --->   "%f = fadd i32 %e, i32 %b_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:42]   --->   Operation 57 'fadd' 'f' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 58 [3/5] (3.57ns)   --->   "%f = fadd i32 %e, i32 %b_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:42]   --->   Operation 58 'fadd' 'f' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 59 [2/5] (3.57ns)   --->   "%f = fadd i32 %e, i32 %b_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:42]   --->   Operation 59 'fadd' 'f' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 60 [1/5] (3.57ns)   --->   "%f = fadd i32 %e, i32 %b_load" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:42]   --->   Operation 60 'fadd' 'f' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 61 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 63 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %add_ln43" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:43]   --->   Operation 64 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %f" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:43]   --->   Operation 65 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln43" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:43]   --->   Operation 66 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln43 = store i32 %bitcast_ln43, i8 %A_addr" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:43]   --->   Operation 67 'store' 'store_ln43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln38 = store i32 %f, i32 %b" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:38]   --->   Operation 68 'store' 'store_ln38' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc36" [HLS-benchmarks/C-Slow/doitgenTriple/doitgenTriple.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000000000000000]
b                      (alloca           ) [ 0111111111111111111111]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
tmp                    (read             ) [ 0000000000000000000000]
store_ln38             (store            ) [ 0000000000000000000000]
store_ln36             (store            ) [ 0000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000]
i_1                    (load             ) [ 0000000000000000000000]
icmp_ln36              (icmp             ) [ 0111111111111111100000]
add_ln43               (add              ) [ 0111111111111111111111]
br_ln36                (br               ) [ 0000000000000000000000]
zext_ln36              (zext             ) [ 0000000000000000000000]
sum_addr               (getelementptr    ) [ 0010000000000000000000]
store_ln36             (store            ) [ 0000000000000000000000]
sum_load               (load             ) [ 0001000000000000000000]
q                      (bitcast          ) [ 0111111111111111000000]
c                      (fmul             ) [ 0111110111110000000000]
d                      (fadd             ) [ 0011110000001111000000]
e                      (fmul             ) [ 0111110000000000111110]
b_load                 (load             ) [ 0011110000000000011110]
f                      (fadd             ) [ 0100000000000000000001]
specpipeline_ln36      (specpipeline     ) [ 0000000000000000000000]
speclooptripcount_ln36 (speclooptripcount) [ 0000000000000000000000]
specloopname_ln36      (specloopname     ) [ 0000000000000000000000]
zext_ln43              (zext             ) [ 0000000000000000000000]
bitcast_ln43           (bitcast          ) [ 0000000000000000000000]
A_addr                 (getelementptr    ) [ 0000000000000000000000]
store_ln43             (store            ) [ 0000000000000000000000]
store_ln38             (store            ) [ 0000000000000000000000]
br_ln36                (br               ) [ 0000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="b_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/21 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln43_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/21 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d/7 f/16 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="c/3 e/12 "/>
</bind>
</comp>

<comp id="89" class="1005" name="reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d f "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln38_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln36_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_1_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln36_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln43_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln36_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln36_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="q_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="q/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="15"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/16 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln43_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="20"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/21 "/>
</bind>
</comp>

<comp id="142" class="1004" name="bitcast_ln43_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43/21 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln38_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="20"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/21 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="159" class="1005" name="b_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln36_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="170" class="1005" name="add_ln43_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="20"/>
<pin id="172" dir="1" index="1" bw="8" slack="20"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="175" class="1005" name="sum_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="1"/>
<pin id="177" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="sum_load_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="185" class="1005" name="q_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="191" class="1005" name="c_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="196" class="1005" name="e_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="201" class="1005" name="b_load_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="98"><net_src comp="48" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="104" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="128"><net_src comp="113" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="129" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="145"><net_src comp="89" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="151"><net_src comp="89" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="40" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="162"><net_src comp="44" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="169"><net_src comp="107" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="113" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="178"><net_src comp="54" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="183"><net_src comp="61" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="188"><net_src comp="129" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="194"><net_src comp="85" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="199"><net_src comp="85" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="204"><net_src comp="134" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum | {}
	Port: A | {21 }
 - Input state : 
	Port: doitgenTriple_Pipeline_loop_2 : empty | {1 }
	Port: doitgenTriple_Pipeline_loop_2 : sum | {1 2 }
	Port: doitgenTriple_Pipeline_loop_2 : A | {}
  - Chain level:
	State 1
		store_ln36 : 1
		i_1 : 1
		icmp_ln36 : 2
		add_ln43 : 2
		br_ln36 : 3
		zext_ln36 : 2
		sum_addr : 3
		sum_load : 4
		store_ln36 : 3
	State 2
	State 3
		c : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		f : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		A_addr : 1
		store_ln43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |   DSP   |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fadd   |     grp_fu_80    |    2    |   205   |   219   |
|----------|------------------|---------|---------|---------|
|   fmul   |     grp_fu_85    |    3    |   143   |    78   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln36_fu_107 |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|    add   |  add_ln43_fu_113 |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|   read   |  tmp_read_fu_48  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln36_fu_119 |    0    |    0    |    0    |
|          | zext_ln43_fu_138 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    5    |   348   |   327   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln43_reg_170|    8   |
|  b_load_reg_201 |   32   |
|    b_reg_159    |   32   |
|    c_reg_191    |   32   |
|    e_reg_196    |   32   |
|    i_reg_152    |    8   |
|icmp_ln36_reg_166|    1   |
|    q_reg_185    |   32   |
|      reg_89     |   32   |
| sum_addr_reg_175|    8   |
| sum_load_reg_180|   32   |
+-----------------+--------+
|      Total      |   249  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_80    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_80    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_85    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_85    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   336  || 2.38429 ||    55   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   327  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   55   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   597  |   382  |
+-----------+--------+--------+--------+--------+
