/*
    This file was generated automatically by Alchitry Labs 2.0.24-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module x_bit_left_shifter #(
        parameter SHIFT = 4'h8
    ) (
        input wire [31:0] a,
        input wire shift,
        input wire pad,
        output reg [31:0] out
    );
    logic [4:0] R_2ee61823_i;
    logic [5:0] RR_2ee61823_i;
    logic [4:0] R_5cab451f_i;
    logic [5:0] RR_5cab451f_i;
    logic [4:0] R_66e22997_i;
    logic [5:0] RR_66e22997_i;
    logic [31:0] M_mux_2_s0;
    logic [31:0][1:0] M_mux_2_in;
    logic [31:0] M_mux_2_out;
    
    genvar idx_0_1784181771;
    
    generate
        for (idx_0_1784181771 = 0; idx_0_1784181771 < 32; idx_0_1784181771 = idx_0_1784181771 + 1) begin: forLoop_idx_0_1784181771
            mux_2 mux_2 (
                .s0(M_mux_2_s0[idx_0_1784181771]),
                .in(M_mux_2_in[idx_0_1784181771]),
                .out(M_mux_2_out[idx_0_1784181771])
            );
        end
    endgenerate
    
    
    logic [31:0] shifted_bits;
    always @* begin
        for (RR_2ee61823_i = 0; RR_2ee61823_i < 6'h20; RR_2ee61823_i = RR_2ee61823_i + 1) begin
      R_2ee61823_i = (0) + RR_2ee61823_i * (1);
            if (R_2ee61823_i >= SHIFT) begin
                shifted_bits[R_2ee61823_i] = a[R_2ee61823_i - SHIFT];
            end else begin
                shifted_bits[R_2ee61823_i] = pad;
            end
        end
        for (RR_5cab451f_i = 0; RR_5cab451f_i < 6'h20; RR_5cab451f_i = RR_5cab451f_i + 1) begin
      R_5cab451f_i = (0) + RR_5cab451f_i * (1);
            M_mux_2_in[R_5cab451f_i][1'h0] = a[R_5cab451f_i];
            M_mux_2_in[R_5cab451f_i][1'h1] = shifted_bits[R_5cab451f_i];
            M_mux_2_s0[R_5cab451f_i] = shift;
        end
        for (RR_66e22997_i = 0; RR_66e22997_i < 6'h20; RR_66e22997_i = RR_66e22997_i + 1) begin
      R_66e22997_i = (0) + RR_66e22997_i * (1);
            out[R_66e22997_i] = M_mux_2_out[R_66e22997_i];
        end
    end
    
    
endmodule