// Seed: 2074163933
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    input logic id_10
);
  assign id_4 = 1;
  logic id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  wor id_11;
  type_17(
      1'h0, id_2, id_0, 1
  );
  logic id_12;
  initial begin
    id_8 <= id_10;
  end
  logic id_13;
  logic id_14;
  always @(id_3 or posedge 1) id_6 = id_11[1] != id_14;
  logic id_15;
endmodule
