Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'PCIn' might have multiple concurrent drivers [C:/Users/ASUS/project_1/project_1.srcs/sources_1/new/main_tb.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.load
Compiling module xil_defaultlib.store
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_tb_behav
