// Seed: 1190101831
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wand module_0
    , id_13,
    output tri  id_6,
    output tri0 id_7,
    output tri0 id_8,
    input  tri  id_9,
    output wire id_10,
    input  tri  id_11
);
  wire id_14;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output wor id_2,
    output wand id_3,
    input wire id_4
    , id_22,
    output wand id_5,
    input wire id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply0 id_12
    , id_23,
    input tri0 id_13,
    output wire id_14,
    output tri id_15,
    input wor id_16,
    input tri1 id_17,
    input wor id_18,
    output supply0 id_19,
    output supply0 id_20
    , id_24
);
  wire  id_25;
  logic id_26;
  ;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_4,
      id_5,
      id_8,
      id_18,
      id_20,
      id_0,
      id_15,
      id_9,
      id_10,
      id_18
  );
  assign modCall_1.id_3 = 0;
endmodule
