ACTEL. 2007. ProASIC Flash-based FPGA data sheet. http://www.actel.com
Black Jr., W. C. and Das, B. 2000. Programmable logic using giant-magneto-resistance and spin-dependent tunneling devices. J. Appl. Phys. 87, 9, 6674--6679.
Brinkman, W. F., Dynes, R. C., and Rowell, J. M. 1970. Tunneling conductance of asymmetrical barriers. J. Appl. Phys. 41, 1915--1921.
Stephen D. Brown , Robert J. Francis , Jonathan Rose , Zvonko G. Vranesic, Field-programmable gate arrays, Kluwer Academic Publishers, Norwell, MA, 1992
Paul Chow , Jonathan Rose , Soon Ong Seo , Kevin Chung , Gerard Páez-Monzón , Immanuel Rahardja, The design of an SRAM-based field-programmable gate array—part I: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.191-197, June 1999[doi>10.1109/92.766746]
Curd, D. 2006. Power consumption in 65nm FPGA. White paper Virtex-5 FPGAs, 4--5. http://www.xilinx.com/support/documentation/white_papers/wp246.pdf
Devolder, T., Meftah, A., Ito, K., Katine, J. A., Crozat, P., and Chappert, C. 2005. Ultra-fast magnetization reversal in magnetic nano-pillars by spin polarized current. J. Magn. Mater. 286, 77--83.
Durlam, M., Naji, P., Omair, A., Deherrera, M., Calder, J., Slaughter, J. M., Engel, B., Rizzo, N., Grynkewich, G., et al. 2002. A low power 1mb MRAM based on 1T1MTJ bit cell integrated with Copper Interconnects. In Proceedings of the VLSI Symposium. ACM, New York, 158--161.
W. J. Gallagher , S. S. P. Parkin, Development of the magnetic tunnel junction MRAM at IBM: from first junctions to a 16-Mb MRAM demonstrator chip, IBM Journal of Research and Development, v.50 n.1, p.5-23, January 2006[doi>10.1147/rd.501.0005]
Hayakawa, J., Ikeda, S., Lee, Y., Sasaki, R., Meguro, T., Matsukura, F., Takahashi, H., and Ohno, H. 2005. Current-driven magnetization switching in CoFeB/MgO/CoFeB magnetic tunnel junction. Jpn. J. Appl. Phys. 44, 1267--1270.
Hosomi, M., Yamagishi, H., Yamamoto, T., Bessho, K., Higo, Y., Yamane, K., Yamada, H., Shoji, M., Hachino, H., and Fukumoto, C. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'05). IEEE, Los Alamitos, CA, 473--476.
Houssameddine, D., Ebels, U., Delaët, B., Rodmacq, B., Firastrau, I., Ponthenier, F., Brunet, M., Thirion, C., Michel, J-P., et al. 2007. Spin-torque oscillator using a perpendicular polarizer and a planar free layer. Nat. Mater. 6, 447--453.
Itrs. 2007. International technology roadmap for semiconductors. Process integration, devices and structures, 24--25. http://www.itrs.net/Links/2007ITRS/2007_Chapters/2007_PIDS.pdf
Jeong, W. C. 2005. Highly scalable MRAM using field assisted current induced switching. In Proceedings of the Symposium on VLSI Technology. IEEE, Los Alamitos, CA, 184--185.
Kawahara, K., Takemura, R., Miura, K., Hayakawa, J., Ikeda, S., Lee, Y., Sasaki, R., Goto, Y., Ito, K., et al. 2007. 2mb spin-transfer torque RAM (SPRAM) with bit-by-bit bidirectional current write and parallelizing-direction current read. In Proceedings of the International Solid-State Circuits Conference. IEEE, Los Alamitos, CA, 480--482.
Kaptanoglu Sinan Atel Corporation. 2007. Power and a new class of future FPGA architectures. In Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE, Los Alamitos, CA.
Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003[doi>10.1109/MC.2003.1250885]
Lee, Y. M., Hayakawa, J., Ikeda, S., Matsukura, F., and Ohno, H. 2007. Effect of electrode composition on the tunnel Magneto Resistance of pseudo-spin-valve magnetic tunnel junction with a MgO tunnel barrier. Appl. Phys. Lett. 90, 21, 212507.
Prejbeanu, I. L., Kula, K., Ounadjela, K., Sousa, R. C., Redon, O., Dieny, B., and Nozieres, J-P. 2004. Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions. IEEE Trans. Mag. 2625--2627.
Redon, O., Kerekes, M., Sousa, R., Prejbeanu, L., Sibuet, H., Ponthennier, F., Persico, A., and Nozières, J. P. 2005. Thermo assisted MRAM for low-power applications. In Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD'05). IEEE, Los Alamitos, CA, 113--114.
Sakimura, N., Sugibayashi, T., Nebashi, R., and Kasai, N. 2008. Nonvolatile magnetic flip-flop for standby-power-free SoCs. In Proceedings of the Custom Integrated Circuits Conference (IEEE-CICC). IEEE, Los Alamitos, CA, 21--24.
Slonczewski, J. C. 1996. Current-driven excitation of magnetic multi-layers. J. Magn. Magn. Mater. 159, 1.1--1.7.
STMicroelectronics. 2007. CMOS. 90nm design platform., version 4.X. http://www.st.com/stonline/products/technologies/soc/90plat.htm
J. Z. Sun, Spin angular momentum transfer in current-perpendicular nanomagnetic junctions, IBM Journal of Research and Development, v.50 n.1, p.81-100, January 2006[doi>10.1147/rd.501.0081]
Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature Magneto Resistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions. Nat. Mater. 868--871.
Wolf, S., Awschalom, D., Buhrman, R., Daughton, J., Von Molnar, S., Roukes, M., Chtchelkanova, A., and Treger, M. 2001. Spintronics: A spin-based electronics vision for the future: Magnetism and materials. Science. 1488--1495.
Zhao, W., Belhaire, E., Javerliac, V., Chappert, C., and Dieny, B. 2006a. Evaluation of a non-volatile FPGA based on MRAM technology. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. IEEE, Los Alamitos, CA, 17--21.
Zhao, W., Belhaire, E., Javerliac, V., Mistral, Q., Nicolle, E., Chappert, C., and Dieny, B. 2006b. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid magnetic-CMOS design. In Proceedings of the IEEE International Behavioral Modeling and Simulation Conference (IEEE-BMAS). IEEE, Los Alamitos, CA, 40--44.
Zhao, W., Belhaire, E., Dieny, B., Prenat, G., and Chappert, C. 2007. TAS-MRAM based non-volatile FPGA logic circuit. In Proceedings of the IEEE International Conference on Field-Programmable Technology (IEEE-ICFPT). IEEE, Los Alamitos, CA, 153--161.
Zhao, W., Belhaire, E., Chappert, C., Jacquet, F., and Mazoyer, P. 2008. New non-volatile logic based on Spin-MTJ.. Phys. Status Solidi A 205, 6, 1373--1377.
Zhao, W., Belhaire, E., Chappert, C., Jacquet, F., and Mazoyer, P. 2009a. Power and area optimization for runtime reconfiguration SOPC based on MRAM. IEEE Trans. Magn. 45, 2, 776--780.
Weisheng Zhao , Eric Belhaire , Claude Chappert , Bernard Dieny , Guillaume Prenat, TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.2, p.1-19, June 2009[doi>10.1145/1534916.1534918]
