verilog xil_defaultlib --include "../../../../project_newadderintegrator.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_newadderintegrator.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_newadderintegrator.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ipshared/5fa3/src/myAdder8bit.v" \
"../../../bd/design_1/ipshared/5fa3/hdl/myipAdder8bit_v1_0_S01_AXI.v" \
"../../../bd/design_1/ipshared/5fa3/hdl/myipAdder8bit_v1_0.v" \
"../../../bd/design_1/ip/design_1_myipAdder8bit_0_0/sim/design_1_myipAdder8bit_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
