`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Author: Viggo Wozniak
//
// Create Date: 10/03/2024 11:36:49 AM
// Module Name: memorystage
// Project Name: riscvpipelined
// Description: All logic contained within the memory pipeline stage.
// 
// Dependencies: flop (flop.v), reduce (reduce.v)
// Additional Comments: 
//            Input sources: Execute stage, Hazard control unit
//            Output destinations: Writeback stage pipeline register, Hazard control unit
//                      
//
//////////////////////////////////////////////////////////////////////////////////


module Wstage(

    );
endmodule
