// Seed: 921716883
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    output uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  specify
    (id_10 => id_11) = 1;
    specparam id_12 = id_7 + id_6;
    (id_13 *> id_14) = 1;
  endspecify
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6
);
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  tri id_21 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5,
      id_6,
      id_0
  );
  assign modCall_1.id_8 = 0;
endmodule
