
<html><head><title>Using Real Number Modeling in SystemVerilog</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669019" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Using Real Number Modeling in SystemVerilog" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal,Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Real Number Modeling, User-Defined Nettypes, Wreal/Real Nets, Real Number Modeling," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669019" />
<meta name="NextFile" content="Specifying_Built-In_SystemVerilog_Nettypes.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SystemVerilog_Real_Number_Modeling.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Using Real Number Modeling in SystemVerilog" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog_Real_Number_Modeling">SystemVerilog_Real_Number_Mode ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Specifying_Built-In_SystemVerilog_Nettypes.html" title="Specifying_Built-In_SystemVerilog_Nettypes">Specifying_Built-In_SystemVeri ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Using Real Number Modeling in SystemVerilog</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="UsingRealNumberModelinginSystemVerilog-1074976"></span><span class="confluence-anchor-link" id="UsingRealNumberModelinginSystemVerilog-rnm_modeling"></span><span class="inline-comment-marker" data-ref="d058b4e6-2527-4bb1-a357-dad43d460778">You</span> can enable real number modeling in SystemVerilog designs using one of the following:</p>
<ul><li>Built-in nettypes with real data type and built-in resolution functions, equivalent to the wreal resolution functions</li><li><span style="">User-defined nettype (UDN) and resolution function</span></li></ul>
<p>To declare a nettype use the keyword&#160;<code>nettype</code>, and include a data type and optionally a resolution function. It can carry one or more values over a single net. A real value can be used to communicate voltage, current and other values between design blocks.&#160;You can also define a user-defined type (UDT), user-defined nettype (UDN), and user-defined resolution function (UDR).</p>
<h4 id="UsingRealNumberModelinginSystemVerilog-Syntax:">Syntax:</h4>

<p><code>nettype UDT UDN [ with UDR ];</code></p>

<p>Where,</p>
<ul><li><code>UDT</code><span>&#160;</span>is the datatype</li><li><code>UDN</code><span>&#160;</span>is the nettype identified</li><li><code>UDR</code><span>&#160;</span>is the resolution function</li></ul>
<p>UDNs are SystemVerilog structures with a defined resolution function. Nets are used for structural connections and allow for the resolution of multiple drivers. Nets have a single, resolved value based on one or more drivers.&#160;Nettypes can only be driven through a continuous assignment, where each assignment represents a driver on the net.&#160;A nettype construct can carry one or more values over a single net. A real value can be used to communicate voltage, current, and other quantities between design blocks.</p>

<p>Resolution functions are used to determine the final value of a nettype. The return value of a resolution&#160;function is the nettype&#8217;s datatype. It is called whenever there is a change on one or more drivers to a&#160;net. Nettypes that are defined to only have a single driver do not need to be defined with a resolution function.&#160;However, a nettype with a resolution function that has only one driver can still call that resolution function when a driver changes. Also, you can use a resolution function with a single-driver nettype. The resolution function can be used to define monitoring functionality and debug operations on the net.</p>
<h5 id="UsingRealNumberModelinginSystemVerilog-RelatedTopics">Related Topics</h5><ul><li><a href="Specifying_Built-In_SystemVerilog_Nettypes.html">Specifying Built-In SystemVerilog Nettypes</a></li><li><a href="Specifying_User-Defined_Nettype_and_Resolution_Function.html">Specifying User-Defined Nettype and Resolution Function</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SystemVerilog_Real_Number_Modeling.html" id="prev" title="SystemVerilog_Real_Number_Modeling">SystemVerilog_Real_Number_Mode ...</a></em></b><b><em><a href="Specifying_Built-In_SystemVerilog_Nettypes.html" id="nex" title="Specifying_Built-In_SystemVerilog_Nettypes">Specifying_Built-In_SystemVeri ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>