{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701658866608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701658866608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 22:01:06 2023 " "Processing started: Sun Dec  3 22:01:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701658866608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658866608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658866608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701658867180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701658867181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/finalcodes/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../finalcodes/top.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/player.v 2 2 " "Found 2 design units, including 2 entities, in source file /ut/ud2/ece241/finalcodes/player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877588 ""} { "Info" "ISGN_ENTITY_NAME" "2 player_control " "Found entity 2: player_control" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/memory.v 4 4 " "Found 4 design units, including 4 entities, in source file /ut/ud2/ece241/finalcodes/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877590 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_control " "Found entity 2: ram_control" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877590 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_datapath " "Found entity 3: ram_datapath" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877590 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM " "Found entity 4: RAM" {  } { { "../finalcodes/memory.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877590 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(153) " "Verilog HDL information at keyboard.v(153): always construct contains both blocking and non-blocking assignments" {  } { { "../finalcodes/keyboard.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701658877592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/keyboard.v 2 2 " "Found 2 design units, including 2 entities, in source file /ut/ud2/ece241/finalcodes/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "../finalcodes/keyboard.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877592 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyboard_inner_driver " "Found entity 2: keyboard_inner_driver" {  } { { "../finalcodes/keyboard.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /ut/ud2/ece241/finalcodes/hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "../finalcodes/hex.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ut/ud2/ece241/finalcodes/audio.v 2 2 " "Found 2 design units, including 2 entities, in source file /ut/ud2/ece241/finalcodes/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_player " "Found entity 1: audio_player" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877595 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_memory " "Found entity 2: audio_memory" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658877595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701658877633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_inst " "Elaborating entity \"player\" for hierarchy \"player:player_inst\"" {  } { { "../finalcodes/top.v" "player_inst" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_control player:player_inst\|player_control:control " "Elaborating entity \"player_control\" for hierarchy \"player:player_inst\|player_control:control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877637 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(52) " "Verilog HDL Case Statement information at player.v(52): all case item expressions in this case statement are onehot" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 player.v(73) " "Verilog HDL assignment warning at player.v(73): truncated value with size 32 to match size of target (4)" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 player.v(74) " "Verilog HDL assignment warning at player.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(72) " "Verilog HDL Case Statement information at player.v(72): all case item expressions in this case statement are onehot" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ld player.v(38) " "Output port \"ld\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p player.v(38) " "Output port \"p\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ps player.v(38) " "Output port \"ps\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pn player.v(38) " "Output port \"pn\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pp player.v(38) " "Output port \"pp\" at player.v(38) has no driver" {  } { { "../finalcodes/player.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701658877638 "|top|player:player_inst|player_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_press_driver keyboard_press_driver:keyboard_driver " "Elaborating entity \"keyboard_press_driver\" for hierarchy \"keyboard_press_driver:keyboard_driver\"" {  } { { "../finalcodes/top.v" "keyboard_driver" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_inner_driver keyboard_press_driver:keyboard_driver\|keyboard_inner_driver:kbd " "Elaborating entity \"keyboard_inner_driver\" for hierarchy \"keyboard_press_driver:keyboard_driver\|keyboard_inner_driver:kbd\"" {  } { { "../finalcodes/keyboard.v" "kbd" { Text "D:/UT/UD2/ECE241/finalcodes/keyboard.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_player audio_player:audio_player_inst " "Elaborating entity \"audio_player\" for hierarchy \"audio_player:audio_player_inst\"" {  } { { "../finalcodes/top.v" "audio_player_inst" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 audio.v(23) " "Verilog HDL assignment warning at audio.v(23): truncated value with size 32 to match size of target (10)" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701658877644 "|top|audio_player:audio_player_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory audio_player:audio_player_inst\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"audio_player:audio_player_inst\|memory:mem\"" {  } { { "../finalcodes/audio.v" "mem" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_memory audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem " "Elaborating entity \"audio_memory\" for hierarchy \"audio_player:audio_player_inst\|memory:mem\|audio_memory:audio_mem\"" {  } { { "../finalcodes/memory.v" "audio_mem" { Text "D:/UT/UD2/ECE241/finalcodes/memory.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877662 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 audio.v(42) " "Verilog HDL warning at audio.v(42): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701658877667 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 audio.v(39) " "Net \"rom.data_a\" at audio.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701658877680 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 audio.v(39) " "Net \"rom.waddr_a\" at audio.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701658877680 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 audio.v(39) " "Net \"rom.we_a\" at audio.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "../finalcodes/audio.v" "" { Text "D:/UT/UD2/ECE241/finalcodes/audio.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701658877680 "|top|audio_player:audio_player_inst|memory:mem|audio_memory:audio_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:hex_display " "Elaborating entity \"hex\" for hierarchy \"hex:hex_display\"" {  } { { "../finalcodes/top.v" "hex_display" { Text "D:/UT/UD2/ECE241/finalcodes/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877688 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ld1 control " "Port \"ld1\" does not exist in macrofunction \"control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877711 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "p1 control " "Port \"p1\" does not exist in macrofunction \"control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877711 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pn1 control " "Port \"pn1\" does not exist in macrofunction \"control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877711 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pp1 control " "Port \"pp1\" does not exist in macrofunction \"control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877711 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "ps1 control " "Port \"ps1\" does not exist in macrofunction \"control\"" {  } { { "../finalcodes/player.v" "control" { Text "D:/UT/UD2/ECE241/finalcodes/player.v" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658877711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701658877720 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UT/UD2/ECE241/Final/output_files/toplevel.map.smsg " "Generated suppressed messages file D:/UT/UD2/ECE241/Final/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877749 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701658877799 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec  3 22:01:17 2023 " "Processing ended: Sun Dec  3 22:01:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701658877799 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701658877799 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701658877799 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658877799 ""}
