// Seed: 1206909305
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  initial id_1 = #1 id_1;
  module_2(
      id_2, id_2, id_2
  );
endmodule
module module_1 ();
  specify
    (id_1 => id_2) = 1;
    (posedge id_3 => (id_4 +: id_1)) = (id_2, 1 ^ 1  : id_1 == 1  : 1);
    specparam id_5 = id_1;
  endspecify module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
