`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 17:09:06 CST (May  4 2021 09:09:06 UTC)

module DC_Filter_LtiLLs32_4(in1, out1);
  input [31:0] in1;
  output out1;
  wire [31:0] in1;
  wire out1;
  wire gt_19_105_n_0, gt_19_105_n_1, gt_19_105_n_2, gt_19_105_n_3,
       gt_19_105_n_4, gt_19_105_n_5, gt_19_105_n_6, gt_19_105_n_7;
  wire gt_19_105_n_8, gt_19_105_n_9, gt_19_105_n_10;
  NAND2BX1 gt_19_105_g575(.AN (in1[31]), .B (gt_19_105_n_10), .Y
       (out1));
  NAND3BXL gt_19_105_g576(.AN (gt_19_105_n_9), .B (gt_19_105_n_5), .C
       (gt_19_105_n_2), .Y (gt_19_105_n_10));
  NAND4XL gt_19_105_g577(.A (gt_19_105_n_4), .B (gt_19_105_n_1), .C
       (gt_19_105_n_7), .D (gt_19_105_n_8), .Y (gt_19_105_n_9));
  OAI31X1 gt_19_105_g578(.A0 (gt_19_105_n_6), .A1 (in1[3]), .A2
       (in1[2]), .B0 (in1[8]), .Y (gt_19_105_n_8));
  NOR4X1 gt_19_105_g579(.A (in1[11]), .B (in1[10]), .C (in1[9]), .D
       (gt_19_105_n_3), .Y (gt_19_105_n_7));
  NAND2BX1 gt_19_105_g580(.AN (in1[1]), .B (gt_19_105_n_0), .Y
       (gt_19_105_n_6));
  NOR4X1 gt_19_105_g581(.A (in1[31]), .B (in1[30]), .C (in1[29]), .D
       (in1[28]), .Y (gt_19_105_n_5));
  NOR4X1 gt_19_105_g582(.A (in1[23]), .B (in1[22]), .C (in1[21]), .D
       (in1[20]), .Y (gt_19_105_n_4));
  OR4X1 gt_19_105_g583(.A (in1[15]), .B (in1[14]), .C (in1[13]), .D
       (in1[12]), .Y (gt_19_105_n_3));
  NOR4X1 gt_19_105_g584(.A (in1[27]), .B (in1[26]), .C (in1[25]), .D
       (in1[24]), .Y (gt_19_105_n_2));
  NOR4X1 gt_19_105_g585(.A (in1[19]), .B (in1[18]), .C (in1[17]), .D
       (in1[16]), .Y (gt_19_105_n_1));
  NOR4X1 gt_19_105_g586(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D
       (in1[4]), .Y (gt_19_105_n_0));
endmodule


