                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2022.1.0.52.3
Mapped on: Fri Mar  3 10:21:05 2023

Design Information
------------------

Command line:   map -i NRFICE04_impl_1_syn.udb -pdc E:/verilog/NRFICE04/pins.pdc
     -o NRFICE04_impl_1_map.udb -mp NRFICE04_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 150 out of  5280 (3%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           412 out of  5280 (8%)
      Number of logic LUT4s:             347
      Number of inserted feedthru LUT4s:  51
      Number of replicated LUT4s:          4
      Number of ripple logic:              5 (10 LUT4s)
   Number of IO sites used:   20 out of 39 (51%)
      Number of IO sites used for general PIO: 20
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 20 out of 36 (56%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 20 out of 39 (51%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             1 out of 30 (3%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clock_in_c: 134 loads, 134 rising, 0 falling (Driver: Port clock_in)
      Net ramCLK: 18 loads, 18 rising, 0 falling (Driver: Pin spi.ramCLKReg/Q)
   Number of Clock Enables:  6
      Net spi.readMode_N_101: 16 loads, 16 SLICEs
      Net ramCLKEn: 2 loads, 0 SLICEs
      Net ramWriteEn: 1 loads, 0 SLICEs
      Net spi.readMode_N_107: 16 loads, 16 SLICEs
      Net spi.readMode_N_104: 16 loads, 16 SLICEs
      Net ebr.lscc_ram_dq_inst.mem_main.inst0.PRIM_MODE.xADDR[0].xDATA[0].no_mem
     _file.mem0.iCE40UP.t_wr_en_i_N_17: 1 loads, 0 SLICEs
   Number of LSRs:  1
      Pin reset_in: 134 loads, 134 SLICEs (Net: reset_in_c)
   Top 10 highest fanout non-clock nets:

                                    Page 1





Design Summary (cont)
---------------------
      Net reset_in_c: 150 loads
      Net spi.readMode_N_95: 34 loads
      Net spi.n1448: 31 loads
      Net spiStateBits[2]: 31 loads
      Net spiStateBits[1]: 26 loads
      Net spiStateBits[4]: 24 loads
      Net spi.readMode_N_82: 21 loads
      Net spiStateBits[0]: 21 loads
      Net spiStateBits[10]: 21 loads
      Net spiStateBits[3]: 20 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| pwm_out             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spimiso             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiState[4]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiState[3]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiState[2]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiState[1]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiState[0]         | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dbgledr             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dbgledg             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dbgledb             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiDebug4[4]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiDebug4[3]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiDebug4[2]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiDebug4[1]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| spiDebug4[0]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clock_in            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset_in            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spicsn              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spiclk              | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| spimosi             | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

ASIC Components
---------------

Instance Name: ebr/lscc_ram_dq_inst/mem_main/inst0/PRIM_MODE.xADDR[0].xDATA[0].n
     o_mem_file.mem0/iCE40UP.sp4k
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 19
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 62 MB


























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
