{"vcs1":{"timestamp_begin":1731422043.643536232, "rt":2.14, "ut":1.03, "st":0.28}}
{"vcselab":{"timestamp_begin":1731422045.860731063, "rt":1.60, "ut":0.32, "st":0.15}}
{"link":{"timestamp_begin":1731422047.526608842, "rt":0.44, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731422043.070048612}
{"VCS_COMP_START_TIME": 1731422043.070048612}
{"VCS_COMP_END_TIME": 1731422050.986457791}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 335640}}
{"stitch_vcselab": {"peak_mem": 231596}}
