-------------------------------------------------------------------------------
-- --
-- University of Cape Town, Electrical Engineering Department--
-- --
-------------------------------------------------------------------------------
--
-- unit name: s2 sum ram module testbench (s2_sub_ram_tb.vhd)
--
-- author: Nathan Boyles (nathan.boyles@hotmail.com)
--
-- date: $Date: 22/06/2019: $:
--
-- version: $Rev: 0.1: $:
--
-- description: <file content, behaviour, purpose, special usage notes...>
-- <further description>
--
-- dependencies: <entity name>, ...
--
-- references: <reference one>
-- <reference two> ...
--
-- modified by: $Author:: $:
--
-------------------------------------------------------------------------------
-- last changes: <date> <initials> <log>
-- <extended description>
-------------------------------------------------------------------------------
-- TODO: <next thing to do>
-- <another thing to do>
--

library ieee;
use ieee.std_logic_1164.all;
use std.textio.all;
use ieee.std_logic_textio.all;
use work.sig_defs_pkg.all;
use work.util_pkg.all;
use work.var_defs_pkg.all;

entity s2_sub_ram_tb is
end entity s2_sub_ram_tb;

architecture main of s2_sub_ram_tb is

	--================================================================
	--Signal Declaration
	--================================================================
	
	signal s_clk_i: std_logic;
	signal s_reset_n_i: std_logic:='0';
	signal s_s2_sub_ramI_i: t_s2_sub_ramI;
	signal s_s2_sub_ramO_i: t_s2_sub_ramO;
	signal s_s3_busy_o: std_logic;
	signal s_clockrunning: boolean;

	
	constant c_settling_time: time :=2 ns;
	
	--===============================================================
	--Component Declaration
	--===============================================================
	
	component s2_sub_ram is
	port(clk_i: in std_logic;
	  reset_n_i: in std_logic;
	  s3_busy_o: out std_logic;
	  s2_sub_ramI: in t_s2_sub_ramI;
	  s2_sub_ramO: out t_s2_sub_ramO
	);
	end component;
	
	begin
	
	clk_240(s_clk_i,s_clockrunning,145);
	--===============================================================
	--Component Instantiation
	--===============================================================
	
	UUT: s2_sub_ram
	port map(clk_i=>s_clk_i,
				reset_n_i=>s_reset_n_i,
				s3_busy_o=>s_s3_busy_o,
				s2_sub_ramI=>s_s2_sub_ramI_i,
				s2_sub_ramO=>s_s2_sub_ramO_i);
				
	input_s2_sub_ram: process is
		file f_s2_sub_ram_i: text;
		variable l_s2_sub_ram_i: line;
		variable v_s12_data_v_i: std_logic;
		variable v_s2_sub_ram_data_7_h_i,v_s2_sub_ram_data_7_l_i,v_s2_sub_ram_data_6_h_i,
					v_s2_sub_ram_data_6_l_i,v_s2_sub_ram_data_5_h_i,v_s2_sub_ram_data_5_l_i,
					v_s2_sub_ram_data_4_h_i,v_s2_sub_ram_data_4_l_i,v_s2_sub_ram_data_3_h_i,
					v_s2_sub_ram_data_3_l_i,v_s2_sub_ram_data_2_h_i,v_s2_sub_ram_data_2_l_i,
					v_s2_sub_ram_data_1_h_i,v_s2_sub_ram_data_1_l_i,v_s2_sub_ram_data_0_h_i,
					v_s2_sub_ram_data_0_l_i: std_logic_vector(63 downto 0);
					
	
	begin
	file_open(f_s2_sub_ram_i,"C:\Users\natha\Desktop\Mercury\Code\mid_cru_proto\input_files\s2_sub_ram\s2_sub_ram_td.txt",read_mode);
	
	while not endfile(f_s2_sub_ram_i) loop
	
		readline(f_s2_sub_ram_i, l_s2_sub_ram_i);
		read(l_s2_sub_ram_i,v_s12_data_v_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_7_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_7_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_6_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_6_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_5_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_5_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_4_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_4_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_3_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_3_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_2_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_2_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_1_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_1_l_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_0_h_i);
		read(l_s2_sub_ram_i, v_s2_sub_ram_data_0_l_i);
		
		wait until rising_edge(s_clk_i);
		
		s_s2_sub_ramI_i.s12_data_v_i<=v_s12_data_v_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_7_h_i<=v_s2_sub_ram_data_7_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_7_l_i<=v_s2_sub_ram_data_7_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_6_h_i<=v_s2_sub_ram_data_6_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_6_l_i<=v_s2_sub_ram_data_6_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_5_h_i<=v_s2_sub_ram_data_5_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_5_l_i<=v_s2_sub_ram_data_5_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_4_h_i<=v_s2_sub_ram_data_4_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_4_l_i<=v_s2_sub_ram_data_4_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_3_h_i<=v_s2_sub_ram_data_3_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_3_l_i<=v_s2_sub_ram_data_3_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_2_h_i<=v_s2_sub_ram_data_2_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_2_l_i<=v_s2_sub_ram_data_2_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_1_h_i<=v_s2_sub_ram_data_1_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_1_l_i<=v_s2_sub_ram_data_1_l_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_0_h_i<=v_s2_sub_ram_data_0_h_i;
		s_s2_sub_ramI_i.s2_sub_ram_data_0_l_i<=v_s2_sub_ram_data_0_l_i;
	end loop;
	file_close(f_s2_sub_ram_i);
	end process input_s2_sub_ram;
	
	output_s2_sub_ram: process
	
	file f_s2_sub_ram_o: text open write_mode is "C:\Users\natha\Desktop\Mercury\Code\mid_cru_proto\output_files\s2_sub_ram\s2_sub_ram_td.txt";
	variable l_s2_sub_ram_o: line;
	variable v_s23_data_v_o: std_logic;
	variable s2_data_o: std_logic_vector(63 downto 0);
	variable time_when: time;
	
	begin
		--strobe the signals 
		wait until rising_edge(s_clk_i);
		wait for c_settling_time;
		
		write(l_s2_sub_ram_o, now, left, 10);
		write(l_s2_sub_ram_o, s_s2_sub_ramO_i.s23_data_v_o, right, 5);
		write(l_s2_sub_ram_o, s_s2_sub_ramO_i.s2_data_o, right, 70);
		
		writeline(f_s2_sub_ram_o, l_s2_sub_ram_o);
	end process output_s2_sub_ram;
		
	
--	s2:process is
--	begin
--		wait until rising_edge(s_clk_i);
--		if s_s2_sub_ramO_i.s2_sub_ram_sync_o='1' then
--			s_gbt_s2_busy_i<='1';
--		end if;
--	end process;

	
--		

end main;