// Seed: 982585281
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    output uwire id_5,
    output tri1 id_6
    , id_9,
    input supply1 id_7
);
  assign id_9 = id_4;
  wire id_10;
  id_11(
      .id_0(id_3), .id_1(id_10), .id_2(id_3), .id_3(1), .id_4(id_1)
  );
  wire id_12;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4
);
  id_6(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(1)
  ); module_0(
      id_3, id_4, id_2, id_1, id_2, id_3, id_3, id_4
  );
endmodule
