{
  "module_name": "camcc-sm8450.c",
  "hash_id": "07373f75e2c2159071216e9eda96d73565e14890f764f798f982941f558de876",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/camcc-sm8450.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sm8450-camcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_IFACE,\n\tDT_BI_TCXO,\n\tDT_BI_TCXO_AO,\n\tDT_SLEEP_CLK\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_CAM_CC_PLL0_OUT_EVEN,\n\tP_CAM_CC_PLL0_OUT_MAIN,\n\tP_CAM_CC_PLL0_OUT_ODD,\n\tP_CAM_CC_PLL1_OUT_EVEN,\n\tP_CAM_CC_PLL2_OUT_EVEN,\n\tP_CAM_CC_PLL2_OUT_MAIN,\n\tP_CAM_CC_PLL3_OUT_EVEN,\n\tP_CAM_CC_PLL4_OUT_EVEN,\n\tP_CAM_CC_PLL5_OUT_EVEN,\n\tP_CAM_CC_PLL6_OUT_EVEN,\n\tP_CAM_CC_PLL7_OUT_EVEN,\n\tP_CAM_CC_PLL8_OUT_EVEN,\n\tP_SLEEP_CLK,\n};\n\nstatic const struct pll_vco lucid_evo_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic const struct pll_vco rivian_evo_vco[] = {\n\t{ 864000000, 1056000000, 0 },\n};\n\nstatic const struct clk_parent_data pll_parent_data_tcxo = { .index = DT_BI_TCXO };\n\nstatic const struct alpha_pll_config cam_cc_pll0_config = {\n\t.l = 0x3e,\n\t.alpha = 0x8000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00008400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll0\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll0_out_odd[] = {\n\t{ 0x2, 3 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll0_out_odd = {\n\t.offset = 0x0,\n\t.post_div_shift = 14,\n\t.post_div_table = post_div_table_cam_cc_pll0_out_odd,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll0_out_odd),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll0_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll1_config = {\n\t.l = 0x25,\n\t.alpha = 0xeaaa,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll1\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll1_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll1_out_even = {\n\t.offset = 0x1000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll1_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll1_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll2_config = {\n\t.l = 0x32,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x90008820,\n\t.config_ctl_hi_val = 0x00890263,\n\t.config_ctl_hi1_val = 0x00000217,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll2 = {\n\t.offset = 0x2000,\n\t.vco_table = rivian_evo_vco,\n\t.num_vco = ARRAY_SIZE(rivian_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_RIVIAN_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll2\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_rivian_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll3_config = {\n\t.l = 0x2d,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll3 = {\n\t.offset = 0x3000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll3\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll3_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll3_out_even = {\n\t.offset = 0x3000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll3_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll3_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll3_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll4_config = {\n\t.l = 0x2d,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll4 = {\n\t.offset = 0x4000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll4\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll4_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll4_out_even = {\n\t.offset = 0x4000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll4_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll4_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll4_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll5_config = {\n\t.l = 0x2d,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll5 = {\n\t.offset = 0x5000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll5\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll5_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll5_out_even = {\n\t.offset = 0x5000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll5_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll5_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll5_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll5.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll6_config = {\n\t.l = 0x2d,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll6 = {\n\t.offset = 0x6000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll6\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll6_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll6_out_even = {\n\t.offset = 0x6000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll6_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll6_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll6_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll6.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll7_config = {\n\t.l = 0x2d,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll7 = {\n\t.offset = 0x7000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll7\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll7_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll7_out_even = {\n\t.offset = 0x7000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll7_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll7_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll7_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll7.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll8_config = {\n\t.l = 0x32,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00182261,\n\t.config_ctl_hi1_val = 0x32aa299c,\n\t.user_ctl_val = 0x00000400,\n\t.user_ctl_hi_val = 0x00000805,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll8 = {\n\t.offset = 0x8000,\n\t.vco_table = lucid_evo_vco,\n\t.num_vco = ARRAY_SIZE(lucid_evo_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_pll8\",\n\t\t\t.parent_data = &pll_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll8_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll8_out_even = {\n\t.offset = 0x8000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_cam_cc_pll8_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll8_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_pll8_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&cam_cc_pll8.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic const struct parent_map cam_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 2 },\n\t{ P_CAM_CC_PLL0_OUT_ODD, 3 },\n\t{ P_CAM_CC_PLL8_OUT_EVEN, 5 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n\t{ .hw = &cam_cc_pll0_out_even.clkr.hw },\n\t{ .hw = &cam_cc_pll0_out_odd.clkr.hw },\n\t{ .hw = &cam_cc_pll8_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL2_OUT_EVEN, 3 },\n\t{ P_CAM_CC_PLL2_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll2.clkr.hw },\n\t{ .hw = &cam_cc_pll2.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL3_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll3_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL4_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll4_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL5_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll5_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL1_OUT_EVEN, 4 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL6_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll6_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL7_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_7[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &cam_cc_pll7_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_8[] = {\n\t{ P_SLEEP_CLK, 0 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_8[] = {\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map cam_cc_parent_map_9[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_9_ao[] = {\n\t{ .index = DT_BI_TCXO_AO, .name = \"bi_tcxo_ao\" },\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_bps_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_CAM_CC_PLL0_OUT_ODD, 2, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\tF(480000000, P_CAM_CC_PLL8_OUT_EVEN, 1, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_bps_clk_src = {\n\t.cmd_rcgr = 0x10050,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_bps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_bps_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_camnoc_axi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_camnoc_axi_clk_src = {\n\t.cmd_rcgr = 0x13194,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_camnoc_axi_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_camnoc_axi_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_cci_0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_CAM_CC_PLL0_OUT_EVEN, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_cci_0_clk_src = {\n\t.cmd_rcgr = 0x1312c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cci_0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_cci_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_cci_1_clk_src = {\n\t.cmd_rcgr = 0x13148,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cci_0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_cci_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_cphy_rx_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(480000000, P_CAM_CC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_cphy_rx_clk_src = {\n\t.cmd_rcgr = 0x1104c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_cphy_rx_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_csi0phytimer_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x150e0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csi0phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x15104,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csi1phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x15124,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csi2phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi3phytimer_clk_src = {\n\t.cmd_rcgr = 0x1514c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csi3phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi4phytimer_clk_src = {\n\t.cmd_rcgr = 0x1516c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csi4phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi5phytimer_clk_src = {\n\t.cmd_rcgr = 0x1518c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csi5phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_csid_clk_src[] = {\n\tF(400000000, P_CAM_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\tF(480000000, P_CAM_CC_PLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_csid_clk_src = {\n\t.cmd_rcgr = 0x13174,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csid_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_fast_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_CAM_CC_PLL0_OUT_EVEN, 6, 0, 0),\n\tF(200000000, P_CAM_CC_PLL0_OUT_EVEN, 3, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_fast_ahb_clk_src = {\n\t.cmd_rcgr = 0x10018,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_fast_ahb_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_fast_ahb_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_icp_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\tF(480000000, P_CAM_CC_PLL8_OUT_EVEN, 1, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_icp_clk_src = {\n\t.cmd_rcgr = 0x13108,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_icp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_icp_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(432000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\tF(594000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\tF(675000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\tF(727000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_0_clk_src = {\n\t.cmd_rcgr = 0x11018,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_2,\n\t.freq_tbl = ftbl_cam_cc_ife_0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_ife_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_1_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(432000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\tF(594000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\tF(675000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\tF(727000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_1_clk_src = {\n\t.cmd_rcgr = 0x12018,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_3,\n\t.freq_tbl = ftbl_cam_cc_ife_1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_ife_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_2_clk_src[] = {\n\tF(432000000, P_CAM_CC_PLL5_OUT_EVEN, 1, 0, 0),\n\tF(594000000, P_CAM_CC_PLL5_OUT_EVEN, 1, 0, 0),\n\tF(675000000, P_CAM_CC_PLL5_OUT_EVEN, 1, 0, 0),\n\tF(727000000, P_CAM_CC_PLL5_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_2_clk_src = {\n\t.cmd_rcgr = 0x12064,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_4,\n\t.freq_tbl = ftbl_cam_cc_ife_2_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_ife_2_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_lite_clk_src[] = {\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\tF(480000000, P_CAM_CC_PLL8_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_lite_clk_src = {\n\t.cmd_rcgr = 0x13000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_ife_lite_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_ife_lite_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_lite_csid_clk_src = {\n\t.cmd_rcgr = 0x13024,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_ife_lite_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_ife_lite_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ipe_nps_clk_src[] = {\n\tF(364000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(500000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(600000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(700000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ipe_nps_clk_src = {\n\t.cmd_rcgr = 0x1008c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_5,\n\t.freq_tbl = ftbl_cam_cc_ipe_nps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_ipe_nps_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_jpeg_clk_src = {\n\t.cmd_rcgr = 0x130dc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_bps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_jpeg_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_mclk0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24000000, P_CAM_CC_PLL2_OUT_MAIN, 10, 1, 4),\n\tF(68571429, P_CAM_CC_PLL2_OUT_MAIN, 14, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_mclk0_clk_src = {\n\t.cmd_rcgr = 0x15000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk1_clk_src = {\n\t.cmd_rcgr = 0x1501c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk2_clk_src = {\n\t.cmd_rcgr = 0x15038,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk2_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk3_clk_src = {\n\t.cmd_rcgr = 0x15054,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk3_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk4_clk_src = {\n\t.cmd_rcgr = 0x15070,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk4_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk5_clk_src = {\n\t.cmd_rcgr = 0x1508c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk5_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk6_clk_src = {\n\t.cmd_rcgr = 0x150a8,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk6_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk7_clk_src = {\n\t.cmd_rcgr = 0x150c4,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_mclk7_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_qdss_debug_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(75000000, P_CAM_CC_PLL0_OUT_EVEN, 8, 0, 0),\n\tF(150000000, P_CAM_CC_PLL0_OUT_EVEN, 4, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_qdss_debug_clk_src = {\n\t.cmd_rcgr = 0x131bc,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_qdss_debug_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_qdss_debug_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_sfe_0_clk_src[] = {\n\tF(432000000, P_CAM_CC_PLL6_OUT_EVEN, 1, 0, 0),\n\tF(594000000, P_CAM_CC_PLL6_OUT_EVEN, 1, 0, 0),\n\tF(675000000, P_CAM_CC_PLL6_OUT_EVEN, 1, 0, 0),\n\tF(727000000, P_CAM_CC_PLL6_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_sfe_0_clk_src = {\n\t.cmd_rcgr = 0x13064,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_6,\n\t.freq_tbl = ftbl_cam_cc_sfe_0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_sfe_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_sfe_1_clk_src[] = {\n\tF(432000000, P_CAM_CC_PLL7_OUT_EVEN, 1, 0, 0),\n\tF(594000000, P_CAM_CC_PLL7_OUT_EVEN, 1, 0, 0),\n\tF(675000000, P_CAM_CC_PLL7_OUT_EVEN, 1, 0, 0),\n\tF(727000000, P_CAM_CC_PLL7_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_sfe_1_clk_src = {\n\t.cmd_rcgr = 0x130ac,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_7,\n\t.freq_tbl = ftbl_cam_cc_sfe_1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_sfe_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_7),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_sleep_clk_src[] = {\n\tF(32000, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0x13210,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_8,\n\t.freq_tbl = ftbl_cam_cc_sleep_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_sleep_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_8),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_slow_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(80000000, P_CAM_CC_PLL0_OUT_EVEN, 7.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_slow_ahb_clk_src = {\n\t.cmd_rcgr = 0x10034,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_slow_ahb_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_slow_ahb_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_xo_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_xo_clk_src = {\n\t.cmd_rcgr = 0x131f4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_9,\n\t.freq_tbl = ftbl_cam_cc_xo_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"cam_cc_xo_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_9_ao,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_9_ao),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch cam_cc_gdsc_clk = {\n\t.halt_reg = 0x1320c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1320c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_gdsc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_ahb_clk = {\n\t.halt_reg = 0x1004c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1004c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_bps_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_clk = {\n\t.halt_reg = 0x10068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_bps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_bps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_fast_ahb_clk = {\n\t.halt_reg = 0x10030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_bps_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_camnoc_axi_clk = {\n\t.halt_reg = 0x131ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x131ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_camnoc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_camnoc_dcd_xo_clk = {\n\t.halt_reg = 0x131b4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x131b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_camnoc_dcd_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cci_0_clk = {\n\t.halt_reg = 0x13144,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cci_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cci_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cci_1_clk = {\n\t.halt_reg = 0x13160,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13160,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cci_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cci_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_core_ahb_clk = {\n\t.halt_reg = 0x131f0,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x131f0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_core_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ahb_clk = {\n\t.halt_reg = 0x13164,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13164,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_bps_clk = {\n\t.halt_reg = 0x10070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_bps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_bps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_fast_ahb_clk = {\n\t.halt_reg = 0x1316c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1316c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ife_0_clk = {\n\t.halt_reg = 0x11038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x11038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_ife_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ife_1_clk = {\n\t.halt_reg = 0x12038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_ife_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ife_2_clk = {\n\t.halt_reg = 0x12084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_ife_2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ife_lite_clk = {\n\t.halt_reg = 0x13020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_ife_lite_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_lite_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ipe_nps_clk = {\n\t.halt_reg = 0x100ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_ipe_nps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ipe_nps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_sbi_clk = {\n\t.halt_reg = 0x100ec,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100ec,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_sbi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_sfe_0_clk = {\n\t.halt_reg = 0x13084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_sfe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_sfe_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_sfe_1_clk = {\n\t.halt_reg = 0x130cc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x130cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_cpas_sfe_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_sfe_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi0phytimer_clk = {\n\t.halt_reg = 0x150f8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x150f8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csi0phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi1phytimer_clk = {\n\t.halt_reg = 0x1511c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1511c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csi1phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi2phytimer_clk = {\n\t.halt_reg = 0x1513c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1513c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csi2phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi3phytimer_clk = {\n\t.halt_reg = 0x15164,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15164,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csi3phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csi3phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi4phytimer_clk = {\n\t.halt_reg = 0x15184,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csi4phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csi4phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi5phytimer_clk = {\n\t.halt_reg = 0x151a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x151a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csi5phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csi5phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csid_clk = {\n\t.halt_reg = 0x1318c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1318c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csid_csiphy_rx_clk = {\n\t.halt_reg = 0x15100,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15100,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csid_csiphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy0_clk = {\n\t.halt_reg = 0x150fc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x150fc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csiphy0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy1_clk = {\n\t.halt_reg = 0x15120,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15120,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csiphy1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy2_clk = {\n\t.halt_reg = 0x15140,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15140,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csiphy2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy3_clk = {\n\t.halt_reg = 0x15168,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15168,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csiphy3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy4_clk = {\n\t.halt_reg = 0x15188,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csiphy4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy5_clk = {\n\t.halt_reg = 0x151a8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x151a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_csiphy5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_icp_ahb_clk = {\n\t.halt_reg = 0x13128,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13128,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_icp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_icp_clk = {\n\t.halt_reg = 0x13120,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13120,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_icp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_icp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_clk = {\n\t.halt_reg = 0x11030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x11030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_dsp_clk = {\n\t.halt_reg = 0x1103c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1103c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_0_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_fast_ahb_clk = {\n\t.halt_reg = 0x11048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x11048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_0_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_clk = {\n\t.halt_reg = 0x12030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_dsp_clk = {\n\t.halt_reg = 0x1203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_1_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_fast_ahb_clk = {\n\t.halt_reg = 0x12048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_1_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_2_clk = {\n\t.halt_reg = 0x1207c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1207c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_2_dsp_clk = {\n\t.halt_reg = 0x12088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_2_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_2_fast_ahb_clk = {\n\t.halt_reg = 0x12094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x12094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_2_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_ahb_clk = {\n\t.halt_reg = 0x13048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_lite_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_clk = {\n\t.halt_reg = 0x13018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_lite_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_lite_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_cphy_rx_clk = {\n\t.halt_reg = 0x13044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_lite_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_csid_clk = {\n\t.halt_reg = 0x1303c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1303c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ife_lite_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_lite_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_nps_ahb_clk = {\n\t.halt_reg = 0x100c0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ipe_nps_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_nps_clk = {\n\t.halt_reg = 0x100a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ipe_nps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ipe_nps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_nps_fast_ahb_clk = {\n\t.halt_reg = 0x100c4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ipe_nps_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_pps_clk = {\n\t.halt_reg = 0x100b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ipe_pps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ipe_nps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_pps_fast_ahb_clk = {\n\t.halt_reg = 0x100c8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_ipe_pps_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_jpeg_clk = {\n\t.halt_reg = 0x130f4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x130f4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_jpeg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_jpeg_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk0_clk = {\n\t.halt_reg = 0x15018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk1_clk = {\n\t.halt_reg = 0x15034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk2_clk = {\n\t.halt_reg = 0x15050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk3_clk = {\n\t.halt_reg = 0x1506c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1506c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk4_clk = {\n\t.halt_reg = 0x15088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x15088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk5_clk = {\n\t.halt_reg = 0x150a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x150a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk6_clk = {\n\t.halt_reg = 0x150c0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x150c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk7_clk = {\n\t.halt_reg = 0x150dc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x150dc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_mclk7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_mclk7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_qdss_debug_clk = {\n\t.halt_reg = 0x131d4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x131d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_qdss_debug_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_qdss_debug_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_qdss_debug_xo_clk = {\n\t.halt_reg = 0x131d8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x131d8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_qdss_debug_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_ahb_clk = {\n\t.halt_reg = 0x100f0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100f0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sbi_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_clk = {\n\t.halt_reg = 0x100e4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x100e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sbi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sfe_0_clk = {\n\t.halt_reg = 0x1307c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1307c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sfe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_sfe_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sfe_0_fast_ahb_clk = {\n\t.halt_reg = 0x13090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sfe_0_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sfe_1_clk = {\n\t.halt_reg = 0x130c4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x130c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sfe_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_sfe_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sfe_1_fast_ahb_clk = {\n\t.halt_reg = 0x130d8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x130d8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sfe_1_fast_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sleep_clk = {\n\t.halt_reg = 0x13228,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x13228,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"cam_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&cam_cc_sleep_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap *cam_cc_sm8450_clocks[] = {\n\t[CAM_CC_BPS_AHB_CLK] = &cam_cc_bps_ahb_clk.clkr,\n\t[CAM_CC_BPS_CLK] = &cam_cc_bps_clk.clkr,\n\t[CAM_CC_BPS_CLK_SRC] = &cam_cc_bps_clk_src.clkr,\n\t[CAM_CC_BPS_FAST_AHB_CLK] = &cam_cc_bps_fast_ahb_clk.clkr,\n\t[CAM_CC_CAMNOC_AXI_CLK] = &cam_cc_camnoc_axi_clk.clkr,\n\t[CAM_CC_CAMNOC_AXI_CLK_SRC] = &cam_cc_camnoc_axi_clk_src.clkr,\n\t[CAM_CC_CAMNOC_DCD_XO_CLK] = &cam_cc_camnoc_dcd_xo_clk.clkr,\n\t[CAM_CC_CCI_0_CLK] = &cam_cc_cci_0_clk.clkr,\n\t[CAM_CC_CCI_0_CLK_SRC] = &cam_cc_cci_0_clk_src.clkr,\n\t[CAM_CC_CCI_1_CLK] = &cam_cc_cci_1_clk.clkr,\n\t[CAM_CC_CCI_1_CLK_SRC] = &cam_cc_cci_1_clk_src.clkr,\n\t[CAM_CC_CORE_AHB_CLK] = &cam_cc_core_ahb_clk.clkr,\n\t[CAM_CC_CPAS_AHB_CLK] = &cam_cc_cpas_ahb_clk.clkr,\n\t[CAM_CC_CPAS_BPS_CLK] = &cam_cc_cpas_bps_clk.clkr,\n\t[CAM_CC_CPAS_FAST_AHB_CLK] = &cam_cc_cpas_fast_ahb_clk.clkr,\n\t[CAM_CC_CPAS_IFE_0_CLK] = &cam_cc_cpas_ife_0_clk.clkr,\n\t[CAM_CC_CPAS_IFE_1_CLK] = &cam_cc_cpas_ife_1_clk.clkr,\n\t[CAM_CC_CPAS_IFE_2_CLK] = &cam_cc_cpas_ife_2_clk.clkr,\n\t[CAM_CC_CPAS_IFE_LITE_CLK] = &cam_cc_cpas_ife_lite_clk.clkr,\n\t[CAM_CC_CPAS_IPE_NPS_CLK] = &cam_cc_cpas_ipe_nps_clk.clkr,\n\t[CAM_CC_CPAS_SBI_CLK] = &cam_cc_cpas_sbi_clk.clkr,\n\t[CAM_CC_CPAS_SFE_0_CLK] = &cam_cc_cpas_sfe_0_clk.clkr,\n\t[CAM_CC_CPAS_SFE_1_CLK] = &cam_cc_cpas_sfe_1_clk.clkr,\n\t[CAM_CC_CPHY_RX_CLK_SRC] = &cam_cc_cphy_rx_clk_src.clkr,\n\t[CAM_CC_CSI0PHYTIMER_CLK] = &cam_cc_csi0phytimer_clk.clkr,\n\t[CAM_CC_CSI0PHYTIMER_CLK_SRC] = &cam_cc_csi0phytimer_clk_src.clkr,\n\t[CAM_CC_CSI1PHYTIMER_CLK] = &cam_cc_csi1phytimer_clk.clkr,\n\t[CAM_CC_CSI1PHYTIMER_CLK_SRC] = &cam_cc_csi1phytimer_clk_src.clkr,\n\t[CAM_CC_CSI2PHYTIMER_CLK] = &cam_cc_csi2phytimer_clk.clkr,\n\t[CAM_CC_CSI2PHYTIMER_CLK_SRC] = &cam_cc_csi2phytimer_clk_src.clkr,\n\t[CAM_CC_CSI3PHYTIMER_CLK] = &cam_cc_csi3phytimer_clk.clkr,\n\t[CAM_CC_CSI3PHYTIMER_CLK_SRC] = &cam_cc_csi3phytimer_clk_src.clkr,\n\t[CAM_CC_CSI4PHYTIMER_CLK] = &cam_cc_csi4phytimer_clk.clkr,\n\t[CAM_CC_CSI4PHYTIMER_CLK_SRC] = &cam_cc_csi4phytimer_clk_src.clkr,\n\t[CAM_CC_CSI5PHYTIMER_CLK] = &cam_cc_csi5phytimer_clk.clkr,\n\t[CAM_CC_CSI5PHYTIMER_CLK_SRC] = &cam_cc_csi5phytimer_clk_src.clkr,\n\t[CAM_CC_CSID_CLK] = &cam_cc_csid_clk.clkr,\n\t[CAM_CC_CSID_CLK_SRC] = &cam_cc_csid_clk_src.clkr,\n\t[CAM_CC_CSID_CSIPHY_RX_CLK] = &cam_cc_csid_csiphy_rx_clk.clkr,\n\t[CAM_CC_CSIPHY0_CLK] = &cam_cc_csiphy0_clk.clkr,\n\t[CAM_CC_CSIPHY1_CLK] = &cam_cc_csiphy1_clk.clkr,\n\t[CAM_CC_CSIPHY2_CLK] = &cam_cc_csiphy2_clk.clkr,\n\t[CAM_CC_CSIPHY3_CLK] = &cam_cc_csiphy3_clk.clkr,\n\t[CAM_CC_CSIPHY4_CLK] = &cam_cc_csiphy4_clk.clkr,\n\t[CAM_CC_CSIPHY5_CLK] = &cam_cc_csiphy5_clk.clkr,\n\t[CAM_CC_FAST_AHB_CLK_SRC] = &cam_cc_fast_ahb_clk_src.clkr,\n\t[CAM_CC_GDSC_CLK] = &cam_cc_gdsc_clk.clkr,\n\t[CAM_CC_ICP_AHB_CLK] = &cam_cc_icp_ahb_clk.clkr,\n\t[CAM_CC_ICP_CLK] = &cam_cc_icp_clk.clkr,\n\t[CAM_CC_ICP_CLK_SRC] = &cam_cc_icp_clk_src.clkr,\n\t[CAM_CC_IFE_0_CLK] = &cam_cc_ife_0_clk.clkr,\n\t[CAM_CC_IFE_0_CLK_SRC] = &cam_cc_ife_0_clk_src.clkr,\n\t[CAM_CC_IFE_0_DSP_CLK] = &cam_cc_ife_0_dsp_clk.clkr,\n\t[CAM_CC_IFE_0_FAST_AHB_CLK] = &cam_cc_ife_0_fast_ahb_clk.clkr,\n\t[CAM_CC_IFE_1_CLK] = &cam_cc_ife_1_clk.clkr,\n\t[CAM_CC_IFE_1_CLK_SRC] = &cam_cc_ife_1_clk_src.clkr,\n\t[CAM_CC_IFE_1_DSP_CLK] = &cam_cc_ife_1_dsp_clk.clkr,\n\t[CAM_CC_IFE_1_FAST_AHB_CLK] = &cam_cc_ife_1_fast_ahb_clk.clkr,\n\t[CAM_CC_IFE_2_CLK] = &cam_cc_ife_2_clk.clkr,\n\t[CAM_CC_IFE_2_CLK_SRC] = &cam_cc_ife_2_clk_src.clkr,\n\t[CAM_CC_IFE_2_DSP_CLK] = &cam_cc_ife_2_dsp_clk.clkr,\n\t[CAM_CC_IFE_2_FAST_AHB_CLK] = &cam_cc_ife_2_fast_ahb_clk.clkr,\n\t[CAM_CC_IFE_LITE_AHB_CLK] = &cam_cc_ife_lite_ahb_clk.clkr,\n\t[CAM_CC_IFE_LITE_CLK] = &cam_cc_ife_lite_clk.clkr,\n\t[CAM_CC_IFE_LITE_CLK_SRC] = &cam_cc_ife_lite_clk_src.clkr,\n\t[CAM_CC_IFE_LITE_CPHY_RX_CLK] = &cam_cc_ife_lite_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_LITE_CSID_CLK] = &cam_cc_ife_lite_csid_clk.clkr,\n\t[CAM_CC_IFE_LITE_CSID_CLK_SRC] = &cam_cc_ife_lite_csid_clk_src.clkr,\n\t[CAM_CC_IPE_NPS_AHB_CLK] = &cam_cc_ipe_nps_ahb_clk.clkr,\n\t[CAM_CC_IPE_NPS_CLK] = &cam_cc_ipe_nps_clk.clkr,\n\t[CAM_CC_IPE_NPS_CLK_SRC] = &cam_cc_ipe_nps_clk_src.clkr,\n\t[CAM_CC_IPE_NPS_FAST_AHB_CLK] = &cam_cc_ipe_nps_fast_ahb_clk.clkr,\n\t[CAM_CC_IPE_PPS_CLK] = &cam_cc_ipe_pps_clk.clkr,\n\t[CAM_CC_IPE_PPS_FAST_AHB_CLK] = &cam_cc_ipe_pps_fast_ahb_clk.clkr,\n\t[CAM_CC_JPEG_CLK] = &cam_cc_jpeg_clk.clkr,\n\t[CAM_CC_JPEG_CLK_SRC] = &cam_cc_jpeg_clk_src.clkr,\n\t[CAM_CC_MCLK0_CLK] = &cam_cc_mclk0_clk.clkr,\n\t[CAM_CC_MCLK0_CLK_SRC] = &cam_cc_mclk0_clk_src.clkr,\n\t[CAM_CC_MCLK1_CLK] = &cam_cc_mclk1_clk.clkr,\n\t[CAM_CC_MCLK1_CLK_SRC] = &cam_cc_mclk1_clk_src.clkr,\n\t[CAM_CC_MCLK2_CLK] = &cam_cc_mclk2_clk.clkr,\n\t[CAM_CC_MCLK2_CLK_SRC] = &cam_cc_mclk2_clk_src.clkr,\n\t[CAM_CC_MCLK3_CLK] = &cam_cc_mclk3_clk.clkr,\n\t[CAM_CC_MCLK3_CLK_SRC] = &cam_cc_mclk3_clk_src.clkr,\n\t[CAM_CC_MCLK4_CLK] = &cam_cc_mclk4_clk.clkr,\n\t[CAM_CC_MCLK4_CLK_SRC] = &cam_cc_mclk4_clk_src.clkr,\n\t[CAM_CC_MCLK5_CLK] = &cam_cc_mclk5_clk.clkr,\n\t[CAM_CC_MCLK5_CLK_SRC] = &cam_cc_mclk5_clk_src.clkr,\n\t[CAM_CC_MCLK6_CLK] = &cam_cc_mclk6_clk.clkr,\n\t[CAM_CC_MCLK6_CLK_SRC] = &cam_cc_mclk6_clk_src.clkr,\n\t[CAM_CC_MCLK7_CLK] = &cam_cc_mclk7_clk.clkr,\n\t[CAM_CC_MCLK7_CLK_SRC] = &cam_cc_mclk7_clk_src.clkr,\n\t[CAM_CC_PLL0] = &cam_cc_pll0.clkr,\n\t[CAM_CC_PLL0_OUT_EVEN] = &cam_cc_pll0_out_even.clkr,\n\t[CAM_CC_PLL0_OUT_ODD] = &cam_cc_pll0_out_odd.clkr,\n\t[CAM_CC_PLL1] = &cam_cc_pll1.clkr,\n\t[CAM_CC_PLL1_OUT_EVEN] = &cam_cc_pll1_out_even.clkr,\n\t[CAM_CC_PLL2] = &cam_cc_pll2.clkr,\n\t[CAM_CC_PLL3] = &cam_cc_pll3.clkr,\n\t[CAM_CC_PLL3_OUT_EVEN] = &cam_cc_pll3_out_even.clkr,\n\t[CAM_CC_PLL4] = &cam_cc_pll4.clkr,\n\t[CAM_CC_PLL4_OUT_EVEN] = &cam_cc_pll4_out_even.clkr,\n\t[CAM_CC_PLL5] = &cam_cc_pll5.clkr,\n\t[CAM_CC_PLL5_OUT_EVEN] = &cam_cc_pll5_out_even.clkr,\n\t[CAM_CC_PLL6] = &cam_cc_pll6.clkr,\n\t[CAM_CC_PLL6_OUT_EVEN] = &cam_cc_pll6_out_even.clkr,\n\t[CAM_CC_PLL7] = &cam_cc_pll7.clkr,\n\t[CAM_CC_PLL7_OUT_EVEN] = &cam_cc_pll7_out_even.clkr,\n\t[CAM_CC_PLL8] = &cam_cc_pll8.clkr,\n\t[CAM_CC_PLL8_OUT_EVEN] = &cam_cc_pll8_out_even.clkr,\n\t[CAM_CC_QDSS_DEBUG_CLK] = &cam_cc_qdss_debug_clk.clkr,\n\t[CAM_CC_QDSS_DEBUG_CLK_SRC] = &cam_cc_qdss_debug_clk_src.clkr,\n\t[CAM_CC_QDSS_DEBUG_XO_CLK] = &cam_cc_qdss_debug_xo_clk.clkr,\n\t[CAM_CC_SBI_AHB_CLK] = &cam_cc_sbi_ahb_clk.clkr,\n\t[CAM_CC_SBI_CLK] = &cam_cc_sbi_clk.clkr,\n\t[CAM_CC_SFE_0_CLK] = &cam_cc_sfe_0_clk.clkr,\n\t[CAM_CC_SFE_0_CLK_SRC] = &cam_cc_sfe_0_clk_src.clkr,\n\t[CAM_CC_SFE_0_FAST_AHB_CLK] = &cam_cc_sfe_0_fast_ahb_clk.clkr,\n\t[CAM_CC_SFE_1_CLK] = &cam_cc_sfe_1_clk.clkr,\n\t[CAM_CC_SFE_1_CLK_SRC] = &cam_cc_sfe_1_clk_src.clkr,\n\t[CAM_CC_SFE_1_FAST_AHB_CLK] = &cam_cc_sfe_1_fast_ahb_clk.clkr,\n\t[CAM_CC_SLEEP_CLK] = &cam_cc_sleep_clk.clkr,\n\t[CAM_CC_SLEEP_CLK_SRC] = &cam_cc_sleep_clk_src.clkr,\n\t[CAM_CC_SLOW_AHB_CLK_SRC] = &cam_cc_slow_ahb_clk_src.clkr,\n\t[CAM_CC_XO_CLK_SRC] = &cam_cc_xo_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map cam_cc_sm8450_resets[] = {\n\t[CAM_CC_BPS_BCR] = { 0x10000 },\n\t[CAM_CC_ICP_BCR] = { 0x13104 },\n\t[CAM_CC_IFE_0_BCR] = { 0x11000 },\n\t[CAM_CC_IFE_1_BCR] = { 0x12000 },\n\t[CAM_CC_IFE_2_BCR] = { 0x1204c },\n\t[CAM_CC_IPE_0_BCR] = { 0x10074 },\n\t[CAM_CC_QDSS_DEBUG_BCR] = { 0x131b8 },\n\t[CAM_CC_SBI_BCR] = { 0x100cc },\n\t[CAM_CC_SFE_0_BCR] = { 0x1304c },\n\t[CAM_CC_SFE_1_BCR] = { 0x13094 },\n};\n\nstatic const struct regmap_config cam_cc_sm8450_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x1601c,\n\t.fast_io = true,\n};\n\nstatic struct gdsc titan_top_gdsc;\n\nstatic struct gdsc bps_gdsc = {\n\t.gdscr = 0x10004,\n\t.pd = {\n\t\t.name = \"bps_gdsc\",\n\t},\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ipe_0_gdsc = {\n\t.gdscr = 0x10078,\n\t.pd = {\n\t\t.name = \"ipe_0_gdsc\",\n\t},\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc sbi_gdsc = {\n\t.gdscr = 0x100d0,\n\t.pd = {\n\t\t.name = \"sbi_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_0_gdsc = {\n\t.gdscr = 0x11004,\n\t.pd = {\n\t\t.name = \"ife_0_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_1_gdsc = {\n\t.gdscr = 0x12004,\n\t.pd = {\n\t\t.name = \"ife_1_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_2_gdsc = {\n\t.gdscr = 0x12050,\n\t.pd = {\n\t\t.name = \"ife_2_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc sfe_0_gdsc = {\n\t.gdscr = 0x13050,\n\t.pd = {\n\t\t.name = \"sfe_0_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc sfe_1_gdsc = {\n\t.gdscr = 0x13098,\n\t.pd = {\n\t\t.name = \"sfe_1_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc titan_top_gdsc = {\n\t.gdscr = 0x131dc,\n\t.pd = {\n\t\t.name = \"titan_top_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc *cam_cc_sm8450_gdscs[] = {\n\t[BPS_GDSC] = &bps_gdsc,\n\t[IPE_0_GDSC] = &ipe_0_gdsc,\n\t[SBI_GDSC] = &sbi_gdsc,\n\t[IFE_0_GDSC] = &ife_0_gdsc,\n\t[IFE_1_GDSC] = &ife_1_gdsc,\n\t[IFE_2_GDSC] = &ife_2_gdsc,\n\t[SFE_0_GDSC] = &sfe_0_gdsc,\n\t[SFE_1_GDSC] = &sfe_1_gdsc,\n\t[TITAN_TOP_GDSC] = &titan_top_gdsc,\n};\n\nstatic const struct qcom_cc_desc cam_cc_sm8450_desc = {\n\t.config = &cam_cc_sm8450_regmap_config,\n\t.clks = cam_cc_sm8450_clocks,\n\t.num_clks = ARRAY_SIZE(cam_cc_sm8450_clocks),\n\t.resets = cam_cc_sm8450_resets,\n\t.num_resets = ARRAY_SIZE(cam_cc_sm8450_resets),\n\t.gdscs = cam_cc_sm8450_gdscs,\n\t.num_gdscs = ARRAY_SIZE(cam_cc_sm8450_gdscs),\n};\n\nstatic const struct of_device_id cam_cc_sm8450_match_table[] = {\n\t{ .compatible = \"qcom,sm8450-camcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, cam_cc_sm8450_match_table);\n\nstatic int cam_cc_sm8450_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &cam_cc_sm8450_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_lucid_evo_pll_configure(&cam_cc_pll0, regmap, &cam_cc_pll0_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll1, regmap, &cam_cc_pll1_config);\n\tclk_rivian_evo_pll_configure(&cam_cc_pll2, regmap, &cam_cc_pll2_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll3, regmap, &cam_cc_pll3_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll4, regmap, &cam_cc_pll4_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll5, regmap, &cam_cc_pll5_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll6, regmap, &cam_cc_pll6_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll7, regmap, &cam_cc_pll7_config);\n\tclk_lucid_evo_pll_configure(&cam_cc_pll8, regmap, &cam_cc_pll8_config);\n\n\treturn qcom_cc_really_probe(pdev, &cam_cc_sm8450_desc, regmap);\n}\n\nstatic struct platform_driver cam_cc_sm8450_driver = {\n\t.probe = cam_cc_sm8450_probe,\n\t.driver = {\n\t\t.name = \"camcc-sm8450\",\n\t\t.of_match_table = cam_cc_sm8450_match_table,\n\t},\n};\n\nmodule_platform_driver(cam_cc_sm8450_driver);\n\nMODULE_DESCRIPTION(\"QCOM CAMCC SM8450 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}