architecture          	circuit     	vpr_revision 	vpr_min_W_exit_status	vpr_crit_path_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	mkPktMerge.v	8c2a6d4-dirty	0                    	0                        	1034               	1190                 	971                 	505                   	26          	26           	23     	311   	156        	15          	0       	8804                 	3.84051       	-7103.34            	-3.84051            	42            	15431            	22                                    	14237                      	13                               	4.08098            	-8017.69 	-4.08098 	0.882223 	2.70625   	13.5361                  	1.20866             	127184     	14280       	32488      
