\hypertarget{union__hw__adc__sc2}{}\section{\+\_\+hw\+\_\+adc\+\_\+sc2 Union Reference}
\label{union__hw__adc__sc2}\index{\+\_\+hw\+\_\+adc\+\_\+sc2@{\+\_\+hw\+\_\+adc\+\_\+sc2}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+S\+C2 -\/ Status and Control Register 2 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields}{\+\_\+hw\+\_\+adc\+\_\+sc2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__sc2_a9d90824f218da301399d819fbb51092f}{}\label{union__hw__adc__sc2_a9d90824f218da301399d819fbb51092f}

\item 
struct \hyperlink{struct__hw__adc__sc2_1_1__hw__adc__sc2__bitfields}{\+\_\+hw\+\_\+adc\+\_\+sc2\+::\+\_\+hw\+\_\+adc\+\_\+sc2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__sc2_a8337b5a65d8fae7e17feb9a1d720d5c8}{}\label{union__hw__adc__sc2_a8337b5a65d8fae7e17feb9a1d720d5c8}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+S\+C2 -\/ Status and Control Register 2 (RW) 

Reset value\+: 0x00000000U

The status and control register 2 (S\+C2) contains the conversion active, hardware/software trigger select, compare function, and voltage reference select of the A\+DC module. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
