design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
iosc.v,verilog,xil_defaultlib,../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/ebc3/hdl/verilog/iosc.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
iosc_controlOutLeds.v,verilog,xil_defaultlib,../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/ebc3/hdl/verilog/iosc_controlOutLeds.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
iosc_pulse.v,verilog,xil_defaultlib,../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/ebc3/hdl/verilog/iosc_pulse.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
iosc_reset_if.v,verilog,xil_defaultlib,../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/ebc3/hdl/verilog/iosc_reset_if.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
iosc_slv0_if.v,verilog,xil_defaultlib,../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/ebc3/hdl/verilog/iosc_slv0_if.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
iosc_top.v,verilog,xil_defaultlib,../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/ebc3/hdl/verilog/iosc_top.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
design_1_iosc_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_iosc_0_1/sim/design_1_iosc_0_1.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="$ref_dir/../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl"incdir="../../../../lab_7.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
