-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_ok_10_e
--
-- Generated
--  by:  wig
--  on:  Mon Jun 26 17:00:36 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ok_10_e-rtl-a.vhd,v 1.3 2006/07/04 09:54:10 wig Exp $
-- $Date: 2006/07/04 09:54:10 $
-- $Log: inst_ok_10_e-rtl-a.vhd,v $
-- Revision 1.3  2006/07/04 09:54:10  wig
-- Update more testcases, add configuration/cfgfile
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.90 2006/06/22 07:13:21 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_ok_10_e
--
architecture rtl of inst_ok_10_e is 

	#
	# Generated Constant Declarations
	#


	#
	# Generated Components
	#


	#
	# Generated Signal List
	#
	#
	# End of Generated Signal List
	#




begin


	--
	-- Generated Concurrent Statements
	--

	#
	# Generated Signal Assignments
	#


	#
	# Generated Instances and Port Mappings
	#


end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
