{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643996681349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996681349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:44:41 2022 " "Processing started: Fri Feb  4 18:44:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996681349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996681349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996681349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643996681506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643996681506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_forwarding_unit-str " "Found design unit 1: branch_forwarding_unit-str" {  } { { "../hdl/src/branch_forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688822 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_forwarding_unit " "Found entity 1: branch_forwarding_unit" {  } { { "../hdl/src/branch_forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_stage-str " "Found design unit 1: wb_stage-str" {  } { { "../hdl/src/wb_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688823 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../hdl/src/wb_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unary_AND-str " "Found design unit 1: unary_AND-str" {  } { { "../hdl/src/unary_AND.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688824 ""} { "Info" "ISGN_ENTITY_NAME" "1 unary_AND " "Found entity 1: unary_AND" {  } { { "../hdl/src/unary_AND.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32I_control-str " "Found design unit 1: RV32I_control-str" {  } { { "../hdl/src/RV32I_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688824 ""} { "Info" "ISGN_ENTITY_NAME" "1 RV32I_control " "Found entity 1: RV32I_control" {  } { { "../hdl/src/RV32I_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32I-str " "Found design unit 1: RV32I-str" {  } { { "../hdl/src/RV32I.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688825 ""} { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "../hdl/src/RV32I.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/src/reg_regfile.vhd " "Can't analyze file -- file ../hdl/src/reg_regfile.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643996688826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "../hdl/src/reg_file.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688826 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../hdl/src/reg_file.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "../hdl/src/reg.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688827 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../hdl/src/reg.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "../hdl/src/ram.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688828 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../hdl/src/ram.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_pkg " "Found design unit 1: param_pkg" {  } { { "../hdl/src/param_pkg.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-arch " "Found design unit 1: mux_32to1-arch" {  } { { "../hdl/src/mux_32to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688829 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "../hdl/src/mux_32to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-str " "Found design unit 1: mux_4to1-str" {  } { { "../hdl/src/mux_4to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688829 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/src/mux_4to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_stall-str " "Found design unit 1: mux_2to1_stall-str" {  } { { "../hdl/src/mux_2to1_stall.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688830 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_stall " "Found entity 1: mux_2to1_stall" {  } { { "../hdl/src/mux_2to1_stall.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_bit-str " "Found design unit 1: mux_2to1_bit-str" {  } { { "../hdl/src/mux_2to1_bit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688830 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_bit " "Found entity 1: mux_2to1_bit" {  } { { "../hdl/src/mux_2to1_bit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-arch " "Found design unit 1: mux_2to1-arch" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688831 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_stage_control-str " "Found design unit 1: mem_stage_control-str" {  } { { "../hdl/src/mem_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688831 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_stage_control " "Found entity 1: mem_stage_control" {  } { { "../hdl/src/mem_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_stage-str " "Found design unit 1: mem_stage-str" {  } { { "../hdl/src/mem_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../hdl/src/mem_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-str " "Found design unit 1: immediate_generator-str" {  } { { "../hdl/src/immediate_generator.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688832 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "../hdl/src/immediate_generator.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_unit-str " "Found design unit 1: hazard_unit-str" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688833 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-str " "Found design unit 1: forwarding_unit-str" {  } { { "../hdl/src/forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688833 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../hdl/src/forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_stage-str " "Found design unit 1: fetch_stage-str" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688834 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage_control-str " "Found design unit 1: execute_stage_control-str" {  } { { "../hdl/src/execute_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688835 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage_control " "Found entity 1: execute_stage_control" {  } { { "../hdl/src/execute_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage-str " "Found design unit 1: execute_stage-str" {  } { { "../hdl/src/execute_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688835 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "../hdl/src/execute_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality_checker-str " "Found design unit 1: equality_checker-str" {  } { { "../hdl/src/equality_checker.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688836 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality_checker " "Found entity 1: equality_checker" {  } { { "../hdl/src/equality_checker.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage_control-str " "Found design unit 1: decode_stage_control-str" {  } { { "../hdl/src/decode_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688836 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_control " "Found entity 1: decode_stage_control" {  } { { "../hdl/src/decode_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage-str " "Found design unit 1: decode_stage-str" {  } { { "../hdl/src/decode_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688837 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "../hdl/src/decode_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_5to32-arch " "Found design unit 1: dec_5to32-arch" {  } { { "../hdl/src/dec_5to32.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688838 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_5to32 " "Found entity 1: dec_5to32" {  } { { "../hdl/src/dec_5to32.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-str " "Found design unit 1: control-str" {  } { { "../hdl/src/control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688838 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../hdl/src/control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-str " "Found design unit 1: barrel_shifter-str" {  } { { "../hdl/src/barrel_shifter.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688839 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../hdl/src/barrel_shifter.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-str " "Found design unit 1: alu_control-str" {  } { { "../hdl/src/alu_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../hdl/src/alu_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-str " "Found design unit 1: alu-str" {  } { { "../hdl/src/alu.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/src/alu.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-str " "Found design unit 1: add_sub-str" {  } { { "../hdl/src/add_sub.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688841 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../hdl/src/add_sub.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolute_value-str " "Found design unit 1: absolute_value-str" {  } { { "../hdl/src/absolute_value.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688841 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolute_value " "Found entity 1: absolute_value" {  } { { "../hdl/src/absolute_value.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996688841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I " "Elaborating entity \"RV32I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643996688892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch_stage_1 " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "fetch_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg fetch_stage:fetch_stage_1\|reg:PC " "Elaborating entity \"reg\" for hierarchy \"fetch_stage:fetch_stage_1\|reg:PC\"" {  } { { "../hdl/src/fetch_stage.vhd" "PC" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 fetch_stage:fetch_stage_1\|mux_2to1:pcinputmux " "Elaborating entity \"mux_2to1\" for hierarchy \"fetch_stage:fetch_stage_1\|mux_2to1:pcinputmux\"" {  } { { "../hdl/src/fetch_stage.vhd" "pcinputmux" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688919 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[0\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[0\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[1\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[1\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[2\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[2\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[3\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[3\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[4\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[4\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[5\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[5\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[6\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[6\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[7\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[7\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[8\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[8\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[9\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[9\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[10\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[10\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[11\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[11\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[12\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[12\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[13\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[13\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[14\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[14\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[15\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[15\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[16\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[16\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[17\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[17\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[18\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[18\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[19\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[19\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[20\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[20\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[21\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[21\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[22\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[22\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[23\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[23\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[24\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[24\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[25\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[25\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[26\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[26\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[27\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[27\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688920 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[28\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[28\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688921 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[29\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[29\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688921 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[30\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[30\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688921 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[31\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[31\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996688921 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode_stage_1 " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "decode_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode_stage:decode_stage_1\|reg_file:register_file " "Elaborating entity \"reg_file\" for hierarchy \"decode_stage:decode_stage_1\|reg_file:register_file\"" {  } { { "../hdl/src/decode_stage.vhd" "register_file" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_5to32 decode_stage:decode_stage_1\|reg_file:register_file\|dec_5to32:dec " "Elaborating entity \"dec_5to32\" for hierarchy \"decode_stage:decode_stage_1\|reg_file:register_file\|dec_5to32:dec\"" {  } { { "../hdl/src/reg_file.vhd" "dec" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 decode_stage:decode_stage_1\|reg_file:register_file\|mux_32to1:mux1 " "Elaborating entity \"mux_32to1\" for hierarchy \"decode_stage:decode_stage_1\|reg_file:register_file\|mux_32to1:mux1\"" {  } { { "../hdl/src/reg_file.vhd" "mux1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator decode_stage:decode_stage_1\|immediate_generator:immediate_generator_1 " "Elaborating entity \"immediate_generator\" for hierarchy \"decode_stage:decode_stage_1\|immediate_generator:immediate_generator_1\"" {  } { { "../hdl/src/decode_stage.vhd" "immediate_generator_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 decode_stage:decode_stage_1\|mux_4to1:mux_4to1_Rs1_forwarding " "Elaborating entity \"mux_4to1\" for hierarchy \"decode_stage:decode_stage_1\|mux_4to1:mux_4to1_Rs1_forwarding\"" {  } { { "../hdl/src/decode_stage.vhd" "mux_4to1_Rs1_forwarding" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality_checker decode_stage:decode_stage_1\|equality_checker:equality_checker_1 " "Elaborating entity \"equality_checker\" for hierarchy \"decode_stage:decode_stage_1\|equality_checker:equality_checker_1\"" {  } { { "../hdl/src/decode_stage.vhd" "equality_checker_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unary_AND decode_stage:decode_stage_1\|equality_checker:equality_checker_1\|unary_AND:unary_AND_1 " "Elaborating entity \"unary_AND\" for hierarchy \"decode_stage:decode_stage_1\|equality_checker:equality_checker_1\|unary_AND:unary_AND_1\"" {  } { { "../hdl/src/equality_checker.vhd" "unary_AND_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute_stage_1 " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "execute_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute_stage:execute_stage_1\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\"" {  } { { "../hdl/src/execute_stage.vhd" "alu_inst" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1 " "Elaborating entity \"add_sub\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\"" {  } { { "../hdl/src/alu.vhd" "add_sub_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1 " "Elaborating entity \"barrel_shifter\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1\"" {  } { { "../hdl/src/alu.vhd" "barrel_shifter_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_bit execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1\|mux_2to1_bit:\\gen_stage0:30:mux_i " "Elaborating entity \"mux_2to1_bit\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1\|mux_2to1_bit:\\gen_stage0:30:mux_i\"" {  } { { "../hdl/src/barrel_shifter.vhd" "\\gen_stage0:30:mux_i" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996688958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value execute_stage:execute_stage_1\|absolute_value:absolute_value_1 " "Elaborating entity \"absolute_value\" for hierarchy \"execute_stage:execute_stage_1\|absolute_value:absolute_value_1\"" {  } { { "../hdl/src/execute_stage.vhd" "absolute_value_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage mem_stage:mem_stage_1 " "Elaborating entity \"mem_stage\" for hierarchy \"mem_stage:mem_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "mem_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage wb_stage:wb_stage_1 " "Elaborating entity \"wb_stage\" for hierarchy \"wb_stage:wb_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "wb_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_control RV32I_control:RV32I_control_1 " "Elaborating entity \"RV32I_control\" for hierarchy \"RV32I_control:RV32I_control_1\"" {  } { { "../hdl/src/RV32I.vhd" "RV32I_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage_control RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1 " "Elaborating entity \"decode_stage_control\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\"" {  } { { "../hdl/src/RV32I_control.vhd" "decode_stage_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|control:control_1 " "Elaborating entity \"control\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|control:control_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1 " "Elaborating entity \"hazard_unit\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "hazard_unit_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_fetch hazard_unit.vhd(63) " "VHDL Process Statement warning at hazard_unit.vhd(63): signal \"opcode_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689035 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_decode hazard_unit.vhd(63) " "VHDL Process Statement warning at hazard_unit.vhd(63): signal \"opcode_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite_decode hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"MemWrite_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rd_decode hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"Rd_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs1_fetch hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"Rs1_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2_fetch hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"Rs2_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_fetch hazard_unit.vhd(70) " "VHDL Process Statement warning at hazard_unit.vhd(70): signal \"opcode_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_decode hazard_unit.vhd(70) " "VHDL Process Statement warning at hazard_unit.vhd(70): signal \"opcode_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PcWrite hazard_unit.vhd(57) " "VHDL Process Statement warning at hazard_unit.vhd(57): inferring latch(es) for signal or variable \"PcWrite\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643996689036 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FetchPipeWrite hazard_unit.vhd(57) " "VHDL Process Statement warning at hazard_unit.vhd(57): inferring latch(es) for signal or variable \"FetchPipeWrite\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643996689037 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "StallSrc hazard_unit.vhd(57) " "VHDL Process Statement warning at hazard_unit.vhd(57): inferring latch(es) for signal or variable \"StallSrc\", which holds its previous value in one or more paths through the process" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1643996689037 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StallJmpDel1 hazard_unit.vhd(100) " "VHDL Process Statement warning at hazard_unit.vhd(100): signal \"StallJmpDel1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689037 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StallJmpDel2 hazard_unit.vhd(100) " "VHDL Process Statement warning at hazard_unit.vhd(100): signal \"StallJmpDel2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689037 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_fetch hazard_unit.vhd(101) " "VHDL Process Statement warning at hazard_unit.vhd(101): signal \"opcode_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689037 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_decode hazard_unit.vhd(101) " "VHDL Process Statement warning at hazard_unit.vhd(101): signal \"opcode_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996689037 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "StallSrc hazard_unit.vhd(57) " "Inferred latch for \"StallSrc\" at hazard_unit.vhd(57)" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996689039 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FetchPipeWrite hazard_unit.vhd(57) " "Inferred latch for \"FetchPipeWrite\" at hazard_unit.vhd(57)" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996689039 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PcWrite hazard_unit.vhd(57) " "Inferred latch for \"PcWrite\" at hazard_unit.vhd(57)" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996689039 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_stall RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|mux_2to1_stall:mux_2to1_stall_1 " "Elaborating entity \"mux_2to1_stall\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|mux_2to1_stall:mux_2to1_stall_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "mux_2to1_stall_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_forwarding_unit RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|branch_forwarding_unit:branch_forwarding_unit_1 " "Elaborating entity \"branch_forwarding_unit\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|branch_forwarding_unit:branch_forwarding_unit_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "branch_forwarding_unit_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage_control RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1 " "Elaborating entity \"execute_stage_control\" for hierarchy \"RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\"" {  } { { "../hdl/src/RV32I_control.vhd" "execute_stage_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|alu_control:alu_control_1 " "Elaborating entity \"alu_control\" for hierarchy \"RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|alu_control:alu_control_1\"" {  } { { "../hdl/src/execute_stage_control.vhd" "alu_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|forwarding_unit:forwarding_unit_1 " "Elaborating entity \"forwarding_unit\" for hierarchy \"RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|forwarding_unit:forwarding_unit_1\"" {  } { { "../hdl/src/execute_stage_control.vhd" "forwarding_unit_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage_control RV32I_control:RV32I_control_1\|mem_stage_control:mem_stage_control_1 " "Elaborating entity \"mem_stage_control\" for hierarchy \"RV32I_control:RV32I_control_1\|mem_stage_control:mem_stage_control_1\"" {  } { { "../hdl/src/RV32I_control.vhd" "mem_stage_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996689049 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|MemToReg_execute_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|MemToReg_execute_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643996690714 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643996690714 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 31 " "Parameter WIDTH set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643996690714 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643996690714 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643996690714 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|Add0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add0" { Text "/home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1256 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643996690715 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643996690715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0 " "Elaborated megafunction instantiation \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996690824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0 " "Instantiated megafunction \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996690824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996690824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 31 " "Parameter \"WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996690824 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643996690824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4km " "Found entity 1: shift_taps_4km" {  } { { "db/shift_taps_4km.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996690856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996690856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k861 " "Found entity 1: altsyncram_k861" {  } { { "db/altsyncram_k861.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/altsyncram_k861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996690894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996690894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996690927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996690927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996690961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996690961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996690995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996690995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i8h " "Found entity 1: cntr_i8h" {  } { { "db/cntr_i8h.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_i8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996691030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996691030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996691041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0 " "Instantiated megafunction \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996691041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996691041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996691041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996691041 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643996691041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivi " "Found entity 1: add_sub_ivi" {  } { { "db/add_sub_ivi.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_ivi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996691075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996691075 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\|FetchPipeWrite RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\|PcWrite " "Duplicate LATCH primitive \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\|FetchPipeWrite\" merged with LATCH primitive \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\|PcWrite\"" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 40 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996691495 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1643996691495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\|PcWrite " "Latch RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\|PcWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch_stage:fetch_stage_1\|instruction_decode\[6\] " "Ports D and ENA on the latch are fed by the same signal fetch_stage:fetch_stage_1\|instruction_decode\[6\]" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1643996691496 ""}  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1643996691496 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_4km.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643996691504 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643996691504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643996692638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643996696897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996696897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3818 " "Implemented 3818 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643996697145 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643996697145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3639 " "Implemented 3639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643996697145 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643996697145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643996697145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996697160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:44:57 2022 " "Processing ended: Fri Feb  4 18:44:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996697160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996697160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996697160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996697160 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643996697951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996697951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:44:57 2022 " "Processing started: Fri Feb  4 18:44:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996697951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643996697951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643996697952 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643996697984 ""}
{ "Info" "0" "" "Project  = RV32I" {  } {  } 0 0 "Project  = RV32I" 0 0 "Fitter" 0 0 1643996697985 ""}
{ "Info" "0" "" "Revision = RV32I" {  } {  } 0 0 "Revision = RV32I" 0 0 "Fitter" 0 0 1643996697985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643996698061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643996698061 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RV32I 10CL006YU256C6G " "Automatically selected device 10CL006YU256C6G for design RV32I" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1643996698255 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1643996698255 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1643996698307 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1643996698307 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643996698441 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1643996698445 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C6G " "Device 10CL010YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643996698518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C6G " "Device 10CL016YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643996698518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C6G " "Device 10CL025YU256C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643996698518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643996698518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643996698531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643996698531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643996698531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643996698531 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/stefano/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643996698531 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643996698531 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643996698534 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643996698592 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1643996698955 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1643996699454 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32I.sdc " "Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1643996699459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1643996699460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1643996699506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643996699507 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1643996699530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643996699935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_stage:fetch_stage_1\|instruction_decode\[3\] " "Destination node fetch_stage:fetch_stage_1\|instruction_decode\[3\]" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643996699935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_stage:fetch_stage_1\|instruction_decode\[1\] " "Destination node fetch_stage:fetch_stage_1\|instruction_decode\[1\]" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643996699935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_stage:fetch_stage_1\|instruction_decode\[0\] " "Destination node fetch_stage:fetch_stage_1\|instruction_decode\[0\]" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643996699935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_stage:fetch_stage_1\|instruction_decode\[6\] " "Destination node fetch_stage:fetch_stage_1\|instruction_decode\[6\]" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643996699935 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch_stage:fetch_stage_1\|instruction_decode\[4\] " "Destination node fetch_stage:fetch_stage_1\|instruction_decode\[4\]" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643996699935 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643996699935 ""}  } { { "../hdl/src/RV32I.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643996699935 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643996699935 ""}  } { { "../hdl/src/RV32I.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 0 { 0 ""} 0 5221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643996699935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643996700402 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643996700408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643996700408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643996700415 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643996700434 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643996700451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643996700451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643996700456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643996700592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643996700599 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643996700599 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "146 unused 2.5V 80 66 0 " "Number of I/O pins in group: 146 (unused VREF, 2.5V VCCIO, 80 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1643996700604 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1643996700604 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1643996700604 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 25 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643996700605 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1643996700605 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1643996700605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643996700752 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1643996700759 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643996701416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643996701998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643996702038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643996710769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643996710769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643996711431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643996714111 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643996714111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643996727838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643996727838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643996727840 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.58 " "Total time spent on timing analysis during the Fitter is 1.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643996728042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643996728074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643996728578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643996728580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643996728969 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643996730030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/output_files/RV32I.fit.smsg " "Generated suppressed messages file /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/output_files/RV32I.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643996730662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996731274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:45:31 2022 " "Processing ended: Fri Feb  4 18:45:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996731274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996731274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996731274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643996731274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643996732124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996732125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:45:32 2022 " "Processing started: Fri Feb  4 18:45:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996732125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643996732125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643996732125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1643996732368 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643996732742 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643996732756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996732850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:45:32 2022 " "Processing ended: Fri Feb  4 18:45:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996732850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996732850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996732850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643996732850 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643996732988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643996733595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996733596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:45:33 2022 " "Processing started: Fri Feb  4 18:45:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996733596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1643996733596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RV32I -c RV32I " "Command: quartus_sta RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1643996733596 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1643996733632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1643996733747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1643996733747 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1643996733807 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1643996733807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1643996734064 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32I.sdc " "Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1643996734130 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996734131 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643996734147 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemWrite_decode MemWrite_decode " "create_clock -period 1.000 -name MemWrite_decode MemWrite_decode" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1643996734147 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996734147 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1643996734170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996734171 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1643996734191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643996734197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643996734216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643996734216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.717 " "Worst-case setup slack is -9.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.717           -5541.916 clock  " "   -9.717           -5541.916 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.874              -2.874 MemWrite_decode  " "   -2.874              -2.874 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996734218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock  " "    0.300               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 MemWrite_decode  " "    0.699               0.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996734226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.979 " "Worst-case recovery slack is -2.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.979              -2.979 MemWrite_decode  " "   -2.979              -2.979 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736             -22.816 clock  " "   -0.736             -22.816 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996734230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 MemWrite_decode  " "    0.790               0.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.255               0.000 clock  " "    1.255               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996734234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1480.916 clock  " "   -3.000           -1480.916 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 MemWrite_decode  " "   -3.000              -3.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996734239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996734239 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996734284 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996734284 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643996734287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643996734316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643996734968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996735132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643996735164 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643996735164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.558 " "Worst-case setup slack is -8.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.558           -4871.546 clock  " "   -8.558           -4871.546 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543              -2.543 MemWrite_decode  " "   -2.543              -2.543 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 clock  " "    0.287               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 MemWrite_decode  " "    0.681               0.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.602 " "Worst-case recovery slack is -2.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602              -2.602 MemWrite_decode  " "   -2.602              -2.602 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567             -17.577 clock  " "   -0.567             -17.577 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.763 " "Worst-case removal slack is 0.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 MemWrite_decode  " "    0.763               0.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 clock  " "    1.124               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1480.916 clock  " "   -3.000           -1480.916 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 MemWrite_decode  " "   -3.000              -3.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735187 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996735232 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643996735235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996735388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1643996735414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643996735414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.186 " "Worst-case setup slack is -5.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.186           -2784.803 clock  " "   -5.186           -2784.803 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137              -1.137 MemWrite_decode  " "   -1.137              -1.137 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock  " "    0.146               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 MemWrite_decode  " "    0.301               0.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.199 " "Worst-case recovery slack is -1.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -1.199 MemWrite_decode  " "   -1.199              -1.199 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 clock  " "    0.016               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.343 " "Worst-case removal slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 MemWrite_decode  " "    0.343               0.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 clock  " "    0.695               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1573.508 clock  " "   -3.000           -1573.508 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 MemWrite_decode  " "   -3.000              -3.000 MemWrite_decode " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643996735447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643996735447 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.014 ns " "Worst Case Available Settling Time: 0.014 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735505 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1643996735505 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1643996735505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643996735905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643996735908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996735995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:45:35 2022 " "Processing ended: Fri Feb  4 18:45:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996735995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996735995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996735995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643996735995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1643996736846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996736846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:45:36 2022 " "Processing started: Fri Feb  4 18:45:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996736846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1643996736846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RV32I -c RV32I " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1643996736846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1643996737108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32I.vo /home/stefano/Desktop/isa_lab3/riscv_opt/quartus/simulation/modelsim/ simulation " "Generated file RV32I.vo in folder \"/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1643996737701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996737744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:45:37 2022 " "Processing ended: Fri Feb  4 18:45:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996737744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996737744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996737744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1643996737744 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1643996737864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643996741824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996741825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:45:41 2022 " "Processing started: Fri Feb  4 18:45:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996741825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1643996741825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RV32I -c RV32I --netlist_type=sgate " "Command: quartus_npp RV32I -c RV32I --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1643996741825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1643996741898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996742165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:45:42 2022 " "Processing ended: Fri Feb  4 18:45:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996742165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996742165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996742165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1643996742165 ""}
