\section{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+spi.h File Reference}
\label{stm32f4xx__spi_8h}\index{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+spi.\+h@{C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+S\+T\+M32\+F4xx\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f4xx\+\_\+spi.\+h}}


This file contains all the functions prototypes for the S\+PI firmware library.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ S\+P\+I\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em S\+PI Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ I2\+S\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em I2S Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+E\+XT}(P\+E\+R\+I\+PH)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+23\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+23\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+E\+XT}(P\+E\+R\+I\+PH)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+E\+X\+T\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Direction\+\_\+2\+Lines\+\_\+\+Full\+Duplex}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Direction\+\_\+2\+Lines\+\_\+\+Rx\+Only}~((uint16\+\_\+t)0x0400)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Direction\+\_\+1\+Line\+\_\+\+Rx}~((uint16\+\_\+t)0x8000)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Direction\+\_\+1\+Line\+\_\+\+Tx}~((uint16\+\_\+t)0x\+C000)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+D\+I\+R\+E\+C\+T\+I\+O\+N\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Mode\+\_\+\+Master}~((uint16\+\_\+t)0x0104)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Mode\+\_\+\+Slave}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Data\+Size\+\_\+16b}~((uint16\+\_\+t)0x0800)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Data\+Size\+\_\+8b}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+D\+A\+T\+A\+S\+I\+ZE}(D\+A\+T\+A\+S\+I\+ZE)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+C\+P\+O\+L\+\_\+\+High}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+OL}(C\+P\+OL)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+1\+Edge}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+C\+P\+H\+A\+\_\+2\+Edge}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+P\+HA}(C\+P\+HA)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+N\+S\+S\+\_\+\+Soft}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+N\+S\+S\+\_\+\+Hard}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+N\+SS}(N\+SS)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+2}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+4}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+8}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+16}~((uint16\+\_\+t)0x0018)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+32}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+64}~((uint16\+\_\+t)0x0028)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+128}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Baud\+Rate\+Prescaler\+\_\+256}~((uint16\+\_\+t)0x0038)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+B\+A\+U\+D\+R\+A\+T\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}(P\+R\+E\+S\+C\+A\+L\+ER)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+First\+Bit\+\_\+\+M\+SB}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+First\+Bit\+\_\+\+L\+SB}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+F\+I\+R\+S\+T\+\_\+\+B\+IT}(B\+IT)
\item 
\#define \textbf{ I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Tx}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Rx}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ I2\+S\+\_\+\+Mode\+\_\+\+Master\+Tx}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I2\+S\+\_\+\+Mode\+\_\+\+Master\+Rx}~((uint16\+\_\+t)0x0300)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\#define \textbf{ I2\+S\+\_\+\+Standard\+\_\+\+Phillips}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Standard\+\_\+\+M\+SB}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ I2\+S\+\_\+\+Standard\+\_\+\+L\+SB}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ I2\+S\+\_\+\+Standard\+\_\+\+P\+C\+M\+Short}~((uint16\+\_\+t)0x0030)
\item 
\#define \textbf{ I2\+S\+\_\+\+Standard\+\_\+\+P\+C\+M\+Long}~((uint16\+\_\+t)0x00\+B0)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+S\+T\+A\+N\+D\+A\+RD}(S\+T\+A\+N\+D\+A\+RD)
\item 
\#define \textbf{ I2\+S\+\_\+\+Data\+Format\+\_\+16b}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Data\+Format\+\_\+16bextended}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I2\+S\+\_\+\+Data\+Format\+\_\+24b}~((uint16\+\_\+t)0x0003)
\item 
\#define \textbf{ I2\+S\+\_\+\+Data\+Format\+\_\+32b}~((uint16\+\_\+t)0x0005)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+AT}(F\+O\+R\+M\+AT)
\item 
\#define \textbf{ I2\+S\+\_\+\+M\+C\+L\+K\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x0200)
\item 
\#define \textbf{ I2\+S\+\_\+\+M\+C\+L\+K\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+M\+C\+L\+K\+\_\+\+O\+U\+T\+P\+UT}(O\+U\+T\+P\+UT)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+192k}~((uint32\+\_\+t)192000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+96k}~((uint32\+\_\+t)96000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+48k}~((uint32\+\_\+t)48000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+44k}~((uint32\+\_\+t)44100)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+32k}~((uint32\+\_\+t)32000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+22k}~((uint32\+\_\+t)22050)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+16k}~((uint32\+\_\+t)16000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+11k}~((uint32\+\_\+t)11025)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+8k}~((uint32\+\_\+t)8000)
\item 
\#define \textbf{ I2\+S\+\_\+\+Audio\+Freq\+\_\+\+Default}~((uint32\+\_\+t)2)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+A\+U\+D\+I\+O\+\_\+\+F\+R\+EQ}(F\+R\+EQ)
\item 
\#define \textbf{ I2\+S\+\_\+\+C\+P\+O\+L\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define \textbf{ I2\+S\+\_\+\+C\+P\+O\+L\+\_\+\+High}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ I\+S\+\_\+\+I2\+S\+\_\+\+C\+P\+OL}(C\+P\+OL)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+R\+EQ}(D\+M\+A\+R\+EQ)~((((D\+M\+A\+R\+EQ) \& (uint16\+\_\+t)0x\+F\+F\+F\+C) == 0x00) \&\& ((\+D\+M\+A\+R\+E\+Q) != 0x00))
\item 
\#define \textbf{ S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Soft\+\_\+\+Set}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Soft\+\_\+\+Reset}~((uint16\+\_\+t)0x\+F\+E\+F\+F)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+N\+S\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}(I\+N\+T\+E\+R\+N\+AL)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Tx}~((uint8\+\_\+t)0x00)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Rx}~((uint8\+\_\+t)0x01)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+RC}(\textbf{ C\+RC})~(((\textbf{ C\+RC}) == \textbf{ S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Tx}) $\vert$$\vert$ ((\textbf{ C\+RC}) == \textbf{ S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+Rx}))
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Direction\+\_\+\+Rx}~((uint16\+\_\+t)0x\+B\+F\+F\+F)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Direction\+\_\+\+Tx}~((uint16\+\_\+t)0x4000)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+D\+I\+R\+E\+C\+T\+I\+ON}(D\+I\+R\+E\+C\+T\+I\+ON)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint8\+\_\+t)0x71)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint8\+\_\+t)0x60)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint8\+\_\+t)0x50)
\item 
\#define \textbf{ I2\+S\+\_\+\+I\+T\+\_\+\+U\+DR}~((uint8\+\_\+t)0x53)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+T\+I\+F\+R\+FE}~((uint8\+\_\+t)0x58)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+IT}(IT)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint8\+\_\+t)0x56)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+M\+O\+DF}~((uint8\+\_\+t)0x55)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+C\+R\+C\+E\+RR}~((uint8\+\_\+t)0x54)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}(IT)~(((IT) == \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+C\+R\+C\+E\+RR}))
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+G\+E\+T\+\_\+\+IT}(IT)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0001)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0002)
\item 
\#define \textbf{ I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+C\+H\+S\+I\+DE}~((uint16\+\_\+t)0x0004)
\item 
\#define \textbf{ I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+U\+DR}~((uint16\+\_\+t)0x0008)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+C\+R\+C\+E\+RR}~((uint16\+\_\+t)0x0010)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+M\+O\+DF}~((uint16\+\_\+t)0x0020)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~((uint16\+\_\+t)0x0040)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+SY}~((uint16\+\_\+t)0x0080)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+I\+F\+R\+FE}~((uint16\+\_\+t)0x0100)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(F\+L\+AG)~(((F\+L\+AG) == \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+C\+R\+C\+E\+RR}))
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+I2\+S\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(F\+L\+AG)
\item 
\#define \textbf{ I\+S\+\_\+\+S\+P\+I\+\_\+\+C\+R\+C\+\_\+\+P\+O\+L\+Y\+N\+O\+M\+I\+AL}(P\+O\+L\+Y\+N\+O\+M\+I\+AL)~((P\+O\+L\+Y\+N\+O\+M\+I\+AL) $>$= 0x1)
\item 
\#define \textbf{ S\+P\+I\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req\+\_\+\+Tx}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req\+\_\+\+Rx}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+T\+XE}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+T\+XE}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+R\+X\+NE}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+E\+RR}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+E\+RR}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+\_\+\+O\+VR}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+\_\+\+O\+VR}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+F\+L\+A\+G\+\_\+\+B\+SY}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+A\+G\+\_\+\+B\+SY}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+De\+Init}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+De\+Init}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+I\+T\+Config}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+Config}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+D\+M\+A\+Cmd}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Cmd}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Send\+Data}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Send\+Data}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Receive\+Data}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Receive\+Data}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Get\+Flag\+Status}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Get\+Flag\+Status}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Clear\+Flag}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clear\+Flag}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Get\+I\+T\+Status}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Get\+I\+T\+Status}
\item 
\#define \textbf{ S\+P\+I\+\_\+\+Clear\+I\+T\+Pending\+Bit}~\textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clear\+I\+T\+Pending\+Bit}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+De\+Init} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Deinitialize the S\+P\+Ix peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Init} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ S\+P\+I\+\_\+\+Init\+Type\+Def} $\ast$S\+P\+I\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the S\+P\+Ix peripheral according to the specified parameters in the S\+P\+I\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ I2\+S\+\_\+\+Init} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ I2\+S\+\_\+\+Init\+Type\+Def} $\ast$I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the S\+P\+Ix peripheral according to the specified parameters in the I2\+S\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Struct\+Init} (\textbf{ S\+P\+I\+\_\+\+Init\+Type\+Def} $\ast$S\+P\+I\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each S\+P\+I\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ I2\+S\+\_\+\+Struct\+Init} (\textbf{ I2\+S\+\_\+\+Init\+Type\+Def} $\ast$I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each I2\+S\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Cmd} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified S\+PI peripheral. \end{DoxyCompactList}\item 
void \textbf{ I2\+S\+\_\+\+Cmd} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified S\+PI peripheral (in I2S mode). \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Data\+Size\+Config} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+Data\+Size)
\begin{DoxyCompactList}\small\item\em Configures the data size for the selected S\+PI. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Bi\+Directional\+Line\+Config} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+Direction)
\begin{DoxyCompactList}\small\item\em Selects the data transfer direction in bidirectional mode for the specified S\+PI. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Software\+Config} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+N\+S\+S\+Internal\+Soft)
\begin{DoxyCompactList}\small\item\em Configures internally by software the N\+SS pin for the selected S\+PI. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+S\+S\+Output\+Cmd} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the SS output for the selected S\+PI. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+T\+I\+Mode\+Cmd} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the S\+P\+Ix/\+I2\+Sx D\+MA interface. \end{DoxyCompactList}\item 
void \textbf{ I2\+S\+\_\+\+Full\+Duplex\+Config} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$I2\+Sxext, \textbf{ I2\+S\+\_\+\+Init\+Type\+Def} $\ast$I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Configures the full duplex mode for the I2\+Sx peripheral using its extension I2\+Sxext according to the specified parameters in the I2\+S\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Send\+Data} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits a Data through the S\+P\+Ix/\+I2\+Sx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Receive\+Data} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the S\+P\+Ix/\+I2\+Sx peripheral. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Calculate\+C\+RC} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the C\+RC value calculation of the transferred bytes. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+Transmit\+C\+RC} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Transmit the S\+P\+Ix C\+RC value. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ S\+P\+I\+\_\+\+Get\+C\+RC} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+C\+RC)
\begin{DoxyCompactList}\small\item\em Returns the transmit or the receive C\+RC register value for the specified S\+PI. \end{DoxyCompactList}\item 
uint16\+\_\+t \textbf{ S\+P\+I\+\_\+\+Get\+C\+R\+C\+Polynomial} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix)
\begin{DoxyCompactList}\small\item\em Returns the C\+RC Polynomial register value for the specified S\+PI. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Cmd} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+D\+M\+A\+Req, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the S\+P\+Ix/\+I2\+Sx D\+MA interface. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+I\+T\+Config} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified S\+P\+I/\+I2S interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Get\+Flag\+Status} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+P\+Ix/\+I2\+Sx flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clear\+Flag} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint16\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the S\+P\+Ix C\+RC Error (C\+R\+C\+E\+RR) flag. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Get\+I\+T\+Status} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified S\+P\+Ix/\+I2\+Sx interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ S\+P\+I\+\_\+\+I2\+S\+\_\+\+Clear\+I\+T\+Pending\+Bit} (\textbf{ S\+P\+I\+\_\+\+Type\+Def} $\ast$S\+P\+Ix, uint8\+\_\+t S\+P\+I\+\_\+\+I2\+S\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the S\+P\+Ix C\+RC Error (C\+R\+C\+E\+RR) interrupt pending bit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains all the functions prototypes for the S\+PI firmware library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/\+September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
T\+HE P\+R\+E\+S\+E\+NT F\+I\+R\+M\+W\+A\+RE W\+H\+I\+CH IS F\+OR G\+U\+I\+D\+A\+N\+CE O\+N\+LY A\+I\+MS AT P\+R\+O\+V\+I\+D\+I\+NG C\+U\+S\+T\+O\+M\+E\+RS W\+I\+TH C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON R\+E\+G\+A\+R\+D\+I\+NG T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS IN O\+R\+D\+ER F\+OR T\+H\+EM TO S\+A\+VE T\+I\+ME. AS A R\+E\+S\+U\+LT, S\+T\+M\+I\+C\+R\+O\+E\+L\+E\+C\+T\+R\+O\+N\+I\+CS S\+H\+A\+LL N\+OT BE H\+E\+LD L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES W\+I\+TH R\+E\+S\+P\+E\+CT TO A\+NY C\+L\+A\+I\+MS A\+R\+I\+S\+I\+NG F\+R\+OM T\+HE C\+O\+N\+T\+E\+NT OF S\+U\+CH F\+I\+R\+M\+W\+A\+RE A\+N\+D/\+OR T\+HE U\+SE M\+A\+DE BY C\+U\+S\+T\+O\+M\+E\+RS OF T\+HE C\+O\+D\+I\+NG I\+N\+F\+O\+R\+M\+A\+T\+I\+ON C\+O\+N\+T\+A\+I\+N\+ED H\+E\+R\+E\+IN IN C\+O\+N\+N\+E\+C\+T\+I\+ON W\+I\+TH T\+H\+E\+IR P\+R\+O\+D\+U\+C\+TS.

\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+HT 2011 S\+T\+Microelectronics\end{center} }

Definition in file \textbf{ stm32f4xx\+\_\+spi.\+h}.

