6
REF_CLK
UART_CLK
TX_CLK
RST
RX_IN
TX_OUT
1
../cons/constraints.sgdc
1
135
6
0
-1
1
11 0
0 3
0
1
-1
2
11 0
0 4
11 0
0 5
0
2
-1
3
8 0
0 5
8 0
0 7
8 0
0 8
0
3
-1
1
11 0
0 6
0
4
-1
1
11 0
0 7
0
5
-1
1
11 0
0 8
0
