!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/thiago/Desktop/LISHA/ine5424/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	//
$(APP)/$(APPLICATION)/$(APPLICATION)_traits.h	etc/makefile	/^$(APP)\/$(APPLICATION)\/$(APPLICATION)_traits.h:$/;"	t
$(APPLICATION)	app/hello/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION)	app/makefile	/^$(APPLICATION):	FORCE$/;"	t
$(APPLICATION)	app/philosophers_dinner/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION)	app/producer_consumer/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION)	tests/active_test/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION)	tests/alarm_test/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION)	tests/nic_test/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION)	tests/segment_test/makefile	/^$(APPLICATION):	$(APPLICATION).o $(LIB)\/*$/;"	t
$(APPLICATION).o	app/hello/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(APPLICATION).o	app/philosophers_dinner/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(APPLICATION).o	app/producer_consumer/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(APPLICATION).o	tests/active_test/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(APPLICATION).o	tests/alarm_test/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(APPLICATION).o	tests/nic_test/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(APPLICATION).o	tests/segment_test/makefile	/^$(APPLICATION).o: $(APPLICATION).cc $(SRC)$/;"	t
$(ARCH)_crtbegin.o	src/architecture/armv7/makefile	/^$(ARCH)_crtbegin.o: ..\/common\/crtbegin.c$/;"	t
$(ARCH)_crtbegin.o	src/architecture/armv8/makefile	/^$(ARCH)_crtbegin.o: ..\/common\/crtbegin.c$/;"	t
$(ARCH)_crtbegin.o	src/architecture/ia32/makefile	/^$(ARCH)_crtbegin.o: ..\/common\/crtbegin.c$/;"	t
$(ARCH)_crtbegin.o	src/architecture/rv32/makefile	/^$(ARCH)_crtbegin.o: ..\/common\/crtbegin.c$/;"	t
$(ARCH)_crtbegin.o	src/architecture/rv64/makefile	/^$(ARCH)_crtbegin.o: ..\/common\/crtbegin.c$/;"	t
$(ARCH)_crtend.o	src/architecture/armv7/makefile	/^$(ARCH)_crtend.o: ..\/common\/crtend.c$/;"	t
$(ARCH)_crtend.o	src/architecture/armv8/makefile	/^$(ARCH)_crtend.o: ..\/common\/crtend.c$/;"	t
$(ARCH)_crtend.o	src/architecture/ia32/makefile	/^$(ARCH)_crtend.o: ..\/common\/crtend.c$/;"	t
$(ARCH)_crtend.o	src/architecture/rv32/makefile	/^$(ARCH)_crtend.o: ..\/common\/crtend.c$/;"	t
$(ARCH)_crtend.o	src/architecture/rv64/makefile	/^$(ARCH)_crtend.o: ..\/common\/crtend.c$/;"	t
$(IMAGE)	img/makefile	/^$(IMAGE):	$(APPLICATION)$/;"	t
$(LIBARCH)	src/architecture/armv7/makefile	/^$(LIBARCH):	$(LIBARCH)($(OBJS))$/;"	t
$(LIBARCH)	src/architecture/armv8/makefile	/^$(LIBARCH):	$(LIBARCH)($(OBJS))$/;"	t
$(LIBARCH)	src/architecture/ia32/makefile	/^$(LIBARCH):	$(LIBARCH)($(OBJS))$/;"	t
$(LIBARCH)	src/architecture/rv32/makefile	/^$(LIBARCH):	$(LIBARCH)($(OBJS))$/;"	t
$(LIBARCH)	src/architecture/rv64/makefile	/^$(LIBARCH):	$(LIBARCH)($(OBJS))$/;"	t
$(LIBINIT)	src/api/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/architecture/armv7/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/architecture/armv8/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/architecture/common/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/architecture/ia32/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/architecture/rv32/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/architecture/rv64/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/cortex/emote3/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/cortex/lm3s811/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/cortex/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/cortex/raspberry_pi3/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/cortex/realview_pbx/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/cortex/zynq/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/pc/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBINIT)	src/machine/riscv/makefile	/^$(LIBINIT):	$(LIBINIT)($(INITS))$/;"	t
$(LIBMACH)	src/architecture/common/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/common/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/cortex/emote3/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/cortex/lm3s811/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/cortex/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/cortex/raspberry_pi3/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/cortex/realview_pbx/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/cortex/zynq/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBMACH)	src/machine/pc/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))	$/;"	t
$(LIBMACH)	src/machine/riscv/makefile	/^$(LIBMACH):	$(LIBMACH)($(OBJS))$/;"	t
$(LIBSYS)	src/api/makefile	/^$(LIBSYS):	$(LIBSYS)($(OBJS))$/;"	t
$(LIBUTIL)	src/utility/makefile	/^$(LIBUTIL):	$(LIBUTIL)($(OBJS))$/;"	t
$(PEER_IMAGE)	img/makefile	/^$(PEER_IMAGE):	$(APPLICATION)$/;"	t
$(SUBDIRS)	makefile	/^$(SUBDIRS): FORCE$/;"	t
$(SUBDIRS)	src/architecture/makefile	/^$(SUBDIRS):	FORCE$/;"	t
$(SUBDIRS)	src/machine/cortex/makefile	/^$(SUBDIRS):	FORCE$/;"	t
$(SUBDIRS)	src/machine/makefile	/^$(SUBDIRS):	FORCE$/;"	t
$(SUBDIRS)	src/makefile	/^$(SUBDIRS):	FORCE$/;"	t
$(SUBDIRS)	tools/makefile	/^$(SUBDIRS):	FORCE$/;"	t
A	include/machine/gpio.h	/^        A,$/;"	e	enum:GPIO_Common::__anon222cd9e10103
A	include/utility/random.h	/^    static const unsigned long A = 1103515245;$/;"	m	class:Random	typeref:typename:const unsigned long
A	tests/active_test/active_test.cc	/^class A: public Active$/;"	c	file:
A9_Global_Timer	include/machine/cortex/engine/cortex_a9/global_timer.h	/^class A9_Global_Timer:  public Timer_Common$/;"	c
A9_Private_Timer	include/machine/cortex/engine/cortex_a9/private_timer.h	/^class A9_Private_Timer: public Timer_Common$/;"	c
AAC_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        AAC_BASE                = 0x10004000, \/\/ PrimeCell PL041 Advanced Audio CODEC$/;"	e	enum:Memory_Map::__anonea063a4a0103
ACC	include/architecture/ia32/ia32_mmu.h	/^            ACC  = 1 <<  5, \/\/ Accessed (0=not-accessed, 1=accessed$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
ACCEPT_ANY	include/machine/pc/pc_rtl8139.h	/^        ACCEPT_ANY = 0x0F,      \/\/ RCR$/;"	e	enum:RTL8139::__anon2b7d05ed0203
ACCEPT_FT0_BEACON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ACCEPT_FT0_BEACON  = 1 << 3,$/;"	e	enum:CC2538RF::__anon1a159e880c03
ACCEPT_FT1_DATA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ACCEPT_FT1_DATA    = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e880c03
ACCEPT_FT2_ACK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ACCEPT_FT2_ACK     = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e880c03
ACCEPT_FT3_MAC_CMD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ACCEPT_FT3_MAC_CMD = 1 << 6,$/;"	e	enum:CC2538RF::__anon1a159e880c03
ACCESS	include/architecture/armv8/armv8_mmu.h	/^            ACCESS              = 0b1   << 10,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
ACCESS_ERROR_TYPE_0_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ACCESS_ERROR_TYPE_0_IRQ         = 71,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
ACCESS_ERROR_TYPE_1_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ACCESS_ERROR_TYPE_1_IRQ         = 70,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
ACCURACY	include/architecture/armv7/armv7_tsc.h	/^    static const PPB ACCURACY = 40000; \/\/ ppb$/;"	m	class:TSC	typeref:typename:const PPB
ACCURACY	include/architecture/armv8/armv8_tsc.h	/^    static const PPB ACCURACY = 40000; \/\/ ppb$/;"	m	class:TSC	typeref:typename:const PPB
ACCURACY	include/architecture/rv32/rv32_tsc.h	/^    static const unsigned int ACCURACY = 40000; \/\/ this is actually unknown at the moment$/;"	m	class:TSC	typeref:typename:const unsigned int
ACCURACY	include/architecture/rv64/rv64_tsc.h	/^    static const unsigned int ACCURACY = 40000; \/\/ this is actually unknown at the moment$/;"	m	class:TSC	typeref:typename:const unsigned int
ACCURACY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        const static PPB ACCURACY = 40000; \/\/ 40 PPM$/;"	m	class:CC2538RF::Timer	typeref:typename:const PPB
ACK	include/machine/engine/cm1101.h	/^        ACK                     = 0x16,$/;"	e	enum:CM1101::__anon9c3f22aa0203
ACK	include/machine/pc/pc_keyboard.h	/^        ACK             = 0xfa,$/;"	e	enum:i8042::__anondfef52170303
ACK_CTL	include/machine/cortex/engine/cortex_a9/gic.h	/^        ACK_CTL                     = 1 << 2    \/\/ Acknowledge control          r\/w     0$/;"	e	enum:GIC::__anonebe3eccb0403
ACK_CTL	include/machine/cortex/zynq/zynq_machine.h	/^        ACK_CTL                     = 1 << 2    \/\/ Acknowledge control          r\/w     0$/;"	e	enum:Zynq::__anonae32835d0c03
ACTIVE	include/machine/cortex/emote3/emote3_sysctrl.h	/^        ACTIVE,$/;"	e	enum:SysCtrl::Power_Mode
ACTIVE	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        ACTIVE = 0,$/;"	e	enum:SysCtrl::POWER_MODE
ACTIVE	include/machine/pc/pc_keyboard.h	/^        ACTIVE          = 0x10, \/\/ Keyboard is active$/;"	e	enum:i8042::__anondfef52170203
ACTIVE_ID	include/system/types.h	/^    ACTIVE_ID,$/;"	e	enum:__anond508eab70103
ACTLR	include/machine/cortex/engine/cortex_m3/scb.h	/^        ACTLR           = 0x008,        \/\/ Auxiliary Control Register                         /;"	e	enum:SCB::__anon31f252560103
ADC	include/machine/cortex/cortex_adc.h	/^    ADC(unsigned int unit = 0, const Reference & reference = INTERNAL, unsigned int bits = 12): /;"	f	class:ADC
ADC	include/machine/cortex/cortex_adc.h	/^class ADC: private ADC_Engine$/;"	c
ADC0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        ADC0_BASE               = 0x40038000, \/\/ ADC$/;"	e	enum:Memory_Map::__anona531b8cc0103
ADCCON1	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON1           =  0x00, \/\/ RW    32     0x00000033$/;"	e	enum:CC2538_ADC::__anon9a168ae60103
ADCCON1_EOC	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON1_EOC   = 1 << 7, \/\/ End of conversion. Cleared when ADCH has been read. If a ne/;"	e	enum:CC2538_ADC::__anon9a168ae60203
ADCCON1_RCTRL	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON1_RCTRL = 1 << 2, \/\/Controls the 16-bit random-number generator (see User Guide$/;"	e	enum:CC2538_ADC::__anon9a168ae60203
ADCCON1_ST	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON1_ST    = 1 << 6, \/\/ Start conversion$/;"	e	enum:CC2538_ADC::__anon9a168ae60203
ADCCON1_STSEL	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON1_STSEL = 1 << 4, \/\/ Start select$/;"	e	enum:CC2538_ADC::__anon9a168ae60203
ADCCON2	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON2           =  0x04, \/\/ RW    32     0x00000010$/;"	e	enum:CC2538_ADC::__anon9a168ae60103
ADCCON2_SCH	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON2_SCH  = 1 << 0,  \/\/ Sequence channel select$/;"	e	enum:CC2538_ADC::__anon9a168ae60303
ADCCON2_SDIV	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON2_SDIV = 1 << 4,  \/\/ Sets the decimation rate for channels included in the seque/;"	e	enum:CC2538_ADC::__anon9a168ae60303
ADCCON2_SREF	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON2_SREF = 1 << 6,  \/\/ Selects reference voltage used for the sequence of conversi/;"	e	enum:CC2538_ADC::__anon9a168ae60303
ADCCON3	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON3           =  0x08, \/\/ RW    32     0x00000000$/;"	e	enum:CC2538_ADC::__anon9a168ae60103
ADCCON3_ECH	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON3_ECH  = 1 << 0,  \/\/ Single channel select. Selects the channel number of the si/;"	e	enum:CC2538_ADC::__anon9a168ae60403
ADCCON3_EDIV	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON3_EDIV = 1 << 4,  \/\/ Sets the decimation rate used for the extra conversion$/;"	e	enum:CC2538_ADC::__anon9a168ae60403
ADCCON3_EREF	include/machine/cortex/emote3/emote3_adc.h	/^        ADCCON3_EREF = 1 << 6,  \/\/ Selects reference voltage used for the extra conversion$/;"	e	enum:CC2538_ADC::__anon9a168ae60403
ADCH	include/machine/cortex/emote3/emote3_adc.h	/^        ADCH              =  0x10, \/\/ RO    32     0x00000000$/;"	e	enum:CC2538_ADC::__anon9a168ae60103
ADCH_ADC	include/machine/cortex/emote3/emote3_adc.h	/^        ADCH_ADC = 1 << 0,      \/\/ Most-significant part of ADC conversion result$/;"	e	enum:CC2538_ADC::__anon9a168ae60603
ADCL	include/machine/cortex/emote3/emote3_adc.h	/^        ADCL              =  0x0C, \/\/ RW    32     0x00000000$/;"	e	enum:CC2538_ADC::__anon9a168ae60103
ADCL_ADC	include/machine/cortex/emote3/emote3_adc.h	/^        ADCL_ADC = 1 << 2,      \/\/ Least-significant part of ADC conversion result$/;"	e	enum:CC2538_ADC::__anon9a168ae60503
ADC_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        ADC_BASE                = 0x400d7000,$/;"	e	enum:Memory_Map::__anon74629cb40103
ADC_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        ADC_BASE                = 0xf8007100,$/;"	e	enum:Memory_Map::__anona1c271de0103
ADC_Common	include/machine/adc.h	/^    ADC_Common() {}$/;"	f	class:ADC_Common
ADC_Common	include/machine/adc.h	/^class ADC_Common$/;"	c
ADC_Engine	include/machine/cortex/emote3/emote3_adc.h	/^    ADC_Engine(unsigned int unit, const Reference & reference, unsigned int bits)$/;"	f	class:ADC_Engine
ADC_Engine	include/machine/cortex/emote3/emote3_adc.h	/^class ADC_Engine: public CC2538_ADC$/;"	c
ADDR	include/machine/cortex/emote3/emote3_usb.h	/^        ADDR      = 0x00, \/\/   RW   32     0x0000 0000    0x4008 9000$/;"	e	enum:USB_Engine::__anon9b88aa680103
ADDR	include/machine/pc/pc_rtc.h	/^        ADDR		= 0x70,$/;"	e	enum:MC146818::__anon80dec0ef0103
ADDRESS	include/machine/nic.h	/^            ADDRESS     = 1 << 0,     \/\/ MAC address (all NICs, r\/w)$/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
ADDRESS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int ADDRESS = 0xa0000; \/\/ VGA Graphic mode frame buffer$/;"	m	struct:Traits	typeref:typename:const unsigned int
ADDRESS	include/machine/pc/pc_scratchpad.h	/^    static const unsigned int ADDRESS = Traits<Scratchpad>::ADDRESS;$/;"	m	class:Scratchpad	typeref:typename:const unsigned int
ADDRESS	include/machine/usb.h	/^        ADDRESS,$/;"	e	enum:USB_2_0::STATE
ADDRESS_SPACE_ID	include/system/types.h	/^    ADDRESS_SPACE_ID,$/;"	e	enum:__anond508eab70103
ADDR_CUR_END	include/machine/pc/pc_display.h	/^        ADDR_CUR_END    = 0x0b,$/;"	e	enum:MC6845::__anon47992e1c0203
ADDR_CUR_POS_HI	include/machine/pc/pc_display.h	/^        ADDR_CUR_POS_HI = 0x0e, \/\/ current curor position$/;"	e	enum:MC6845::__anon47992e1c0203
ADDR_CUR_POS_LO	include/machine/pc/pc_display.h	/^        ADDR_CUR_POS_LO = 0x0f$/;"	e	enum:MC6845::__anon47992e1c0203
ADDR_CUR_START	include/machine/pc/pc_display.h	/^        ADDR_CUR_START  = 0x0a, \/\/ cursor mask$/;"	e	enum:MC6845::__anon47992e1c0203
ADDR_PAGE_HI	include/machine/pc/pc_display.h	/^        ADDR_PAGE_HI    = 0x0c, \/\/ current frame buffer page$/;"	e	enum:MC6845::__anon47992e1c0203
ADDR_PAGE_LO	include/machine/pc/pc_display.h	/^        ADDR_PAGE_LO    = 0x0d,$/;"	e	enum:MC6845::__anon47992e1c0203
ADDR_REG	include/machine/pc/pc_display.h	/^        ADDR_REG  = 0x03d4, \/\/ Address$/;"	e	enum:MC6845::__anon47992e1c0103
AES	include/machine/aes.h	/^using AES = HWAES<KEY_SIZE>;$/;"	t	typeref:typename:HWAES<KEY_SIZE>
AES	include/machine/aes.h	/^using AES = SWAES<KEY_SIZE>;$/;"	t	typeref:typename:SWAES<KEY_SIZE>
AES_Common	include/machine/aes.h	/^    AES_Common() {}$/;"	f	class:AES_Common
AES_Common	include/machine/aes.h	/^class AES_Common$/;"	c
AFE	include/architecture/armv7/armv7_cpu.h	/^        AFE         = 1 << 29  \/\/ Access Flag enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00703
AFSEL	include/machine/cortex/engine/pl061.h	/^        AFSEL           = 0x420,        \/\/ Alternate Function Select            rw      -$/;"	e	enum:PL061::__anone33fc74e0103
AFSEL_ALTP0	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP0     = 1 <<  0,      \/\/ Pin 0 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP1	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP1     = 1 <<  1,      \/\/ Pin 1 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP2	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP2     = 1 <<  2,      \/\/ Pin 2 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP3	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP3     = 1 <<  3,      \/\/ Pin 3 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP4	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP4     = 1 <<  4,      \/\/ Pin 4 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP5	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP5     = 1 <<  5,      \/\/ Pin 5 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP6	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP6     = 1 <<  6,      \/\/ Pin 6 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AFSEL_ALTP7	include/machine/cortex/engine/pl061.h	/^        AFSEL_ALTP7     = 1 <<  7       \/\/ Pin 7 (0 -> GPIO | 1 -> Alt) rw      0$/;"	e	enum:PL061::__anone33fc74e0303
AGCCTRL1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        AGCCTRL1      = 0x0c8,$/;"	e	enum:CC2538RF::__anon1a159e880303
AGU_BYPASS_CANCEL_COUNT	include/architecture/ia32/ia32_pmu.h	/^        AGU_BYPASS_CANCEL_COUNT                         = 0xb6 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
AIRCR	include/machine/cortex/engine/cortex_m3/scb.h	/^        AIRCR           = 0xd0c,        \/\/ Application Interrupt\/Reset Control Register      /;"	e	enum:SCB::__anon31f252560103
ALARM	include/machine/riscv/riscv_timer.h	/^        ALARM$/;"	e	enum:Timer::__anonea76c46f0103
ALARM	include/machine/timer.h	/^        ALARM,$/;"	e	enum:Timer_Common::Channel
ALARM_H	include/machine/pc/pc_rtc.h	/^        ALARM_H		    = 0x05,$/;"	e	enum:MC146818::__anon80dec0ef0203
ALARM_ID	include/system/types.h	/^    ALARM_ID,$/;"	e	enum:__anond508eab70103
ALARM_M	include/machine/pc/pc_rtc.h	/^        ALARM_M		    = 0x03,$/;"	e	enum:MC146818::__anon80dec0ef0203
ALARM_S	include/machine/pc/pc_rtc.h	/^        ALARM_S		    = 0x01,$/;"	e	enum:MC146818::__anon80dec0ef0203
ALIST	include/system/meta.h	/^class ALIST<>$/;"	c
ALIST	include/system/meta.h	/^class ALIST<T1, T2, Tn ...>$/;"	c
ALIST	include/system/meta.h	/^class ALIST<T1, Tn ...>$/;"	c
ALL	include/machine/nic.h	/^            ALL         = 0xffffffff,$/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
ALT	include/machine/pc/pc_keyboard.h	/^        ALT     = 0x04,$/;"	e	enum:PS2_Keyboard::__anondfef52170503
ALT_FUNC_5_PIN14	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        ALT_FUNC_5_PIN14= 2 << 12,      \/\/ Defines GPIO Mapping according to ALT 5  r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740303
ALT_FUNC_5_PIN15	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        ALT_FUNC_5_PIN15= 2 << 15,      \/\/ Defines GPIO Mapping according to ALT 5  r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740303
AMP_DET	include/machine/cortex/emote3/emote3_sysctrl.h	/^        AMP_DET       = 1 << 21,  \/\/ Amplitude detector of XOSC during power up       rw      /;"	e	enum:SysCtrl::__anon6512a6d20203
ANA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ANA      = 0x800$/;"	e	enum:CC2538RF::__anon1a159e880103
ANA	include/machine/cortex/emote3/emote3_ioctrl.h	/^        ANA = 0x1, \/\/ analog enable$/;"	e	enum:IOCtrl::__anon6c49ad4b0303
ANY	include/architecture/ia32/ia32_pmu.h	/^      ANY            = 0x0000010000LLU, \/\/ bit 16 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
ANY	include/scheduler.h	/^        ANY         = -1U$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0203
ANY_THREAD	include/architecture/ia32/ia32_pmu.h	/^        ANY_THREAD = (0x01 << 21),$/;"	e	enum:Intel_PMU_V3::__anon1eabf09e0a03
ANY_THREAD_FIXED0	include/architecture/ia32/ia32_pmu.h	/^        ANY_THREAD_FIXED0 = (0x01 << 2),$/;"	e	enum:Intel_PMU_V3::__anon1eabf09e0b03
ANY_THREAD_FIXED1	include/architecture/ia32/ia32_pmu.h	/^        ANY_THREAD_FIXED1 = (0x01 << 6),$/;"	e	enum:Intel_PMU_V3::__anon1eabf09e0b03
ANY_THREAD_FIXED2	include/architecture/ia32/ia32_pmu.h	/^        ANY_THREAD_FIXED2 = (0x01 << 10),$/;"	e	enum:Intel_PMU_V3::__anon1eabf09e0b03
AON_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        AON_BASE        = 0x10000000,   \/\/ SiFive-E Always-On (AON) Domain (real-time stuff)$/;"	e	enum:Memory_Map::__anona1c77a600103
AP0	include/architecture/armv7/armv7_mmu.h	/^            AP0  = 1 << 10,$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
AP1	include/architecture/armv7/armv7_mmu.h	/^            AP1  = 1 << 11,$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
AP1	include/architecture/armv8/armv8_mmu.h	/^            AP1                 = 0b1   << 6,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
AP2	include/architecture/armv7/armv7_mmu.h	/^            AP2  = 1 << 15,$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
AP2	include/architecture/armv8/armv8_mmu.h	/^            AP2                 = 0b1   << 7,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
APERF	include/architecture/ia32/ia32_pmu.h	/^        APERF         = 0x00e8,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
APERIODIC	include/scheduler.h	/^        APERIODIC   = NORMAL,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0303
APIC	include/architecture/ia32/ia32_mmu.h	/^            APIC = (SYS | PCD),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
APIC	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        APIC            = IO,$/;"	e	enum:Memory_Map::__anona81ccb260103
APIC	include/machine/pc/pc_ic.h	/^    APIC() {}$/;"	f	class:APIC
APIC	include/machine/pc/pc_ic.h	/^class APIC$/;"	c
APIC_PHY	src/setup/setup_legacy_pc.cc	/^    static const unsigned long APIC_PHY         = APIC::LOCAL_APIC_PHY_ADDR;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APIC_SIZE	src/setup/setup_legacy_pc.cc	/^    static const unsigned long APIC_SIZE        = APIC::LOCAL_APIC_SIZE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APIC_Timer	include/machine/pc/pc_timer.h	/^    APIC_Timer() {}$/;"	f	class:APIC_Timer
APIC_Timer	include/machine/pc/pc_timer.h	/^class APIC_Timer$/;"	c
APP	include/architecture/armv8/armv8_mmu.h	/^            APP                 = (nG | INNER_SHAREABLE | RW_SYS | CWT | PTE),          \/\/ S, /;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
APP	include/architecture/ia32/ia32_mmu.h	/^            APP  = (PRE | WR  | ACC | USR),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
APPC	include/architecture/armv8/armv8_mmu.h	/^            APPC                = (nG | INNER_SHAREABLE | RW_SYS | CWT | PTE),          \/\/ S, /;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
APPC	include/architecture/ia32/ia32_mmu.h	/^            APPC = (PRE | EX  | ACC | USR),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
APPC	include/architecture/mmu.h	/^            APPC = (PRE | RD | EX | USR),$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
APPD	include/architecture/armv8/armv8_mmu.h	/^            APPD                = (nG | INNER_SHAREABLE | RW_SYS | CWT | XN  | PTE),    \/\/ S, /;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
APPD	include/architecture/ia32/ia32_mmu.h	/^            APPD = (PRE | WR  | ACC | USR),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
APPD	include/architecture/mmu.h	/^            APPD = (PRE | RD | WR | USR),$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
APPEND_DATA_MODE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        APPEND_DATA_MODE = 1 << 7,$/;"	e	enum:CC2538RF::__anon1a159e880f03
APPL	include/system/config.h	/^#define APPL /;"	d
APPLE_IP_OVER_IEEE1394	include/utility/pcap.h	/^        APPLE_IP_OVER_IEEE1394     = 138,$/;"	e	enum:PCAP::Link_Type
APP_CODE	include/machine/cortex/emote3/emote3_memory_map.h	/^        APP_CODE                = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anon74629cb40103
APP_CODE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int APP_CODE          = BOOT_LOADER + BOOT_LOADER_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_CODE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        APP_CODE                = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anona531b8cc0103
APP_CODE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int APP_CODE          = ROM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_CODE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        APP_CODE        = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
APP_CODE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int APP_CODE          = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_CODE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        APP_CODE                = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anonea063a4a0103
APP_CODE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int APP_CODE          = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_CODE	include/machine/cortex/zynq/zynq_memory_map.h	/^        APP_CODE                = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anona1c271de0103
APP_CODE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int APP_CODE          = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_CODE	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        APP_CODE        = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anona81ccb260103
APP_CODE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int APP_CODE          = APP_LOW;      \/\/ APP_CODE < APP_DATA must ho/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_CODE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        APP_CODE        = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anona1c77a600103
APP_CODE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long APP_CODE         = ROM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_CODE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        APP_CODE        = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anond92500800103
APP_CODE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long APP_CODE         = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_CODE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        APP_CODE        = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
APP_CODE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long APP_CODE         = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_CODE	src/setup/setup_legacy_pc.cc	/^    static const unsigned long APP_CODE         = Memory_Map::APP_CODE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_DATA	include/machine/cortex/emote3/emote3_memory_map.h	/^        APP_DATA                = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anon74629cb40103
APP_DATA	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int APP_DATA          = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_DATA	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        APP_DATA                = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anona531b8cc0103
APP_DATA	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int APP_DATA          = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_DATA	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        APP_DATA        = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
APP_DATA	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int APP_DATA          = APP_CODE + (armv7 ? 4 : 32) * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_DATA	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        APP_DATA                = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anonea063a4a0103
APP_DATA	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int APP_DATA          = APP_LOW;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_DATA	include/machine/cortex/zynq/zynq_memory_map.h	/^        APP_DATA                = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anona1c271de0103
APP_DATA	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int APP_DATA          = 0x03100000;   \/\/ 192 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_DATA	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        APP_DATA        = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anona81ccb260103
APP_DATA	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int APP_DATA          = APP_CODE + 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_DATA	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        APP_DATA        = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anona1c77a600103
APP_DATA	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long APP_DATA         = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_DATA	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        APP_DATA        = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anond92500800103
APP_DATA	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long APP_DATA         = APP_CODE + 4 * 1024 * 1024;                   /;"	m	struct:Traits	typeref:typename:const unsigned long
APP_DATA	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        APP_DATA        = Traits<Machine>::APP_DATA,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
APP_DATA	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long APP_DATA         = APP_CODE + 64 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_DATA	src/setup/setup_legacy_pc.cc	/^    static const unsigned long APP_DATA         = Memory_Map::APP_DATA;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_HIGH	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int APP_HIGH  = Memory_Map::APP_HIGH;$/;"	m	class:MMU	typeref:typename:const unsigned int
APP_HIGH	include/machine/cortex/emote3/emote3_memory_map.h	/^        APP_HIGH                = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anon74629cb40103
APP_HIGH	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int APP_HIGH          = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_HIGH	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        APP_HIGH                = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anona531b8cc0103
APP_HIGH	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int APP_HIGH          = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_HIGH	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        APP_HIGH        = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
APP_HIGH	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int APP_HIGH          = APP_LOW + (RAM_TOP - RAM_BASE) - 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_HIGH	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        APP_HIGH                = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anonea063a4a0103
APP_HIGH	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int APP_HIGH          = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_HIGH	include/machine/cortex/zynq/zynq_memory_map.h	/^        APP_HIGH                = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anona1c271de0103
APP_HIGH	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int APP_HIGH          = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_HIGH	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        APP_HIGH        = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anona81ccb260103
APP_HIGH	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int APP_HIGH          = 0xff7fffff;   \/\/ SYS - 1$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_HIGH	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        APP_HIGH        = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anona1c77a600103
APP_HIGH	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long APP_HIGH         = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_HIGH	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        APP_HIGH        = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anond92500800103
APP_HIGH	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long APP_HIGH         = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_HIGH	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        APP_HIGH        = Traits<Machine>::APP_HIGH,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
APP_HIGH	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long APP_HIGH         = RAM_TOP;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_HIGH	src/setup/setup_legacy_pc.cc	/^    static const unsigned long APP_HIGH         = Memory_Map::APP_HIGH;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_HIGH	src/setup/setup_realview_pbx.cc	/^    static const unsigned long APP_HIGH         = Memory_Map::APP_HIGH;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_HIGH	src/setup/setup_zynq.cc	/^    static const unsigned long APP_HIGH         = Memory_Map::APP_HIGH;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_LOW	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int APP_LOW   = Memory_Map::APP_LOW;$/;"	m	class:MMU	typeref:typename:const unsigned int
APP_LOW	include/machine/cortex/emote3/emote3_memory_map.h	/^        APP_LOW                 = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anon74629cb40103
APP_LOW	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int APP_LOW           = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_LOW	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        APP_LOW                 = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anona531b8cc0103
APP_LOW	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int APP_LOW           = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_LOW	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        APP_LOW         = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
APP_LOW	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int APP_LOW           = library ? RESET : 0x80000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_LOW	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        APP_LOW                 = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anonea063a4a0103
APP_LOW	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int APP_LOW           = RESET;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_LOW	include/machine/cortex/zynq/zynq_memory_map.h	/^        APP_LOW                 = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anona1c271de0103
APP_LOW	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int APP_LOW           = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_LOW	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        APP_LOW         = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anona81ccb260103
APP_LOW	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int APP_LOW           = 0x80000000;   \/\/ 2 GB$/;"	m	struct:Traits	typeref:typename:const unsigned int
APP_LOW	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        APP_LOW         = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anona1c77a600103
APP_LOW	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long APP_LOW          = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_LOW	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        APP_LOW         = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anond92500800103
APP_LOW	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long APP_LOW          = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_LOW	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        APP_LOW         = Traits<Machine>::APP_LOW,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
APP_LOW	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long APP_LOW          = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned long
APP_LOW	src/setup/setup_legacy_pc.cc	/^    static const unsigned long APP_LOW          = Memory_Map::APP_LOW;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_LOW	src/setup/setup_realview_pbx.cc	/^    static const unsigned long APP_LOW          = Memory_Map::APP_LOW;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APP_LOW	src/setup/setup_zynq.cc	/^    static const unsigned long APP_LOW          = Memory_Map::APP_LOW;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
APR	include/machine/pc/pc_ic.h	/^        APR           = 0x090,  \/\/ Arbitration priority$/;"	e	enum:APIC::__anon3a300d520703
ARCH	include/system/config.h	/^#define ARCH /;"	d
ARCHITECTURE	app/hello/hello_traits.h	/^    static const unsigned int ARCHITECTURE = RV64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int ARCHITECTURE = RV64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int ARCHITECTURE = RV64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE	tests/active_test/active_test_traits.h	/^    static const unsigned int ARCHITECTURE = RV64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int ARCHITECTURE = RV64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int ARCHITECTURE = IA32;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int ARCHITECTURE = RV64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARCHITECTURE_DEPENDENT_EVENT100	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT100,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT101	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT101,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT102	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT102,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT103	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT103,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT104	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT104,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT105	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT105,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT106	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT106,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT107	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT107,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT108	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT108,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT109	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT109,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT110	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT110,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT111	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT111,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT112	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT112,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT113	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT113,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT114	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT114,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT115	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT115,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT116	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT116,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT117	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT117,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT118	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT118,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT119	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT119,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT120	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT120,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT121	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT121,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT122	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT122,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT123	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT123,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT124	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT124,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT125	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT125,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT126	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT126,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT127	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT127,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT128	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT128,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT129	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT129,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT130	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT130,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT131	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT131,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT132	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT132,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT133	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT133,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT134	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT134,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT135	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT135,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT136	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT136,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT137	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT137,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT138	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT138,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT139	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT139,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT140	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT140,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT141	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT141,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT142	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT142,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT143	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT143,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT144	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT144,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT145	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT145,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT146	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT146,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT147	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT147,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT148	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT148,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT149	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT149,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT150	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT150,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT151	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT151,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT152	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT152,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT153	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT153,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT154	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT154,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT155	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT155,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT156	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT156,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT157	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT157,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT158	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT158,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT159	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT159,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT160	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT160,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT161	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT161,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT162	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT162,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT163	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT163,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT164	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT164,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT165	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT165,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT166	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT166,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT167	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT167,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT168	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT168,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT169	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT169,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT170	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT170,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT171	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT171,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT172	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT172,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT173	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT173,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT174	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT174,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT175	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT175,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT176	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT176,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT177	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT177,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT178	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT178,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT179	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT179,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT180	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT180,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT181	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT181,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT182	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT182,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT183	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT183,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT184	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT184,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT185	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT185,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT186	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT186,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT187	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT187,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT188	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT188,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT189	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT189,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT190	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT190,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT191	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT191,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT192	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT192,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT193	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT193,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT194	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT194,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT195	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT195,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT196	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT196,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT197	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT197,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT198	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT198,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT199	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT199,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT200	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT200,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT201	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT201,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT202	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT202,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT203	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT203,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT204	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT204,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT205	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT205,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT206	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT206,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT207	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT207,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT208	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT208,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT209	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT209,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT210	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT210,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT211	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT211,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT212	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT212,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT213	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT213,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT214	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT214,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT215	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT215,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT216	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT216,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT217	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT217,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT218	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT218,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT219	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT219,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT220	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT220,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT221	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT221,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT222	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT222,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT223	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT223,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT224	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT224,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT225	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT225,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT226	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT226,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT227	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT227,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT228	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT228,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT229	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT229,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT230	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT230,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT231	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT231,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT232	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT232,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT233	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT233,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT234	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT234,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT235	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT235,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT236	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT236,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT237	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT237,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT238	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT238,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT239	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT239,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT45	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT45,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT46	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT46,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT47	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT47,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT48	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT48,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT49	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT49,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT50	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT50,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT51	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT51,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT52	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT52,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT53	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT53,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT54	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT54,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT55	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT55,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT56	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT56,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT57	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT57,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT58	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT58,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT59	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT59,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT60	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT60,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT61	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT61,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT62	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT62,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT63	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT63,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT64	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT64,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT65	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT65,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT66	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT66,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT67	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT67,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT68	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT68,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT69	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT69,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT70	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT70,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT71	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT71,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT72	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT72,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT73	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT73,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT74	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT74,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT75	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT75,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT76	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT76,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT77	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT77,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT78	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT78,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT79	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT79,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT80	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT80,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT81	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT81,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT82	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT82,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT83	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT83,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT84	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT84,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT85	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT85,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT86	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT86,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT87	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT87,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT88	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT88,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT89	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT89,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT90	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT90,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT91	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT91,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT92	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT92,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT93	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT93,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT94	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT94,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT95	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT95,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT96	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT96,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT97	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT97,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT98	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT98,$/;"	e	enum:PMU_Event
ARCHITECTURE_DEPENDENT_EVENT99	include/system/traits.h	/^    ARCHITECTURE_DEPENDENT_EVENT99,$/;"	e	enum:PMU_Event
ARCNET_BSD	include/utility/pcap.h	/^        ARCNET_BSD                 = 7,$/;"	e	enum:PCAP::Link_Type
ARCNET_LINUX	include/utility/pcap.h	/^        ARCNET_LINUX               = 129,$/;"	e	enum:PCAP::Link_Type
ARITH_FPU_DIV_ACTIVE	include/architecture/ia32/ia32_pmu.h	/^        ARITH_FPU_DIV_ACTIVE                            = 0x12 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ARM_CLOCK_ID	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        ARM_CLOCK_ID            = 0x3,$/;"	e	enum:IOCtrl::__anon202912fb0503
ARM_DOORBELL_0_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ARM_DOORBELL_0_IRQ              = 66,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
ARM_DOORBELL_1_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ARM_DOORBELL_1_IRQ              = 67,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
ARM_MAILBOX_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ARM_MAILBOX_IRQ                 = 65,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
ARM_MBOX0	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        ARM_MBOX0       = 0x3f00b880,             \/\/ IOCtrl (MBOX 0) is also mapped on this ad/;"	e	enum:Memory_Map::__anon2fdd5a640103
ARM_PLL_CLOCK	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int ARM_PLL_CLOCK     = 1333333333;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARM_PLL_CLOCK	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int ARM_PLL_CLOCK     = 1333333333;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARM_PLL_CLOCK	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int ARM_PLL_CLOCK     = 1333333333;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ARM_TIMER_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ARM_TIMER_IRQ                   = 64,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
ARM_Timer	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^class ARM_Timer : public Timer_Common$/;"	c
ARM_Timer_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^class ARM_Timer_Engine: public Timer_Common$/;"	c
ARMv4	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
ARMv7	include/architecture/armv7/armv7_cpu.h	/^    ARMv7() {};$/;"	f	class:ARMv7
ARMv7	include/architecture/armv7/armv7_cpu.h	/^class ARMv7: protected CPU_Common$/;"	c
ARMv7	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
ARMv7_A	include/architecture/armv7/armv7_cpu.h	/^    ARMv7_A() {};$/;"	f	class:ARMv7_A
ARMv7_A	include/architecture/armv7/armv7_cpu.h	/^class ARMv7_A: public ARMv7$/;"	c
ARMv7_A_PMU	include/architecture/armv7/armv7_pmu.h	/^    ARMv7_A_PMU() {}$/;"	f	class:ARMv7_A_PMU
ARMv7_A_PMU	include/architecture/armv7/armv7_pmu.h	/^class ARMv7_A_PMU: public PMU_Common$/;"	c
ARMv7_M	include/architecture/armv7/armv7_cpu.h	/^    ARMv7_M() {};$/;"	f	class:ARMv7_M
ARMv7_M	include/architecture/armv7/armv7_cpu.h	/^class ARMv7_M: public ARMv7$/;"	c
ARMv7_MMU	include/architecture/armv7/armv7_mmu.h	/^class ARMv7_MMU$/;"	c
ARMv8	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
ARMv8_A	include/architecture/armv8/armv8_cpu.h	/^    ARMv8_A() {};$/;"	f	class:ARMv8_A
ARMv8_A	include/architecture/armv8/armv8_cpu.h	/^class ARMv8_A: public ARMv7_A$/;"	c
ARMv8_MMU	include/architecture/armv8/armv8_mmu.h	/^class ARMv8_MMU$/;"	c
ASID_DEFINED_BY_TTBR0	include/architecture/armv8/armv8_cpu.h	/^        ASID_DEFINED_BY_TTBR0       = 0b0   << 22,$/;"	e	enum:ARMv8_A::__anon394073320503
ASID_DEFINED_BY_TTBR1	include/architecture/armv8/armv8_cpu.h	/^        ASID_DEFINED_BY_TTBR1       = 0b1   << 22,$/;"	e	enum:ARMv8_A::__anon394073320503
ASID_SIZE_16	include/architecture/armv8/armv8_cpu.h	/^        ASID_SIZE_16                = 0b1ULL    << 36,$/;"	e	enum:ARMv8_A::__anon394073320503
ASID_SIZE_8	include/architecture/armv8/armv8_cpu.h	/^        ASID_SIZE_8                 = 0b0ULL    << 36,$/;"	e	enum:ARMv8_A::__anon394073320503
ASM	include/system/config.h	/^#define ASM /;"	d
ASPECTS	include/system/traits.h	/^    typedef ALIST<> ASPECTS;$/;"	t	struct:Traits	typeref:typename:ALIST<>
AT	include/architecture/mmu.h	/^    enum Page_Type {PG, PT, AT, PD};$/;"	e	enum:MMU_Common::Page_Type
ATEMPORAL	include/utility/predictor.h	/^    enum History_Type { TEMPORAL, ATEMPORAL };$/;"	e	enum:Predictor_Common::History_Type
ATM_RFC1483	include/utility/pcap.h	/^        ATM_RFC1483                = 100,$/;"	e	enum:PCAP::Link_Type
ATOM	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
ATOMIC_MEMEMORY_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        ATOMIC_MEMEMORY_INSTRUCTIONS_RETIRED            = 1 << 11,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
ATOMIC_MEMEMORY_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    ATOMIC_MEMEMORY_INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
ATTACHED	include/machine/usb.h	/^        ATTACHED,$/;"	e	enum:USB_2_0::STATE
ATTR_DEVICE_nGnRnE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_DEVICE_nGnRnE                      = (ATTR_HIGH_DEVICE | ATTR_LOW_DEVICE_nGnRnE),$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_HIGH_DEVICE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_HIGH_DEVICE                        = 0b0 << 4,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_HIGH_NORMAL_OUTER_NO_CACHE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_HIGH_NORMAL_OUTER_NO_CACHE         = 0b0100 << 4,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_HIGH_NORMAL_OUTER_WB_NO_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_HIGH_NORMAL_OUTER_WB_NO_TRANSIENT  = 0b1111 << 4,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_HIGH_NORMAL_OUTER_WB_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_HIGH_NORMAL_OUTER_WB_TRANSIENT     = 0b0111 << 4,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_HIGH_NORMAL_OUTER_WT_NO_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_HIGH_NORMAL_OUTER_WT_NO_TRANSIENT  = 0b1011 << 4,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_HIGH_NORMAL_OUTER_WT_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_HIGH_NORMAL_OUTER_WT_TRANSIENT     = 0b0011 << 4,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_DEVICE_GRE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_DEVICE_GRE                     = 0b1100 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_DEVICE_UNPREDICTABLE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_DEVICE_UNPREDICTABLE           = 0b11 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_DEVICE_nGRE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_DEVICE_nGRE                    = 0b1000 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_DEVICE_nGnRE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_DEVICE_nGnRE                   = 0b0100 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_DEVICE_nGnRnE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_DEVICE_nGnRnE                  = 0b0 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_NORMAL_INNER_NO_CACHE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_NORMAL_INNER_NO_CACHE          = 0b0100 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_NORMAL_INNER_WB_NO_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_NORMAL_INNER_WB_NO_TRANSIENT   = 0b1111 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_NORMAL_INNER_WB_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_NORMAL_INNER_WB_TRANSIENT      = 0b0111 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_NORMAL_INNER_WT_NO_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_NORMAL_INNER_WT_NO_TRANSIENT   = 0b1011 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_NORMAL_INNER_WT_TRANSIENT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_NORMAL_INNER_WT_TRANSIENT      = 0b0011 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_LOW_UNPREDICTABLE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_LOW_UNPREDICTABLE                  = 0b0 << 0,$/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_NORMAL_NON_CACHE	include/architecture/armv8/armv8_cpu.h	/^        ATTR_NORMAL_NON_CACHE                   = (ATTR_HIGH_NORMAL_OUTER_NO_CACHE | ATTR_LOW_NO/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_NORMAL_WB	include/architecture/armv8/armv8_cpu.h	/^        ATTR_NORMAL_WB                          = (ATTR_HIGH_NORMAL_OUTER_WB_TRANSIENT | ATTR_LO/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_NORMAL_WT	include/architecture/armv8/armv8_cpu.h	/^        ATTR_NORMAL_WT                          = (ATTR_HIGH_NORMAL_OUTER_WT_TRANSIENT | ATTR_LO/;"	e	enum:ARMv8_A::__anon394073320403
ATTR_OFFSET	include/architecture/armv8/armv8_cpu.h	/^        ATTR_OFFSET                             = 8$/;"	e	enum:ARMv8_A::__anon394073320403
AT_ENTRIES	include/architecture/mmu.h	/^    static const unsigned int AT_ENTRIES = 1 << AT_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned int
AT_Entry	include/architecture/mmu.h	/^    typedef Phy_Addr AT_Entry;$/;"	t	class:MMU_Common	typeref:typename:Phy_Addr
AT_SHIFT	include/architecture/mmu.h	/^    static const unsigned long AT_SHIFT = OFFSET_BITS + PT_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
AT_SPAN	include/architecture/mmu.h	/^    static const unsigned long AT_SPAN = 1UL << (OFFSET_BITS + PT_BITS + AT_BITS);$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
AUTISET	include/machine/cortex/emote3/emote3_usb.h	/^        AUTISET      = 1 << 7, \/\/ If set by software, the CSIL.INPKTRDY bit is automatically s/;"	e	enum:USB_Engine::__anon9b88aa680703
AUTO_ACK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        AUTO_ACK         = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e880f03
AUTO_CRC	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        AUTO_CRC         = 1 << 6,$/;"	e	enum:CC2538RF::__anon1a159e880f03
AUTO_CRC_OK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        AUTO_CRC_OK = 1 << 7,$/;"	e	enum:CC2538RF::__anon1a159e881003
AUTO_RELOAD	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        AUTO_RELOAD                 = 1 << 1,   \/\/ Auto reload                  r\/w     0$/;"	e	enum:A9_Private_Timer::__anonbdb656530203
AUTO_RELOAD	include/machine/cortex/zynq/zynq_machine.h	/^        AUTO_RELOAD                 = 1 << 1,   \/\/ Auto reload                  r\/w     0$/;"	e	enum:Zynq::__anonae32835d0f03
AUX_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        AUX_BASE        = 0x3f215000,             \/\/ mini UART + 2 x SPI master$/;"	e	enum:Memory_Map::__anon2fdd5a640103
AUX_ENABLES	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_ENABLES     = 0x15004,      \/\/ Auxiliary enables                                  /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_BAUD_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_BAUD_REG = 0x15068       \/\/ Mini Uart Baudrate                                 /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_CNTL_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_CNTL_REG = 0x15060,      \/\/ Mini Uart Extra Control                            /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_IER_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_IER_REG  = 0x15044,      \/\/ Mini Uart Interrupt Enable                         /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_IIR_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_IIR_REG  = 0x15048,      \/\/ Mini Uart Interrupt Identify                       /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_IO_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_IO_REG   = 0x15040,      \/\/ Mini Uart I\/O Data                                /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_LCR_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_LCR_REG  = 0x1504c,      \/\/ Mini Uart Line Control                             /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_LSR_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_LSR_REG  = 0x15054,      \/\/ Mini Uart Line Status                              /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_MCR_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_MCR_REG  = 0x15050,      \/\/ Mini Uart Modem Control                            /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_MSR_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_MSR_REG  = 0x15058,      \/\/ Mini Uart Modem Status                             /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_SCRATCH	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_SCRATCH  = 0x1505c,      \/\/ Mini Uart Scratch                                  /;"	e	enum:BCM_UART::__anon89c15c740103
AUX_MU_STAT_REG	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        AUX_MU_STAT_REG = 0x15064,      \/\/ Mini Uart Extra Status                             /;"	e	enum:BCM_UART::__anon89c15c740103
AVDD5_3	include/machine/cortex/emote3/emote3_adc.h	/^        AVDD5_3           = 15,$/;"	e	enum:CC2538_ADC::Channel
AVR8	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
AX25	include/utility/pcap.h	/^        AX25                       = 3,$/;"	e	enum:PCAP::Link_Type
AX25_KISS	include/utility/pcap.h	/^        AX25_KISS                  = 202,$/;"	e	enum:PCAP::Link_Type
Abstract_Control_Management	include/machine/usb.h	/^            struct Abstract_Control_Management$/;"	s	class:USB_2_0::CDC::Functional_Descriptor
Active	include/process.h	/^    Active(): Thread(Configuration(Thread::SUSPENDED), &entry, this) {}$/;"	f	class:Active
Active	include/process.h	/^class Active: public Thread$/;"	c
Address	include/architecture/cpu.h	/^        Address(T * a) : _addr(Reg(a)) {}$/;"	f	class:CPU_Common::Address
Address	include/architecture/cpu.h	/^        Address(const Address & a) : _addr(a._addr) {}$/;"	f	class:CPU_Common::Address
Address	include/architecture/cpu.h	/^        Address(const Reg & a) : _addr(a) {}$/;"	f	class:CPU_Common::Address
Address	include/architecture/cpu.h	/^        constexpr Address() {}$/;"	f	class:CPU_Common::Address
Address	include/architecture/cpu.h	/^    class Address$/;"	c	class:CPU_Common
Address	include/machine/eeprom.h	/^    typedef unsigned int Address;$/;"	t	class:EEPROM_Common	typeref:typename:unsigned int
Address	include/machine/nic.h	/^        Address() {}$/;"	f	class:NIC_Common::Address
Address	include/machine/nic.h	/^        Address(const Broadcast &) {$/;"	f	class:NIC_Common::Address
Address	include/machine/nic.h	/^        Address(const Null &) {$/;"	f	class:NIC_Common::Address
Address	include/machine/nic.h	/^        Address(const char * str) { \/\/ String formated as A.B.C.D or A:B:C:D:E:F$/;"	f	class:NIC_Common::Address
Address	include/machine/nic.h	/^        Address(unsigned long a) {$/;"	f	class:NIC_Common::Address
Address	include/machine/nic.h	/^    class Address$/;"	c	class:NIC_Common
Address	include/machine/pc/pc_display.h	/^    typedef CPU::Reg8 Address;$/;"	t	class:MC6845	typeref:typename:CPU::Reg8
Address	include/machine/pc/pc_eeprom.h	/^    typedef EEPROM_Common::Address Address;$/;"	t	class:EEPROM	typeref:typename:EEPROM_Common::Address
Address	include/machine/pc/pc_rtc.h	/^    typedef Reg8 Address;$/;"	t	class:MC146818	typeref:typename:Reg8
Address	include/machine/pc/pc_uart.h	/^    typedef Reg8 Address;$/;"	t	class:NS16550AF	typeref:typename:Reg8
Address	include/network/ethernet.h	/^    typedef NIC_Common::Address<6> Address;$/;"	t	class:Ethernet	typeref:typename:NIC_Common::Address<6>
Address_Space	include/memory.h	/^class Address_Space: private MMU::Directory$/;"	c
Address_Space	src/api/address_space.cc	/^Address_Space::Address_Space()$/;"	f	class:Address_Space
Address_Space	src/api/address_space.cc	/^Address_Space::Address_Space(MMU::Page_Directory * pd) : MMU::Directory(pd)$/;"	f	class:Address_Space	typeref:typename:__BEGIN_SYS
Alarm	include/time.h	/^class Alarm$/;"	c
Alarm	src/api/alarm.cc	/^Alarm::Alarm(const Microsecond & time, Handler * handler, unsigned int times)$/;"	f	class:Alarm
Alarm_Chronometer	include/time.h	/^    Alarm_Chronometer() : _start(0), _stop(0) {}$/;"	f	class:Alarm_Chronometer
Alarm_Chronometer	include/time.h	/^class Alarm_Chronometer$/;"	c
Alarm_Timer	include/machine/cortex/cortex_timer.h	/^    Alarm_Timer(const Handler & handler): Timer(ALARM, FREQUENCY, handler) {}$/;"	f	class:Alarm_Timer
Alarm_Timer	include/machine/cortex/cortex_timer.h	/^class Alarm_Timer: public Timer$/;"	c
Alarm_Timer	include/machine/pc/pc_timer.h	/^    Alarm_Timer(const Handler & handler): Timer(ALARM, FREQUENCY, handler) {}$/;"	f	class:Alarm_Timer
Alarm_Timer	include/machine/pc/pc_timer.h	/^class Alarm_Timer: public Timer$/;"	c
Alarm_Timer	include/machine/riscv/riscv_timer.h	/^    Alarm_Timer(const Handler & handler): Timer(ALARM, FREQUENCY, handler) {}$/;"	f	class:Alarm_Timer
Alarm_Timer	include/machine/riscv/riscv_timer.h	/^class Alarm_Timer: public Timer$/;"	c
Am79C970A	include/machine/pc/pc_pcnet32.h	/^class Am79C970A$/;"	c
Application	include/system.h	/^class Application$/;"	c
Array	include/utility/array.h	/^    Array() {}$/;"	f	class:Array
Array	include/utility/array.h	/^    Array(const U & o) { copy_and_pad(&o, sizeof(U)); }$/;"	f	class:Array
Array	include/utility/array.h	/^    Array(const void * data, unsigned int size) { copy_and_pad(data, size); }$/;"	f	class:Array
Array	include/utility/array.h	/^class Array$/;"	c
Array	include/utility/array.h	/^class Array<T, 0> {$/;"	c
Assert	include/utility/debug.h	/^class Assert$/;"	c
Attribute	include/machine/pc/pc_display.h	/^    typedef Cell Attribute;$/;"	t	class:VGA	typeref:typename:Cell
B	include/architecture/armv7/armv7_mmu.h	/^            B    = 1 << 2,      \/\/ bufferable$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
B	include/machine/gpio.h	/^        B,$/;"	e	enum:GPIO_Common::__anon222cd9e10103
B	tests/active_test/active_test.cc	/^class B: public Active$/;"	c	file:
BACNET_MS_TP	include/utility/pcap.h	/^        BACNET_MS_TP               = 165,$/;"	e	enum:PCAP::Link_Type
BADPREAMBEN	app/hello/hello_traits.h	/^    BADPREAMBEN = 0x20000000, \/**< disable rejection of non-standard preamble *\/$/;"	e	enum:GEM::__anon4cccbbd80603
BADPREAMBEN	include/machine/riscv/riscv_nic.h	/^    BADPREAMBEN = 0x20000000, \/**< disable rejection of non-standard preamble *\/$/;"	e	enum:GEM::__anon5ce19f280603
BADR_H	include/machine/pc/pc_pcnet32.h	/^        BADR_H   =  25, \/\/ Base Address of RCV Ring (upper)$/;"	e	enum:Am79C970A::__anon99cdeac50203
BADR_L	include/machine/pc/pc_pcnet32.h	/^        BADR_L   =  24, \/\/ Base Address of RCV Ring (lower)$/;"	e	enum:Am79C970A::__anon99cdeac50203
BADX_H	include/machine/pc/pc_pcnet32.h	/^        BADX_H   =  31, \/\/ Base Address of XMT Ring (upper)$/;"	e	enum:Am79C970A::__anon99cdeac50203
BADX_L	include/machine/pc/pc_pcnet32.h	/^        BADX_L   =  30, \/\/ Base Address of XMT Ring (lower)$/;"	e	enum:Am79C970A::__anon99cdeac50203
BAD_CMD	include/machine/engine/cm1101.h	/^        BAD_CMD                 = 0x02,$/;"	e	enum:CM1101::__anon9c3f22aa0303
BAD_CRC	include/machine/engine/cm1101.h	/^        BAD_CRC                 = 0x04$/;"	e	enum:CM1101::__anon9c3f22aa0303
BAD_LEN	include/machine/engine/cm1101.h	/^        BAD_LEN                 = 0x01,$/;"	e	enum:CM1101::__anon9c3f22aa0303
BAD_STT	include/machine/engine/cm1101.h	/^        BAD_STT                 = 0x03,$/;"	e	enum:CM1101::__anon9c3f22aa0303
BASETHR	include/machine/cortex/engine/cortex_m3/scb.h	/^        BASETHR         = 1 <<  0,      \/\/ Thread state can be entered at any level of int.   /;"	e	enum:SCB::__anon31f252560503
BASE_ADDRESS_0	include/machine/pci.h	/^        BASE_ADDRESS_0		= 0x10, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BASE_ADDRESS_1	include/machine/pci.h	/^        BASE_ADDRESS_1		= 0x14, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BASE_ADDRESS_2	include/machine/pci.h	/^        BASE_ADDRESS_2		= 0x18, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BASE_ADDRESS_3	include/machine/pci.h	/^        BASE_ADDRESS_3		= 0x1c, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BASE_ADDRESS_4	include/machine/pci.h	/^        BASE_ADDRESS_4		= 0x20, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BASE_ADDRESS_5	include/machine/pci.h	/^        BASE_ADDRESS_5		= 0x24, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BASE_ADDRESS_IO_MASK	include/machine/pci.h	/^        BASE_ADDRESS_IO_MASK		= ~0x03UL$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_MEM_MASK	include/machine/pci.h	/^        BASE_ADDRESS_MEM_MASK		= ~0x0fUL,$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_MEM_PREFETCH	include/machine/pci.h	/^        BASE_ADDRESS_MEM_PREFETCH	= 0x08, \/\/ prefetchable?$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_MEM_TYPE_1M	include/machine/pci.h	/^        BASE_ADDRESS_MEM_TYPE_1M	= 0x02, \/\/ Below 1M [obsolete]$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_MEM_TYPE_32	include/machine/pci.h	/^        BASE_ADDRESS_MEM_TYPE_32	= 0x00, \/\/ 32 bit address$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_MEM_TYPE_64	include/machine/pci.h	/^        BASE_ADDRESS_MEM_TYPE_64	= 0x04, \/\/ 64 bit address$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_MEM_TYPE_MASK	include/machine/pci.h	/^        BASE_ADDRESS_MEM_TYPE_MASK	= 0x06,$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_SPACE_IO	include/machine/pci.h	/^        BASE_ADDRESS_SPACE_IO		= 0x01,$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_SPACE_MASK	include/machine/pci.h	/^        BASE_ADDRESS_SPACE_MASK		= 0x01, \/\/ 0 = memory, 1 = I\/O$/;"	e	enum:PCI_Common::PCI_Masks
BASE_ADDRESS_SPACE_MEM	include/machine/pci.h	/^        BASE_ADDRESS_SPACE_MEM		= 0x00,$/;"	e	enum:PCI_Common::PCI_Masks
BATERY	include/machine/pc/pc_rtc.h	/^    	BATERY = 0x80 \/\/ 0 -> low$/;"	e	enum:MC146818::__anon80dec0ef0603
BAUD_RATE	include/machine/cortex/cortex_rs485.h	/^    static const unsigned int BAUD_RATE = Traits<UART>::DEF_BAUD_RATE;$/;"	m	class:RS485	typeref:typename:const unsigned int
BAUD_RATE	include/machine/cortex/cortex_uart.h	/^    static const unsigned int BAUD_RATE = Traits<UART>::DEF_BAUD_RATE;$/;"	m	class:UART	typeref:typename:const unsigned int
BAUD_RATE	include/machine/pc/pc_uart.h	/^    static const unsigned int BAUD_RATE = Traits<UART>::DEF_BAUD_RATE;$/;"	m	class:UART	typeref:typename:const unsigned int
BAUD_RATE	include/machine/riscv/riscv_uart.h	/^    static const unsigned int BAUD_RATE = Traits<UART>::DEF_BAUD_RATE;$/;"	m	class:UART	typeref:typename:const unsigned int
BAUD_RATE_DIVIDER_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        BAUD_RATE_DIVIDER_REG0      = 0x34      \/\/ Baud rate divider        r\/w     0x0000000/;"	e	enum:Zynq::__anonae32835d0203
BAUD_RATE_DIVIDER_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        BAUD_RATE_DIVIDER_REG0      = 0x34      \/\/ Baud rate divider        r\/w     0x0000000/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
BAUD_RATE_GEN_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        BAUD_RATE_GEN_REG0          = 0x18,     \/\/ Baud rate generator      r\/w     0x0000028/;"	e	enum:Zynq::__anonae32835d0203
BAUD_RATE_GEN_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        BAUD_RATE_GEN_REG0          = 0x18,     \/\/ Baud rate generator      r\/w     0x0000028/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
BCASTDI	app/hello/hello_traits.h	/^    BCASTDI = 0x00000020,     \/**< Do not receive broadcast frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
BCASTDI	include/machine/riscv/riscv_nic.h	/^    BCASTDI = 0x00000020,     \/**< Do not receive broadcast frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
BCD	include/machine/pc/pc_timer.h	/^        BCD                 = 0x01, \/\/ BCD count$/;"	e	enum:i8253::__anonb4b1c2070203
BCM_IC_Common	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^class BCM_IC_Common: public IC_Common$/;"	c
BCM_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^class BCM_IRQ: public BCM_IC_Common$/;"	c
BCM_Mailbox	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^class BCM_Mailbox: public BCM_IC_Common$/;"	c
BCM_Mailbox_Timer	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^class BCM_Mailbox_Timer : public Timer_Common$/;"	c
BCM_Timer	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^class BCM_Timer : public Timer_Common$/;"	c
BCM_UART	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^class BCM_UART: public UART_Common$/;"	c
BCR18_BREADE	include/machine/pc/pc_pcnet32.h	/^        BCR18_BREADE = 0x0040,$/;"	e	enum:Am79C970A::__anon99cdeac50b03
BCR18_BWRITE	include/machine/pc/pc_pcnet32.h	/^        BCR18_BWRITE = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50b03
BCR18_DWIO	include/machine/pc/pc_pcnet32.h	/^        BCR18_DWIO   = 0x0080$/;"	e	enum:Am79C970A::__anon99cdeac50b03
BCR20_CSRPCNET	include/machine/pc/pc_pcnet32.h	/^        BCR20_CSRPCNET = 0x0200$/;"	e	enum:Am79C970A::__anon99cdeac50c03
BCR20_SSIZE32	include/machine/pc/pc_pcnet32.h	/^        BCR20_SSIZE32  = 0x0100,$/;"	e	enum:Am79C970A::__anon99cdeac50c03
BCR20_SWSTYLE2	include/machine/pc/pc_pcnet32.h	/^        BCR20_SWSTYLE2 = 0x0002,$/;"	e	enum:Am79C970A::__anon99cdeac50c03
BCR2_APROMWE	include/machine/pc/pc_pcnet32.h	/^        BCR2_APROMWE  = 0x0100,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_ASEL	include/machine/pc/pc_pcnet32.h	/^        BCR2_ASEL     = 0x0002,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_AWAKE	include/machine/pc/pc_pcnet32.h	/^        BCR2_AWAKE    = 0x0004,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_DXCVRCTL	include/machine/pc/pc_pcnet32.h	/^        BCR2_DXCVRCTL = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_DXCVRPOL	include/machine/pc/pc_pcnet32.h	/^        BCR2_DXCVRPOL = 0x0010,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_EADISEL	include/machine/pc/pc_pcnet32.h	/^        BCR2_EADISEL  = 0x0008,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_INTLEVEL	include/machine/pc/pc_pcnet32.h	/^        BCR2_INTLEVEL = 0x0080,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_TMAULOOP	include/machine/pc/pc_pcnet32.h	/^        BCR2_TMAULOOP = 0x4000$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR2_XMAUSEL	include/machine/pc/pc_pcnet32.h	/^        BCR2_XMAUSEL  = 0x0001,$/;"	e	enum:Am79C970A::__anon99cdeac50903
BCR9_FDEN	include/machine/pc/pc_pcnet32.h	/^        BCR9_FDEN = 0x0001$/;"	e	enum:Am79C970A::__anon99cdeac50a03
BCR_RES0	include/machine/pc/pc_pcnet32.h	/^        BCR_RES0 =   0, \/\/ Reserved -> 1$/;"	e	enum:Am79C970A::__anon99cdeac50803
BCR_RES1	include/machine/pc/pc_pcnet32.h	/^        BCR_RES1 =   3, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50803
BCR_RES2	include/machine/pc/pc_pcnet32.h	/^        BCR_RES2 =   8, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50803
BCR_RES3	include/machine/pc/pc_pcnet32.h	/^        BCR_RES3 =  10, \/\/ Reserved -> 17$/;"	e	enum:Am79C970A::__anon99cdeac50803
BCR_RES4	include/machine/pc/pc_pcnet32.h	/^        BCR_RES4 =  21, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50803
BCR_RES5	include/machine/pc/pc_pcnet32.h	/^        BCR_RES5 =  27, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50803
BD_ALIGNMENT	app/hello/hello_traits.h	/^    BD_ALIGNMENT = 4,    \/\/ Minimum Buffer Descriptor alignment on the local bus$/;"	e	enum:GEM::__anon4cccbbd80103
BD_ALIGNMENT	include/machine/riscv/riscv_nic.h	/^    BD_ALIGNMENT = 4,    \/\/ Minimum Buffer Descriptor alignment on the local bus$/;"	e	enum:GEM::__anon5ce19f280103
BEGIN	include/utility/hash.h	/^        enum Begin { BEGIN = 0 };$/;"	e	enum:Simple_Hash::Forward::Begin
BFHFNMIGN	include/machine/cortex/engine/cortex_m3/scb.h	/^        BFHFNMIGN       = 1 <<  8,      \/\/ Ignore Precise Data Access Faults for pri -1 and -2/;"	e	enum:SCB::__anon31f252560503
BIG	include/architecture/armv8/armv8_traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits::__anon104b97a10103
BIG	include/architecture/rv32/rv32_traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits::__anone728d01f0103
BIG	include/architecture/rv64/rv64_traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits::__anonea825f490103
BIG	include/system/traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits_Tokens::__anon389b43b90503
BIG_ENDIAN	include/architecture/cpu.h	/^    static const bool BIG_ENDIAN = (Traits<CPU>::ENDIANESS == Traits<CPU>::BIG);$/;"	m	class:CPU_Common	typeref:typename:const bool
BINARY	include/machine/pc/pc_rtc.h	/^        BINARY		= 0x04, \/\/ Binary or BCD$/;"	e	enum:MC146818::__anon80dec0ef0403
BINARY	include/machine/pc/pc_timer.h	/^        BINARY          = 0x00, \/\/ Binary count$/;"	e	enum:i8253::__anonb4b1c2070203
BIOS_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        BIOS_BASE       = 0x00001000,   \/\/ SiFive-E BIOS ROM$/;"	e	enum:Memory_Map::__anona1c77a600103
BIOS_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        BIOS_BASE       = 0x00001000,   \/\/ BIOS ROM$/;"	e	enum:Memory_Map::__anond92500800103
BIST	include/machine/pci.h	/^        BIST			= 0x0f, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
BIST_CAPABLE	include/machine/pci.h	/^        BIST_CAPABLE	= 0x80, \/\/ 1 if BIST capable$/;"	e	enum:PCI_Common::__anon0966c1ce0503
BIST_CODE_MASK	include/machine/pci.h	/^        BIST_CODE_MASK	= 0x0f, \/\/ Return result$/;"	e	enum:PCI_Common::__anon0966c1ce0503
BIST_START	include/machine/pci.h	/^        BIST_START	= 0x40, \/\/ 1 to start BIST, 2 secs or less$/;"	e	enum:PCI_Common::__anon0966c1ce0503
BITS_10	include/machine/cortex/emote3/emote3_adc.h	/^        BITS_10 = 2, \/\/ 10 bits resolution, 256 decimation rate$/;"	e	enum:CC2538_ADC::Resolution
BITS_12	include/machine/cortex/emote3/emote3_adc.h	/^        BITS_12 = 3  \/\/ 12 bits resolution, 512 decimation rate$/;"	e	enum:CC2538_ADC::Resolution
BITS_7	include/machine/cortex/emote3/emote3_adc.h	/^        BITS_7  = 0, \/\/  7 bits resolution, 64  decimation rate$/;"	e	enum:CC2538_ADC::Resolution
BITS_9	include/machine/cortex/emote3/emote3_adc.h	/^        BITS_9  = 1, \/\/  9 bits resolution, 128 decimation rate$/;"	e	enum:CC2538_ADC::Resolution
BITS_PER_DIGIT	include/utility/bignum.h	/^    static const unsigned int BITS_PER_DIGIT = sizeof(Digit) * 8;$/;"	m	class:Bignum	typeref:typename:const unsigned int
BIT_RATE	include/machine/riscv/riscv_spi.h	/^    static const unsigned int BIT_RATE = Traits<SPI>::DEF_BIT_RATE;$/;"	m	class:SPI	typeref:typename:const unsigned int
BLOCK_DESCRIPTOR	include/architecture/armv8/armv8_mmu.h	/^            BLOCK_DESCRIPTOR    = 0b01  << 0,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
BLUETOOTH_BREDR_BB	include/utility/pcap.h	/^        BLUETOOTH_BREDR_BB         = 255,$/;"	e	enum:PCAP::Link_Type
BLUETOOTH_HCI_H4	include/utility/pcap.h	/^        BLUETOOTH_HCI_H4           = 187,$/;"	e	enum:PCAP::Link_Type
BLUETOOTH_HCI_H4_WITH_PHDR	include/utility/pcap.h	/^        BLUETOOTH_HCI_H4_WITH_PHDR = 201,$/;"	e	enum:PCAP::Link_Type
BLUETOOTH_LE_LL	include/utility/pcap.h	/^        BLUETOOTH_LE_LL            = 251,$/;"	e	enum:PCAP::Link_Type
BLUETOOTH_LE_LL_WITH_PHDR	include/utility/pcap.h	/^        BLUETOOTH_LE_LL_WITH_PHDR  = 256,$/;"	e	enum:PCAP::Link_Type
BLUETOOTH_LINUX_MONITOR	include/utility/pcap.h	/^        BLUETOOTH_LINUX_MONITOR    = 254,$/;"	e	enum:PCAP::Link_Type
BOOT	include/machine/cortex/cortex_memory_map.h	/^        BOOT            = Traits<Machine>::BOOT,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
BOOT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int BOOT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int BOOT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int BOOT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int BOOT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int BOOT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        BOOT            = Traits<Machine>::BOOT,$/;"	e	enum:Memory_Map::__anona81ccb260103
BOOT	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int BOOT              = 0x00007c00;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        BOOT            = Traits<Machine>::BOOT,$/;"	e	enum:Memory_Map::__anona1c77a600103
BOOT	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long BOOT             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
BOOT	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        BOOT            = Traits<Machine>::BOOT,$/;"	e	enum:Memory_Map::__anond92500800103
BOOT	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long BOOT             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
BOOT	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        BOOT            = Traits<Machine>::BOOT,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
BOOT	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long BOOT             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
BOOT_LOADER	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int BOOT_LOADER       = ROM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT_LOADER_SIZE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int BOOT_LOADER_SIZE  = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
BOOT_STACK	include/machine/cortex/emote3/emote3_memory_map.h	/^        BOOT_STACK              = RAM_TOP + 1 - Traits<Machine>::STACK_SIZE, \/\/ will be used a/;"	e	enum:Memory_Map::__anon74629cb40103
BOOT_STACK	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        BOOT_STACK              = RAM_TOP + 1 - Traits<Machine>::STACK_SIZE, \/\/ will be used a/;"	e	enum:Memory_Map::__anona531b8cc0103
BOOT_STACK	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        BOOT_STACK      = FLAT_PAGE_TABLE - Traits<Machine>::STACK_SIZE, \/\/ will be used as th/;"	e	enum:Memory_Map::__anon2fdd5a640103
BOOT_STACK	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        BOOT_STACK              = FLAT_PAGE_TABLE - Traits<Machine>::STACK_SIZE, \/\/ will be us/;"	e	enum:Memory_Map::__anonea063a4a0103
BOOT_STACK	include/machine/cortex/zynq/zynq_memory_map.h	/^        BOOT_STACK              = FLAT_PAGE_TABLE - Traits<Machine>::STACK_SIZE, \/\/ will be us/;"	e	enum:Memory_Map::__anona1c271de0103
BOOT_STACK	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^    	BOOT_STACK      = NOT_USED, \/\/ defined by BOOT and by SETUP$/;"	e	enum:Memory_Map::__anona81ccb260103
BOOT_STACK	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        BOOT_STACK      = RAM_TOP + 1 - Traits<Machine>::STACK_SIZE, \/\/ will be used as the st/;"	e	enum:Memory_Map::__anona1c77a600103
BOOT_STACK	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        BOOT_STACK      = RAM_TOP + 1 - Traits<Machine>::STACK_SIZE, \/\/ will be used as the st/;"	e	enum:Memory_Map::__anond92500800103
BOOT_STACK	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        BOOT_STACK      = RAM_TOP + 1 - Traits<Machine>::STACK_SIZE, \/\/ will be used as the st/;"	e	enum:Memory_Map::__anonc1c0cf140103
BOOT_STACK	src/setup/setup_realview_pbx.cc	/^    static const unsigned long BOOT_STACK       = Memory_Map::BOOT_STACK;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
BOOT_STACK	src/setup/setup_sifive_e.cc	/^    static const unsigned long BOOT_STACK       = Memory_Map::BOOT_STACK;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
BOOT_STACK	src/setup/setup_sifive_u.cc	/^    static const unsigned long BOOT_STACK       = Memory_Map::BOOT_STACK;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
BOOT_STACK	src/setup/setup_visionfive2.cc	/^    static const unsigned long BOOT_STACK       = Memory_Map::BOOT_STACK;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
BOOT_STACK	src/setup/setup_zynq.cc	/^    static const unsigned long BOOT_STACK       = Memory_Map::BOOT_STACK;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
BOTH	include/machine/gpio.h	/^        BOTH,$/;"	e	enum:GPIO_Common::Edge
BPE	include/machine/pc/pc_pcnet32.h	/^            BPE = 0x0080$/;"	e	enum:Am79C970A::Desc::__anon99cdeac50d03
BPI	include/utility/bitmap.h	/^    static const unsigned int BPI = sizeof(int) * 8;$/;"	m	class:Bitmap	typeref:typename:const unsigned int
BRANCHES	include/system/traits.h	/^    BRANCHES,$/;"	e	enum:PMU_Event
BRANCHES_ARCHITECTURALLY_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        BRANCHES_ARCHITECTURALLY_EXECUTED       = 0x0c,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
BRANCH_DIRECTION_MISPREDICTION	include/architecture/rv32/rv32_pmu.h	/^        BRANCH_DIRECTION_MISPREDICTION                  = 1 << 13 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
BRANCH_DIRECTION_MISPREDICTIONS	include/system/traits.h	/^    BRANCH_DIRECTION_MISPREDICTIONS,$/;"	e	enum:PMU_Event
BRANCH_INSTRUCTIONS_RETIRED	include/architecture/ia32/ia32_pmu.h	/^        BRANCH_INSTRUCTIONS_RETIRED     = 0xc4 | (0x00 << 8),$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
BRANCH_JUMP_TARGET_MISPREDICTION	include/architecture/rv32/rv32_pmu.h	/^        BRANCH_JUMP_TARGET_MISPREDICTION                = 1 << 14 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
BRANCH_MISPREDICTIONS	include/system/traits.h	/^    BRANCH_MISPREDICTIONS,$/;"	e	enum:PMU_Event
BRANCH_MISSES_RETIRED	include/architecture/ia32/ia32_pmu.h	/^        BRANCH_MISSES_RETIRED           = 0xc5 | (0x00 << 8)$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
BRANCH_PRED	include/architecture/armv7/armv7_cpu.h	/^        BRANCH_PRED = 1 << 11, \/\/ Z bit, branch prediction enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00703
BREAK	include/machine/pc/pc_keyboard.h	/^        BREAK   = 0x80,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
BREQUEST	include/machine/usb.h	/^        enum BREQUEST$/;"	g	class:USB_2_0::CDC
BREQUEST	include/machine/usb.h	/^    enum BREQUEST$/;"	g	class:USB_2_0
BRIDGE_CONTROL	include/machine/pci.h	/^        BRIDGE_CONTROL		= 0x3e$/;"	e	enum:PCI_Common::__anon0966c1ce0703
BRIDGE_CTL_BUS_RESET	include/machine/pci.h	/^        BRIDGE_CTL_BUS_RESET	= 0x40, \/\/ Secondary bus reset$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRIDGE_CTL_FAST_BACK	include/machine/pci.h	/^        BRIDGE_CTL_FAST_BACK	= 0x80  \/\/ Fast Back2Back on secondary int.$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRIDGE_CTL_MASTER_ABORT	include/machine/pci.h	/^        BRIDGE_CTL_MASTER_ABORT	= 0x20, \/\/ Report master aborts$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRIDGE_CTL_NO_ISA	include/machine/pci.h	/^        BRIDGE_CTL_NO_ISA	= 0x04, \/\/ Disable bridging of ISA ports$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRIDGE_CTL_PARITY	include/machine/pci.h	/^        BRIDGE_CTL_PARITY	= 0x01, \/\/ Parity on secondary interface$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRIDGE_CTL_SERR	include/machine/pci.h	/^        BRIDGE_CTL_SERR		= 0x02, \/\/ The same for SERR forwarding$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRIDGE_CTL_VGA	include/machine/pci.h	/^        BRIDGE_CTL_VGA		= 0x08, \/\/ Forward VGA addresses$/;"	e	enum:PCI_Common::__anon0966c1ce0803
BRK	include/machine/cortex/engine/pl011.h	/^        BRK             = 1 <<  0,      \/\/ Send Break                   r\/w     0$/;"	e	enum:PL011::__anone33d09690303
BROADCAST	include/machine/nic.h	/^        enum Broadcast { BROADCAST = 255 };$/;"	e	enum:NIC_Common::Address::Broadcast
BR_INDIRECT_SPEC	include/architecture/armv7/armv7_pmu.h	/^        BR_INDIRECT_SPEC                        = 0x7a,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
BR_INST_EXEC_ALL_BRANCHES	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_ALL_BRANCHES                       = 0x88 | (0xff << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_COND	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_COND                               = 0x88 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_DIRECT_JMP	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_DIRECT_JMP                         = 0x88 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_DIRECT_NEAR_CALL	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_DIRECT_NEAR_CALL                   = 0x88 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET          = 0x88 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_INDIRECT_NEAR_CALL	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_INDIRECT_NEAR_CALL                 = 0x88 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_NON_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_NON_TAKEN                          = 0x88 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_RETURN_NEAR	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_RETURN_NEAR                        = 0x88 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_EXEC_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_EXEC_TAKEN                              = 0x88 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_ALL_BRANCHES	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_ALL_BRANCHES                    = 0xc4 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_ALL_BRANCHES_ARCH	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_ALL_BRANCHES_ARCH               = 0xc4 | (0x00 << 8), \/\/table 19-1$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_CONDITIONAL	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_CONDITIONAL                     = 0xc4 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_FAR_BRANCH	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_FAR_BRANCH 			= 0xc4 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_NEAR_CALL	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_NEAR_CALL                       = 0xc4 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_NEAR_RETURN	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_NEAR_RETURN 			= 0xc4 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_NEAR_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_NEAR_TAKEN 			= 0xc4 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_INST_RETIRED_NOT_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_INST_RETIRED_NOT_TAKEN 			= 0xc4 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_ALL_BRANCHES	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_ALL_BRANCHES                       = 0x89 | (0xff << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_COND	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_COND                               = 0x89 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_DIRECT_NEAR_CALL	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_DIRECT_NEAR_CALL                   = 0x89 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET          = 0x89 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_INDIRECT_NEAR_CALL	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_INDIRECT_NEAR_CALL                 = 0x89 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_NON_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_NON_TAKEN                          = 0x89 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_RETURN_NEAR	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_RETURN_NEAR                        = 0x89 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_EXEC_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_EXEC_TAKEN                              = 0x89 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_RETIRED_ALL_BRANCHES	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_RETIRED_ALL_BRANCHES 			= 0xc5 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_RETIRED_ALL_BRANCHES_ARCH	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_RETIRED_ALL_BRANCHES_ARCH 		= 0xc5 | (0x00 << 8), \/\/table 19-1$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_RETIRED_CONDITIONAL	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_RETIRED_CONDITIONAL 			= 0xc5 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_RETIRED_NEAR_CALL	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_RETIRED_NEAR_CALL 			= 0xc5 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_RETIRED_NOT_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_RETIRED_NOT_TAKEN 			= 0xc5 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BR_MISP_RETIRED_TAKEN	include/architecture/ia32/ia32_pmu.h	/^        BR_MISP_RETIRED_TAKEN 		                = 0xc5 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
BSBC	include/machine/pc/pc_pcnet32.h	/^        BSBC     =  18, \/\/ Burst and Bus Control$/;"	e	enum:Am79C970A::__anon99cdeac50803
BSP_MASK	include/machine/pc/pc_ic.h	/^        BSP_MASK = 0x100$/;"	e	enum:APIC::__anon3a300d520903
BSY	include/machine/cortex/engine/pl022.h	/^        BSY             = 1 << 4,   \/\/ busy bit                               RO      0x0$/;"	e	enum:PL022::__anone33d9a0b0603
BTOUT	include/machine/pc/pc_pcnet32.h	/^        BTOUT    = 100, \/\/ Bus Timeout$/;"	e	enum:Am79C970A::__anon99cdeac50203
BUFF	include/machine/pc/pc_pcnet32.h	/^            BUFF = 0x0400,$/;"	e	enum:Am79C970A::Rx_Desc::__anon99cdeac50e03
BUF_SIZE	app/producer_consumer/producer_consumer.cc	/^const int BUF_SIZE = 16;$/;"	v	typeref:typename:const int
BUILTIN	include/system/traits.h	/^    enum {LIBRARY, BUILTIN, KERNEL};$/;"	e	enum:Traits_Tokens::__anon389b43b90103
BUSY	include/machine/cortex/engine/pl011.h	/^        BUSY            = 1 <<  3,      \/\/ Busy transmitting data       r\/w     0$/;"	e	enum:PL011::__anone33d09690203
BUS_ACCESS	include/architecture/armv7/armv7_pmu.h	/^        BUS_ACCESS                              = 0x19,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
BUS_ACCESSES	include/system/traits.h	/^    BUS_ACCESSES,$/;"	e	enum:PMU_Event
BUS_ACCESS_LD	include/architecture/armv7/armv7_pmu.h	/^        BUS_ACCESS_LD                           = 0x60,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
BUS_ACCESS_ST	include/architecture/armv7/armv7_pmu.h	/^        BUS_ACCESS_ST                           = 0x61,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
BUS_CYCLE	include/architecture/armv7/armv7_pmu.h	/^        BUS_CYCLE                               = 0x1d,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
BUS_CYCLES	include/system/traits.h	/^    BUS_CYCLES,$/;"	e	enum:PMU_Event
BUS_LOCKS	include/architecture/ia32/ia32_pmu.h	/^        BUS_LOCKS      = 0x0000000400LLU, \/\/ bit 10$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
BUS_SERIALIZATION	include/system/traits.h	/^    BUS_SERIALIZATION,          \/\/ DSB = 44$/;"	e	enum:PMU_Event
BadSSD	include/machine/pc/pc_c905.h	/^        Reg8  BadSSD;$/;"	m	struct:C905::Window4	typeref:typename:Reg8
Base	include/architecture/armv7/armv7_cpu.h	/^    typedef SWITCH<Traits<Build>::MODEL, CASE<Traits<Build>::eMote3, ARMv7_M, CASE<Traits<Build>/;"	t	class:CPU
Base	include/architecture/armv8/armv8_cpu.h	/^    typedef ARMv8_A Base;$/;"	t	class:CPU	typeref:typename:ARMv8_A
Base	include/utility/hash.h	/^        typedef List_Iterators::Forward<Element> Base;$/;"	t	class:Simple_Hash::Forward	typeref:typename:List_Iterators::Forward<Element>
Base	include/utility/list.h	/^    typedef List<T, El> Base;$/;"	t	class:Grouping_List	typeref:typename:List<T,El>
Base	include/utility/list.h	/^    typedef List<T, El> Base;$/;"	t	class:Ordered_List	typeref:typename:List<T,El>
Base	include/utility/list.h	/^    typedef Ordered_List<T, R, El> Base;$/;"	t	class:Multihead_Scheduling_List	typeref:typename:Ordered_List<T,R,El>
Base	include/utility/list.h	/^    typedef Ordered_List<T, R, El> Base;$/;"	t	class:Scheduling_List	typeref:typename:Ordered_List<T,R,El>
Base	include/utility/list.h	/^    typedef Simple_List<T, El> Base;$/;"	t	class:Simple_Grouping_List	typeref:typename:Simple_List<T,El>
Base	include/utility/list.h	/^    typedef Simple_List<T, El> Base;$/;"	t	class:Simple_Ordered_List	typeref:typename:Simple_List<T,El>
Base	include/utility/scheduling.h	/^    typedef Scheduling_Queue<T> Base;$/;"	t	class:Scheduler	typeref:typename:Scheduling_Queue<T>
Base_Tx_Desc	include/machine/pc/pc_e100.h	/^        Base_Tx_Desc(Reg32 phy_of_next) {$/;"	f	struct:i8255x::Base_Tx_Desc
Base_Tx_Desc	include/machine/pc/pc_e100.h	/^    struct Base_Tx_Desc: public Desc {$/;"	s	class:i8255x
Begin	include/utility/hash.h	/^        enum Begin { BEGIN = 0 };$/;"	g	class:Simple_Hash::Forward
Begl	include/utility/ostream.h	/^    struct Begl {};$/;"	s	class:OStream
Bidirecional	include/utility/list.h	/^        Bidirecional(): _current(0) {}$/;"	f	class:List_Iterators::Bidirecional
Bidirecional	include/utility/list.h	/^        Bidirecional(Element * e): _current(e) {}$/;"	f	class:List_Iterators::Bidirecional
Bidirecional	include/utility/list.h	/^    class Bidirecional$/;"	c	namespace:List_Iterators
Big_Page	include/architecture/mmu.h	/^    typedef unsigned char Big_Page[PT_SPAN];$/;"	t	class:MMU_Common	typeref:typename:unsigned char[PT_SPAN]
Bignum	include/utility/bignum.h	/^    Bignum(const void * bytes, unsigned int len) {$/;"	f	class:Bignum
Bignum	include/utility/bignum.h	/^    Bignum(unsigned int n = 0) __attribute__((noinline)) {$/;"	f	class:Bignum
Bignum	include/utility/bignum.h	/^class Bignum$/;"	c
Bignum	include/utility/diffie_hellman.h	/^    typedef _UTIL::Bignum<SECRET_SIZE> Bignum;$/;"	t	class:Diffie_Hellman	typeref:typename:_UTIL::Bignum<SECRET_SIZE>
Bignum	include/utility/poly1305.h	/^    typedef _UTIL::Bignum<17> Bignum;$/;"	t	class:Poly1305	typeref:typename:_UTIL::Bignum<17>
Bin	include/utility/ostream.h	/^    struct Bin {};$/;"	s	class:OStream
Binding	include/utility/binding.h	/^    Binding(A * a, const Key_A & ka, B * b, const Key_B & kb): _a(a), _b(b), _ka(ka), _kb(kb), _/;"	f	class:Binding
Binding	include/utility/binding.h	/^class Binding$/;"	c
Bindings	include/utility/binding.h	/^    typedef Simple_Hash<Binding, ENTRIES, Key_A> Bindings;$/;"	t	class:Binding	typeref:typename:Simple_Hash<Binding,ENTRIES,Key_A>
BiosFormData	include/machine/pc/pc_c905.h	/^        Reg8  BiosFormData;$/;"	m	struct:C905::Window0	typeref:typename:Reg8
BiosRomAddr	include/machine/pc/pc_c905.h	/^        Reg32 BiosRomAddr;$/;"	m	struct:C905::Window0	typeref:typename:Reg32
Bitmap	include/utility/bitmap.h	/^    Bitmap() { memset(&_map, 0, SIZE * sizeof(int)); }$/;"	f	class:Bitmap
Bitmap	include/utility/bitmap.h	/^class Bitmap$/;"	c
Boot_Map	include/system/info.h	/^    struct Boot_Map$/;"	s	struct:System_Info_Common
Broadcast	include/machine/nic.h	/^        enum Broadcast { BROADCAST = 255 };$/;"	g	class:NIC_Common::Address
Buffer	include/network/ethernet.h	/^    typedef _UTIL::Buffer<NIC<Ethernet>, Frame, void, Metadata> Buffer;$/;"	t	class:Ethernet	typeref:typename:_UTIL::Buffer<NIC<Ethernet>,Frame,void,Metadata>
Buffer	include/utility/buffer.h	/^    Buffer(Owner * o, Shadow * s): _lock(false), _owner(o), _shadow(s), _size(sizeof(Data)), _li/;"	f	class:Buffer
Buffer	include/utility/buffer.h	/^class Buffer: private Data, public _Metadata$/;"	c
BytesRcvdOk	include/machine/pc/pc_c905.h	/^        Reg16 BytesRcvdOk;$/;"	m	struct:C905::Window6	typeref:typename:Reg16
BytesXmittdOk	include/machine/pc/pc_c905.h	/^        Reg16 BytesXmittdOk;$/;"	m	struct:C905::Window6	typeref:typename:Reg16
C	include/architecture/armv7/armv7_mmu.h	/^            C    = 1 << 3,      \/\/ cacheable$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
C	include/machine/gpio.h	/^        C,$/;"	e	enum:GPIO_Common::__anon222cd9e10103
C	include/utility/random.h	/^    static const unsigned long C = 12345;$/;"	m	class:Random	typeref:typename:const unsigned long
C1	include/utility/srec.h	/^    inline int C1(unsigned char* l, unsigned char p) {$/;"	f	class:SREC	typeref:typename:int
C2	include/utility/srec.h	/^    inline int C2(unsigned char* l, unsigned char p) {$/;"	f	class:SREC	typeref:typename:int
C905	include/machine/pc/pc_c905.h	/^class C905$/;"	c
CACHE_LINE_SIZE	include/machine/pci.h	/^        CACHE_LINE_SIZE		= 0x0c, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
CACHE_MISSES	include/system/traits.h	/^    L3_CACHE_MISSES,                                LAST_LEVEL_CACHE_HITS = L3_CACHE_HITS, LAST_/;"	e	enum:PMU_Event
CAE_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        CAE_INT  = 1 << 2,      \/\/ Timer A capture event Interrupt  RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
CAM_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        CAM_INT  = 1 << 1,      \/\/ Timer A capture match interrupt  RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
CAN0_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        CAN0_BASE       = 0x130d0000,   \/\/ RW A         64KB        2.0B$/;"	e	enum:Memory_Map::__anonc1c0cf140103
CAN_SOCKETCAN	include/utility/pcap.h	/^        CAN_SOCKETCAN              = 227,$/;"	e	enum:PCAP::Link_Type
CAPABILITIES	include/architecture/ia32/ia32_pmu.h	/^        CAPABILITIES  = 0x0345,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
CAPR	include/machine/pc/pc_rtl8139.h	/^        CAPR       = 0x38,$/;"	e	enum:RTL8139::__anon2b7d05ed0103
CAPS	include/machine/pc/pc_keyboard.h	/^        CAPS            = 0x4$/;"	e	enum:i8042::__anondfef52170403
CAPS	include/machine/pc/pc_keyboard.h	/^        CAPS    = 0x08$/;"	e	enum:PS2_Keyboard::__anondfef52170503
CARDBUS_CIS	include/machine/pci.h	/^        CARDBUS_CIS		= 0x28, \/\/ 32 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
CASE	include/system/meta.h	/^struct CASE$/;"	s
CBC	include/machine/aes.h	/^        CBC,$/;"	e	enum:AES_Common::Mode
CBE_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        CBE_INT  = 1 << 10,     \/\/ Timer B capture event Interrupt  RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
CBM_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        CBM_INT  = 1 << 9,      \/\/ Timer B capture match interrupt  RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
CBR	include/machine/pc/pc_rtl8139.h	/^        CBR        = 0x3A,$/;"	e	enum:RTL8139::__anon2b7d05ed0103
CC	include/machine/cortex/engine/pl022.h	/^        CC     = 0xfc8,$/;"	e	enum:PL022::__anone33d9a0b0103
CC2538RF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    CC2538RF() { }$/;"	f	class:CC2538RF
CC2538RF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^class CC2538RF$/;"	c
CC2538_ADC	include/machine/cortex/emote3/emote3_adc.h	/^class CC2538_ADC: public ADC_Common$/;"	c
CC2538_I2C	include/machine/cortex/emote3/emote3_i2c.h	/^class CC2538_I2C: public I2C_Common$/;"	c
CCA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCA         = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e881203
CCACTRL0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCACTRL0      = 0x058,$/;"	e	enum:CC2538RF::__anon1a159e880303
CCR	include/machine/cortex/engine/cortex_m3/scb.h	/^        CCR             = 0xd14,        \/\/ Configuration Control Register                     /;"	e	enum:SCB::__anon31f252560103
CCTEST_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        CCTEST_BASE             = 0x44010000,$/;"	e	enum:Memory_Map::__anon74629cb40103
CCTEST_IO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_IO      = 0x00, \/\/ Output strength control                               RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL0 = 0x14, \/\/ Select output signal on GPIO C 0                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL1 = 0x18, \/\/ Select output signal on GPIO C 1                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL2 = 0x1c, \/\/ Select output signal on GPIO C 2                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL3	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL3 = 0x20, \/\/ Select output signal on GPIO C 3                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL4	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL4 = 0x24, \/\/ Select output signal on GPIO C 4                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL5	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL5 = 0x28, \/\/ Select output signal on GPIO C 5                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL6	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL6 = 0x2c, \/\/ Select output signal on GPIO C 6                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_OBSSEL7	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_OBSSEL7 = 0x30, \/\/ Select output signal on GPIO C 7                      RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_TR0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_TR0     = 0x34, \/\/ Used to connect the temperature sensor to the SOC_ADC RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CCTEST_USBCTRL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CCTEST_USBCTRL = 0x50, \/\/ USB PHY stand-by control                              RW   3/;"	e	enum:CC2538RF::__anon1a159e880403
CD	include/architecture/armv8/armv8_mmu.h	/^            CD                  = SEL_MAIR_ATTR3,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
CD	include/architecture/mmu.h	/^            CD   = 1 << 5, \/\/ Cache disable (0=cacheable, 1=non-cacheable)$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
CDC	include/machine/usb.h	/^    class CDC$/;"	c	class:USB_2_0
CENTURY	include/machine/pc/pc_rtc.h	/^        CENTURY		    = CMOS + 17$/;"	e	enum:MC146818::__anon80dec0ef0203
CFG_FILE	tools/eposmkbi/eposmkbi.cc	/^static const char CFG_FILE[] = "etc\/eposmkbi.conf";$/;"	v	typeref:typename:const char[]	file:
CFSR	include/machine/cortex/engine/cortex_m3/scb.h	/^        CFSR            = 0xd28,        \/\/ Configurable Fault Status Register                 /;"	e	enum:SCB::__anon31f252560103
CHAIN	include/architecture/armv7/armv7_pmu.h	/^        CHAIN                                   = 0x1e,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
CHANNEL	include/machine/nic.h	/^            CHANNEL     = 1 << 1,     \/\/ current channel (wireless only, , r\/w)$/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
CHANNELS	include/architecture/armv7/armv7_pmu.h	/^    static const unsigned int CHANNELS = 6;$/;"	m	class:ARMv7_A_PMU	typeref:typename:const unsigned int
CHANNELS	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int CHANNELS = 3;$/;"	m	class:Intel_PMU_V1	typeref:typename:const unsigned int
CHANNELS	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int CHANNELS = 5;$/;"	m	class:Intel_PMU_V2	typeref:typename:const unsigned int
CHANNELS	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int CHANNELS = 7;$/;"	m	class:Intel_Sandy_Bridge_PMU	typeref:typename:const unsigned int
CHANNELS	include/architecture/pmu.h	/^    static const unsigned int CHANNELS = 0;$/;"	m	class:PMU_Common	typeref:typename:const unsigned int
CHANNELS	include/architecture/rv32/rv32_pmu.h	/^    static const unsigned int CHANNELS = 32;$/;"	m	class:RV32_PMU	typeref:typename:const unsigned int
CHANNELS	include/machine/cortex/cortex_timer.h	/^    static const unsigned int CHANNELS = 2;$/;"	m	class:Timer	typeref:typename:const unsigned int
CHANNELS	include/machine/pc/pc_timer.h	/^    static const unsigned int CHANNELS = 3;$/;"	m	class:Timer	typeref:typename:const unsigned int
CHANNELS	include/machine/riscv/riscv_timer.h	/^    static const unsigned int CHANNELS = 2;$/;"	m	class:Timer	typeref:typename:const unsigned int
CHANNEL_STS_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        CHANNEL_STS_REG0            = 0x2C,     \/\/ Channel status           ro      0x00000000$/;"	e	enum:Zynq::__anonae32835d0203
CHANNEL_STS_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        CHANNEL_STS_REG0            = 0x2c,     \/\/ Channel status           ro      0x00000000$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
CHID_H	include/machine/pc/pc_pcnet32.h	/^        CHID_H   =  89, \/\/ Chip ID (upper)$/;"	e	enum:Am79C970A::__anon99cdeac50203
CHID_L	include/machine/pc/pc_pcnet32.h	/^        CHID_L   =  88, \/\/ Chip ID (lower)$/;"	e	enum:Am79C970A::__anon99cdeac50203
CHMODELB	include/machine/cortex/zynq/zynq_machine.h	/^        CHMODELB                    = 2 << 8    \/\/ Loopback mode            r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
CHMODELB	include/machine/cortex/zynq/zynq_uart.h	/^        CHMODELB                    = 2 << 8    \/\/ Loopback mode            r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
CHMODENORM	include/machine/cortex/zynq/zynq_machine.h	/^        CHMODENORM                  = 0 << 8,   \/\/ Normal mode              r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
CHMODENORM	include/machine/cortex/zynq/zynq_uart.h	/^        CHMODENORM                  = 0 << 8,   \/\/ Normal mode              r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
CHPOLINT	include/machine/pc/pc_pcnet32.h	/^        CHPOLINT =  49, \/\/ Chain Polling Interval$/;"	e	enum:Am79C970A::__anon99cdeac50203
CHRL6	include/machine/cortex/zynq/zynq_machine.h	/^        CHRL6                       = 3 << 1,   \/\/ Character Length 6 bits  r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
CHRL6	include/machine/cortex/zynq/zynq_uart.h	/^        CHRL6                       = 3 << 1,   \/\/ Character Length 6 bits  r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
CHRL7	include/machine/cortex/zynq/zynq_machine.h	/^        CHRL7                       = 2 << 1,   \/\/ Character Length 7 bits  r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
CHRL7	include/machine/cortex/zynq/zynq_uart.h	/^        CHRL7                       = 2 << 1,   \/\/ Character Length 7 bits  r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
CHRL8	include/machine/cortex/zynq/zynq_machine.h	/^        CHRL8                       = 0 << 1,   \/\/ Character Length 8 bits  r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
CHRL8	include/machine/cortex/zynq/zynq_uart.h	/^        CHRL8                       = 0 << 1,   \/\/ Character Length 8 bits  r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
CHRONOMETER_ID	include/system/types.h	/^    CHRONOMETER_ID,$/;"	e	enum:__anond508eab70103
CIE	include/machine/cortex/emote3/emote3_usb.h	/^        CIE       = 0x2C, \/\/   RW   32     0x0000 0006    0x4008 902C$/;"	e	enum:USB_Engine::__anon9b88aa680103
CIF	include/machine/cortex/emote3/emote3_usb.h	/^        CIF       = 0x18, \/\/   RO   32     0x0000 0000    0x4008 9018$/;"	e	enum:USB_Engine::__anon9b88aa680103
CLARO	include/machine/cortex/emote3/emote3_traits.h	/^    enum {CLARO, TIM, OI};$/;"	e	enum:Traits::__anon749c60f50103
CLASS	include/machine/usb.h	/^        CLASS = 1,$/;"	e	enum:USB_2_0::TYPE
CLASS_ID	include/machine/pci.h	/^        CLASS_ID		= 0x0a, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
CLASS_PROG	include/machine/pci.h	/^        CLASS_PROG		= 0x09, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
CLD	include/machine/cortex/emote3/emote3_sysctrl.h	/^        CLD             = 0x80,$/;"	e	enum:SysCtrl::__anon6512a6d20103
CLEAR_COMM_FEATURE	include/machine/usb.h	/^            CLEAR_COMM_FEATURE                           = 0x04,$/;"	e	enum:USB_2_0::CDC::BREQUEST
CLEAR_FEATURE	include/machine/usb.h	/^        CLEAR_FEATURE     = 1,$/;"	e	enum:USB_2_0::BREQUEST
CLEAR_UNIT_PARAMETER	include/machine/usb.h	/^            CLEAR_UNIT_PARAMETER                         = 0x39,$/;"	e	enum:USB_2_0::CDC::BREQUEST
CLINT	include/machine/riscv/riscv_ic.h	/^class CLINT$/;"	c
CLINT_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        CLINT_BASE      = 0x02000000,   \/\/ SiFive CLINT$/;"	e	enum:Memory_Map::__anona1c77a600103
CLINT_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        CLINT_BASE      = 0x02000000,   \/\/ SiFive CLINT$/;"	e	enum:Memory_Map::__anond92500800103
CLINT_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        CLINT_BASE      = 0x02000000,   \/\/                              CLINT$/;"	e	enum:Memory_Map::__anonc1c0cf140103
CLI_DOMAIN	include/architecture/armv7/armv7_cpu.h	/^        CLI_DOMAIN = 0x55555555, \/\/ 0b01 - Client, all memory domains check for memory access /;"	e	enum:ARMv7_A::__anon9ce72cf00603
CLKSRC	include/machine/cortex/engine/cortex_m3/systick.h	/^        CLKSRC          = 1 << 2,       \/\/ Clock source (0 -> external, 1 -> core)            /;"	e	enum:SysTick::STCTRL
CLKVCLR	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         CLKVCLR         = 0x150,        \/\/ Clock Verification Clear                          /;"	e	enum:SysCtrl::__anon8ce179ea0103
CLK_SSIIN_SSI0	include/machine/cortex/emote3/emote3_ioctrl.h	/^        CLK_SSIIN_SSI0 = 0x118,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
CLK_SSIIN_SSI1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        CLK_SSIIN_SSI1 = 0x128,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
CLK_SSI_SSI0	include/machine/cortex/emote3/emote3_ioctrl.h	/^        CLK_SSI_SSI0   = 0x10c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
CLK_SSI_SSI1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        CLK_SSI_SSI1   = 0x11c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
CLOCK	include/architecture/armv7/armv7_traits.h	/^    static const unsigned int CLOCK             = (MODEL == LM3S811) ? 50000000 : (MODEL == Zynq/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/architecture/armv7/armv7_tsc.h	/^    static const Hertz CLOCK = Traits<Build>::MODEL == Traits<Build>::Raspberry_Pi3 ? 1000000 $/;"	m	class:TSC	typeref:typename:const Hertz
CLOCK	include/architecture/armv8/armv8_traits.h	/^    static const unsigned int CLOCK             = Traits<Build>::MODEL == Traits<Build>::Raspber/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/architecture/armv8/armv8_tsc.h	/^    static const Hertz CLOCK = Traits<Build>::MODEL == Traits<Build>::Raspberry_Pi3 ? 1000000 $/;"	m	class:TSC	typeref:typename:const Hertz
CLOCK	include/architecture/ia32/ia32_traits.h	/^    static const unsigned int CLOCK             = 2000000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/architecture/rv32/rv32_traits.h	/^    static const unsigned int CLOCK             = 50000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/architecture/rv32/rv32_tsc.h	/^    static const unsigned int CLOCK = Traits<Timer>::CLOCK;$/;"	m	class:TSC	typeref:typename:const unsigned int
CLOCK	include/architecture/rv64/rv64_traits.h	/^    static const unsigned long CLOCK            = (MODEL == SiFive_U) ? 1000000000L : (MODEL == /;"	m	struct:Traits	typeref:typename:const unsigned long
CLOCK	include/architecture/rv64/rv64_tsc.h	/^    static const unsigned int CLOCK = Traits<Timer>::CLOCK;$/;"	m	class:TSC	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        const static Hertz CLOCK = 32 * 1000 * 1000; \/\/ 32 MHz$/;"	m	class:CC2538RF::Timer	typeref:typename:const Hertz
CLOCK	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int CLOCK = Traits<CPU>::CLOCK;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    static const unsigned int CLOCK = 250000000 \/ 250; \/\/ 250 MHz \/ PRE_DIV (0xFA == 250)$/;"	m	class:ARM_Timer	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    static const unsigned int CLOCK = 1000000;$/;"	m	class:BCM_Timer	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    static const unsigned int CLOCK = 2*19200000; \/\/ 2*19.2 MHz using crystal clock$/;"	m	class:BCM_Mailbox_Timer	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK;$/;"	m	class:BCM_UART	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    static const Hertz CLOCK = Traits<CPU>::CLOCK \/ 2;$/;"	m	class:A9_Global_Timer	typeref:typename:const Hertz
CLOCK	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    static const Hertz CLOCK = Traits<CPU>::CLOCK \/ 2;$/;"	m	class:A9_Private_Timer	typeref:typename:const Hertz
CLOCK	include/machine/cortex/engine/cortex_m3/gptm.h	/^    const static Hertz CLOCK = Traits<CPU>::CLOCK;$/;"	m	class:GPTM	typeref:typename:const Hertz
CLOCK	include/machine/cortex/engine/cortex_m3/systick.h	/^    static const Hertz CLOCK = Traits<CPU>::CLOCK;$/;"	m	class:SysTick	typeref:typename:const Hertz
CLOCK	include/machine/cortex/engine/pl011.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK \/ 16;$/;"	m	class:PL011	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int CLOCK = Traits<CPU>::CLOCK;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::IO_PLL_CLOCK \/ CLOCK_DIVISOR;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::IO_PLL_CLOCK\/CLOCK_DIVISOR;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::IO_PLL_CLOCK\/CLOCK_DIVISOR;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/cortex/zynq/zynq_uart.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK;$/;"	m	class:Zynq_UART_Engine	typeref:typename:const unsigned int
CLOCK	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int CLOCK = 1843200; \/\/ 1.8432 MHz$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/pc/pc_timer.h	/^    static const int CLOCK = 1193182;$/;"	m	class:i8253	typeref:typename:const int
CLOCK	include/machine/pc/pc_uart.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK \/ 16; \/\/ reference clock is pre-div/;"	m	class:NS16550AF	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/riscv_spi.h	/^    static const unsigned int CLOCK = Traits<SPI>::CLOCK;$/;"	m	class:SPI	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/riscv_timer.h	/^    static const Hertz CLOCK = Traits<Timer>::CLOCK;$/;"	m	class:Timer	typeref:typename:const Hertz
CLOCK	include/machine/riscv/riscv_uart.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK \/ 16; \/\/ reference clock is pre-div/;"	m	class:DW8250	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/riscv_uart.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK \/ 16; \/\/ reference clock is pre-div/;"	m	class:NS16500A	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/riscv_uart.h	/^    static const unsigned int CLOCK = Traits<UART>::CLOCK;$/;"	m	class:SiFive_UART	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int CLOCK = 10000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int CLOCK = 22729000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::RTCCLK;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::TLCLK;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long CLOCK            = 1000000000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
CLOCK	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::RTCCLK;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int CLOCK = Traits<Machine>::TLCLK;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long CLOCK            =  600000000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
CLOCK_CTRL	include/machine/cortex/emote3/emote3_sysctrl.h	/^        CLOCK_CTRL      = 0x00,$/;"	e	enum:SysCtrl::__anon6512a6d20103
CLOCK_DIVISOR	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int CLOCK_DIVISOR = 4;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK_DIVISOR	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int CLOCK_DIVISOR = 20;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK_DIVISOR	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int CLOCK_DIVISOR = 20;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CLOCK_ID	include/system/types.h	/^    CLOCK_ID,$/;"	e	enum:__anond508eab70103
CLOCK_MAX_TAG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        CLOCK_MAX_TAG           = 0x00030004,$/;"	e	enum:IOCtrl::__anon202912fb0403
CLOCK_MIN_TAG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        CLOCK_MIN_TAG           = 0x00030007,$/;"	e	enum:IOCtrl::__anon202912fb0403
CLOCK_MODULATION	include/architecture/ia32/ia32_cpu.h	/^        CLOCK_MODULATION        = 0x019a,$/;"	e	enum:CPU::__anon1dc257340803
CLOCK_STA	include/machine/cortex/emote3/emote3_sysctrl.h	/^        CLOCK_STA       = 0x04,$/;"	e	enum:SysCtrl::__anon6512a6d20103
CLOCK_TAG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        CLOCK_TAG               = 0x00030002,$/;"	e	enum:IOCtrl::__anon202912fb0403
CLR	include/machine/cortex/emote3/emote3_watchdog.h	/^        CLR = 1 << 4, \/\/ Clear timer                                                          /;"	e	enum:Watchdog_Engine::__anonfb30544f0203
CM1101	include/machine/engine/cm1101.h	/^    CM1101(UART * uart): _uart(uart), _version(0), _status(OK), _co2(0), _temperature(0), _humid/;"	f	class:CM1101
CM1101	include/machine/engine/cm1101.h	/^class CM1101$/;"	c
CM1101_UNIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int CM1101_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CMD	include/machine/pc/pc_rtl8139.h	/^        CMD        = 0x37,$/;"	e	enum:RTL8139::__anon2b7d05ed0103
CMOS	include/machine/pc/pc_rtc.h	/^        CMOS     	    = 0x0e,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_CHK_LSB	include/machine/pc/pc_rtc.h	/^        CMOS_CHK_LSB	= CMOS + 13,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_CHK_MSB	include/machine/pc/pc_rtc.h	/^        CMOS_CHK_MSB	= CMOS + 14,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_CONFIG	include/machine/pc/pc_rtc.h	/^        CMOS_CONFIG	    = CMOS + 6,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_DIAGNOSTIC	include/machine/pc/pc_rtc.h	/^        CMOS_DIAGNOSTIC	= CMOS + 0, \/\/ POST diagnostic$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_DISK1	include/machine/pc/pc_rtc.h	/^        CMOS_DISK1	    = CMOS + 3,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_DISK2	include/machine/pc/pc_rtc.h	/^        CMOS_DISK2	    = CMOS + 4,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_EX_MEM_LSB	include/machine/pc/pc_rtc.h	/^        CMOS_EX_MEM_LSB	= CMOS + 9,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_EX_MEM_MSB	include/machine/pc/pc_rtc.h	/^        CMOS_EX_MEM_MSB	= CMOS + 10,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_FLOPPY	include/machine/pc/pc_rtc.h	/^        CMOS_FLOPPY	    = CMOS + 2,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_MEM_LSB	include/machine/pc/pc_rtc.h	/^        CMOS_MEM_LSB	= CMOS + 7,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_MEM_MSB	include/machine/pc/pc_rtc.h	/^        CMOS_MEM_MSB	= CMOS + 8,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_OT_MEM_HSB	include/machine/pc/pc_rtc.h	/^        CMOS_OT_MEM_HSB	= CMOS + 16,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_OT_MEM_LSB	include/machine/pc/pc_rtc.h	/^        CMOS_OT_MEM_LSB	= CMOS + 15,$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_POWER_DONW	include/machine/pc/pc_rtc.h	/^        CMOS_POWER_DONW	= CMOS + 1, \/\/ Status of system power-down$/;"	e	enum:MC146818::__anon80dec0ef0203
CMOS_SIZE	include/machine/pc/pc_rtc.h	/^    static const unsigned int CMOS_SIZE = 114;$/;"	m	class:MC146818	typeref:typename:const unsigned int
CNA	include/machine/pc/pc_e100.h	/^        CNA                  = 0x20, \/* CU has left the active state or has entered the idle st/;"	e	enum:i8255x::__anon798b6efc0303
CNT0_CNTL	include/machine/cortex/emote3/emote3_usb.h	/^        CNT0_CNTL = 0x58, \/\/   RO   32     0x0000 0000    0x4008 9058$/;"	e	enum:USB_Engine::__anon9b88aa680103
CNTH	include/machine/cortex/emote3/emote3_usb.h	/^        CNTH      = 0x5C, \/\/   RO   32     0x0000 0000    0x4008 905C$/;"	e	enum:USB_Engine::__anon9b88aa680103
CNTR	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        CNTR    = 0x020  \/\/ Free Counter | Read Only$/;"	e	enum:ARM_Timer::__anonbbe195780103
CNTR_SIZE	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        CNTR_SIZE   = 1    << 1, \/\/ 1 == 23 bit counter, 0 == 16 bit counter$/;"	e	enum:ARM_Timer::__anonbbe195780203
CNT_0	include/machine/pc/pc_timer.h	/^        CNT_0           = 0x40, \/\/ Time keeper$/;"	e	enum:i8253::__anonb4b1c2070103
CNT_1	include/machine/pc/pc_timer.h	/^        CNT_1           = 0x41, \/\/ Memory refresh$/;"	e	enum:i8253::__anonb4b1c2070103
CNT_2	include/machine/pc/pc_timer.h	/^        CNT_2           = 0x42, \/\/ Speaker$/;"	e	enum:i8253::__anonb4b1c2070103
COHERENT_LINEFILL_HIT	include/architecture/armv7/armv7_pmu.h	/^        COHERENT_LINEFILL_HIT                   = 0x51,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
COHERENT_LINEFILL_MISS	include/architecture/armv7/armv7_pmu.h	/^        COHERENT_LINEFILL_MISS                  = 0x50,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
COLORS	include/architecture/armv7/armv7_traits.h	/^    static const unsigned int COLORS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
COLORS	include/architecture/armv8/armv8_traits.h	/^    static const unsigned int COLORS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
COLORS	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int COLORS = Traits<MMU>::COLORS;$/;"	m	class:MMU	typeref:typename:const unsigned int
COLORS	include/architecture/ia32/ia32_traits.h	/^    static const unsigned int COLORS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
COLORS	include/architecture/rv32/rv32_traits.h	/^    static const unsigned int COLORS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
COLORS	include/architecture/rv64/rv64_traits.h	/^    static const unsigned int COLORS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
COLOR_0	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_1	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_10	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_11	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_12	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_13	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_14	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_15	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_16	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_17	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_18	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_19	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_2	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_20	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_21	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_22	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_23	include/system/types.h	/^    COLOR_16, COLOR_17, COLOR_18, COLOR_19, COLOR_20, COLOR_21, COLOR_22, COLOR_23,$/;"	e	enum:Color
COLOR_24	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_25	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_26	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_27	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_28	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_29	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_3	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_30	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_31	include/system/types.h	/^    COLOR_24, COLOR_25, COLOR_26, COLOR_27, COLOR_28, COLOR_29, COLOR_30, COLOR_31,$/;"	e	enum:Color
COLOR_4	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_5	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_6	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_7	include/system/types.h	/^    COLOR_0,  COLOR_1,  COLOR_2,  COLOR_3,  COLOR_4,  COLOR_5,  COLOR_6,  COLOR_7,$/;"	e	enum:Color
COLOR_8	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_9	include/system/types.h	/^    COLOR_8,  COLOR_9,  COLOR_10, COLOR_11, COLOR_12, COLOR_13, COLOR_14, COLOR_15,$/;"	e	enum:Color
COLOR_REG	include/machine/pc/pc_display.h	/^        COLOR_REG = 0x03d9, \/\/ Color [0,0,PLT,BR,B-BG-FG]$/;"	e	enum:MC6845::__anon47992e1c0103
COLUMNS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const unsigned int
COLUMNS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/cortex/zynq/zynq_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/display.h	/^    static const int COLUMNS = Traits<Serial_Display>::COLUMNS;$/;"	m	class:Serial_Display	typeref:typename:const int
COLUMNS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/pc/pc_display.h	/^    static const int COLUMNS = Traits<Display>::COLUMNS;$/;"	m	class:VGA	typeref:typename:const int
COLUMNS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COLUMNS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const int COLUMNS = 80;$/;"	m	struct:Traits	typeref:typename:const int
COM1	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int COM1 = 0x3f8; \/\/ to 0x3ff, IRQ4$/;"	m	struct:Traits	typeref:typename:const unsigned int
COM2	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int COM2 = 0x2f8; \/\/ to 0x2ff, IRQ3$/;"	m	struct:Traits	typeref:typename:const unsigned int
COM3	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int COM3 = 0x3e8; \/\/ to 0x3ef, no IRQ$/;"	m	struct:Traits	typeref:typename:const unsigned int
COM4	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int COM4 = 0x2e8; \/\/ to 0x2ef, no IRQ$/;"	m	struct:Traits	typeref:typename:const unsigned int
COMMAND	include/machine/pc/pc_keyboard.h	/^        COMMAND         = 0x64 \/\/ same as STATUS, but for write operations$/;"	e	enum:i8042::__anondfef52170103
COMMAND	include/machine/pci.h	/^        COMMAND			= 0x04, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
COMMAND_FAST_BACK	include/machine/pci.h	/^        COMMAND_FAST_BACK	= 0x200, \/\/ Enable back-to-back writes$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_INVALIDATE	include/machine/pci.h	/^        COMMAND_INVALIDATE	= 0x10,  \/\/ Use memory write and invalidate$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_IO	include/machine/pci.h	/^        COMMAND_IO		= 0x1,   \/\/ Enable response in I\/O space$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_MASTER	include/machine/pci.h	/^        COMMAND_MASTER		= 0x4,   \/\/ Enable bus mastering$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_MEMORY	include/machine/pci.h	/^        COMMAND_MEMORY		= 0x2,   \/\/ Enable response in Memory space$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_PARITY	include/machine/pci.h	/^        COMMAND_PARITY		= 0x40,  \/\/ Enable parity checking$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_SERR	include/machine/pci.h	/^        COMMAND_SERR		= 0x100, \/\/ Enable SERR$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_SPECIAL	include/machine/pci.h	/^        COMMAND_SPECIAL		= 0x8,   \/\/ Enable response to special cycles$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_VGA_PALETTE	include/machine/pci.h	/^        COMMAND_VGA_PALETTE	= 0x20,  \/\/ Enable palette snooping$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMMAND_WAIT	include/machine/pci.h	/^        COMMAND_WAIT		= 0x80,  \/\/ Enable address\/data stepping$/;"	e	enum:PCI_Common::__anon0966c1ce0203
COMPONENTS	tools/eposcfg/eposcfg.cc	/^const unsigned int COMPONENTS = 62;$/;"	v	typeref:typename:const unsigned int
CONDITIONAL_BRANCHES	include/system/traits.h	/^    CONDITIONAL_BRANCHES,$/;"	e	enum:PMU_Event
CONDITIONAL_BRANCHES_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        CONDITIONAL_BRANCHES_RETIRED                    = 1 << 14,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
CONDITIONAL_BRANCH_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        CONDITIONAL_BRANCH_EXECUTED             = 0xc9,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
CONDITIONAL_BRANCH_MISP	include/architecture/armv7/armv7_pmu.h	/^        CONDITIONAL_BRANCH_MISP                 = 0xcc,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
CONDITIONAL_BRANCH_MISPREDICTIONS	include/system/traits.h	/^    CONDITIONAL_BRANCH_MISPREDICTIONS,$/;"	e	enum:PMU_Event
CONDITION_ID	include/system/types.h	/^    CONDITION_ID,$/;"	e	enum:__anond508eab70103
COND_CHGD	include/architecture/ia32/ia32_pmu.h	/^        COND_CHGD          = (1LLU << 0x3F)         \/\/TODO: confirm$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
CONFADDR	include/machine/pc/pc_pci.h	/^    static const int CONFADDR = 0xcf8;$/;"	m	class:PCI	typeref:typename:const int
CONFDATA	include/machine/pc/pc_pci.h	/^    static const int CONFDATA = 0xcfc;$/;"	m	class:PCI	typeref:typename:const int
CONFIG	tools/eposmkbi/eposmkbi.cc	/^Configuration CONFIG;$/;"	v	typeref:typename:Configuration
CONFIGURED	include/machine/usb.h	/^        CONFIGURED,$/;"	e	enum:USB_2_0::STATE
CONFIG_1	include/machine/pc/pc_rtl8139.h	/^        CONFIG_1   = 0x52,$/;"	e	enum:RTL8139::__anon2b7d05ed0103
CONSTANT	include/utility/predictor.h	/^        CONSTANT         = 1,$/;"	e	enum:Predictor_Common::Model_Type
CONTIGUOUS	include/architecture/armv8/armv8_mmu.h	/^            CONTIGUOUS          = 0b1ULL<< 52, \/\/ Output memory is contiguous$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
CONTROL	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        CONTROL = 0X008, \/\/ Timer control operations (enable, enable interruptions...)$/;"	e	enum:ARM_Timer::__anonbbe195780103
CONTROL	include/machine/pc/pc_keyboard.h	/^        CONTROL = 0x01,$/;"	e	enum:PS2_Keyboard::__anondfef52170503
CONTROL_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        CONTROL_REG0                = 0x00,     \/\/ Control                  r\/w     0x0000012/;"	e	enum:Zynq::__anonae32835d0203
CONTROL_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        CONTROL_REG0                = 0x00,     \/\/ Control                  r\/w     0x0000012/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
COPYALLEN	app/hello/hello_traits.h	/^    COPYALLEN = 0x00000010,   \/**< Copy all frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
COPYALLEN	include/machine/riscv/riscv_nic.h	/^    COPYALLEN = 0x00000010,   \/**< Copy all frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
CORE0_FIQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_FIQ_SRC           = 0x70,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_IRQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_IRQ_SRC           = 0x60,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX0_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX0_SET         = 0x80,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX1_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX1_RDCLR       = 0xc4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX1_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX1_SET         = 0x84,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX2_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX2_RDCLR       = 0xc8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX2_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX2_SET         = 0x88,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX3_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX3_RDCLR       = 0xcc,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX3_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX3_SET         = 0x8c, \/\/ starting address at boot$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_MBOX_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_MBOX_INT_CTRL     = 0x50,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE0_TIMER_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE0_TIMER_INT_CTRL    = 0x40,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_FIQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_FIQ_SRC           = 0x74,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_IRQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_IRQ_SRC           = 0x64,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX0_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX0_RDCLR       = 0xd0,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX0_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX0_SET         = 0x90,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX1_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX1_RDCLR       = 0xd4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX1_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX1_SET         = 0x94,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX2_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX2_RDCLR       = 0xd8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX2_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX2_SET         = 0x98,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX3_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX3_RDCLR       = 0xdc,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX3_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX3_SET         = 0x9c, \/\/ starting address at boot$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_MBOX_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_MBOX_INT_CTRL     = 0x54,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE1_TIMER_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE1_TIMER_INT_CTRL    = 0x44,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_FIQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_FIQ_SRC           = 0x78,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_IRQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_IRQ_SRC           = 0x68,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX0_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX0_RDCLR       = 0xe0,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX0_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX0_SET         = 0xa0,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX1_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX1_RDCLR       = 0xe4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX1_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX1_SET         = 0xa4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX2_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX2_RDCLR       = 0xe8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX2_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX2_SET         = 0xa8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX3_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX3_RDCLR       = 0xec,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX3_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX3_SET         = 0xac, \/\/ starting address at boot$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_MBOX_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_MBOX_INT_CTRL     = 0x58,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE2_TIMER_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE2_TIMER_INT_CTRL    = 0x48,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_FIQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_FIQ_SRC           = 0x7c,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_IRQ_SRC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_IRQ_SRC           = 0x6c,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX0_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX0_RDCLR       = 0xf0,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX0_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX0_SET         = 0xb0,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX1_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX1_RDCLR       = 0xf4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX1_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX1_SET         = 0xb4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX2_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX2_RDCLR       = 0xf8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX2_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX2_SET         = 0xb8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX3_RDCLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX3_RDCLR       = 0xfc$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX3_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX3_SET         = 0xbc, \/\/ starting address at boot$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_MBOX_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_MBOX_INT_CTRL     = 0x5c,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
CORE3_TIMER_INT_CTRL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        CORE3_TIMER_INT_CTRL    = 0x4c,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
COUNT	include/machine/cortex/engine/cortex_m3/systick.h	/^        COUNT           = 1 << 16       \/\/ Count underflow                                    /;"	e	enum:SysTick::STCTRL
COUNTERS	include/architecture/rv32/rv32_pmu.h	/^    static const unsigned int COUNTERS = 32;$/;"	m	class:RV32_PMU	typeref:typename:const unsigned int
COUNTOF	include/system/meta.h	/^constexpr unsigned int COUNTOF(const T (&)[N]) { return N; }$/;"	f	typeref:typename:unsigned int
COUNT_MODE_MASK	include/machine/pc/pc_timer.h	/^        COUNT_MODE_MASK = 0x01, \/\/ 1 bit$/;"	e	enum:i8253::__anonb4b1c2070203
CP15	include/machine/cortex/engine/cortex_a9/cp15.h	/^class CP15$/;"	c
CPL_CYCLES_RING0	include/architecture/ia32/ia32_pmu.h	/^        CPL_CYCLES_RING0                                = 0x5c | (0x01 << 8), \/\/use edge to co/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
CPL_CYCLES_RING123	include/architecture/ia32/ia32_pmu.h	/^        CPL_CYCLES_RING123                              = 0x5c | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
CPSDVSR	include/machine/cortex/engine/pl022.h	/^        CPSDVSR         = 1 << 7,   \/\/ clock prescale divisor                  RW        0x00$/;"	e	enum:PL022::__anone33d9a0b0703
CPSR	include/machine/cortex/engine/pl022.h	/^        CPSR   = 0x010,$/;"	e	enum:PL022::__anone33d9a0b0103
CPU	include/architecture/armv7/armv7_cpu.h	/^    CPU() {}$/;"	f	class:CPU
CPU	include/architecture/armv7/armv7_cpu.h	/^class CPU: public SWITCH<Traits<Build>::MODEL, CASE<Traits<Build>::eMote3, ARMv7_M, CASE<Traits</;"	c
CPU	include/architecture/armv8/armv8_cpu.h	/^    CPU() {}$/;"	f	class:CPU
CPU	include/architecture/armv8/armv8_cpu.h	/^class CPU: public ARMv8_A$/;"	c
CPU	include/architecture/ia32/ia32_cpu.h	/^    CPU() {}$/;"	f	class:CPU
CPU	include/architecture/ia32/ia32_cpu.h	/^class CPU: private CPU_Common$/;"	c
CPU	include/architecture/rv32/rv32_cpu.h	/^    CPU() {};$/;"	f	class:CPU
CPU	include/architecture/rv32/rv32_cpu.h	/^class CPU: protected CPU_Common$/;"	c
CPU	include/architecture/rv64/rv64_cpu.h	/^    CPU() {};$/;"	f	class:CPU
CPU	include/architecture/rv64/rv64_cpu.h	/^class CPU: protected CPU_Common$/;"	c
CPUID	include/machine/cortex/engine/cortex_m3/scb.h	/^        CPUID           = 0xd00,        \/\/ CPUID Base Register                                /;"	e	enum:SCB::__anon31f252560103
CPUS	app/hello/hello_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPUS	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPUS	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPUS	tests/active_test/active_test_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPUS	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPUS	tests/nic_test/nic_test_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPUS	tests/segment_test/segment_test_traits.h	/^    static const unsigned int CPUS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
CPU_CLK_THREAD_UNHALTED_REF_XCLK	include/architecture/ia32/ia32_pmu.h	/^        CPU_CLK_THREAD_UNHALTED_REF_XCLK                = 0x3c | (0x01 << 8), \/\/table 1901 arc/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
CPU_CLK_UNHALTED_THREAD_P	include/architecture/ia32/ia32_pmu.h	/^        CPU_CLK_UNHALTED_THREAD_P                       = 0x3c | (0x00 << 8), \/\/table 19-1 arc/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
CPU_CYCLES	include/system/traits.h	/^    CPU_CYCLES,$/;"	e	enum:PMU_Event
CPU_Common	include/architecture/cpu.h	/^    CPU_Common() {}$/;"	f	class:CPU_Common
CPU_Common	include/architecture/cpu.h	/^class CPU_Common$/;"	c
CPU_EXECUTION_TIME	include/system/traits.h	/^    CPU_EXECUTION_TIME,$/;"	e	enum:System_Event
CPU_ID	include/system/types.h	/^    CPU_ID = FIRST_MEDIATOR_ID,$/;"	e	enum:__anond508eab70103
CPU_TEMPERATURE	include/system/traits.h	/^    CPU_TEMPERATURE,$/;"	e	enum:Transducer_Event
CPU_VOLTAGE	include/system/traits.h	/^    CPU_VOLTAGE,$/;"	e	enum:Transducer_Event
CR	include/machine/display.h	/^        CR   = 0x0d,$/;"	e	enum:Serial_Display::__anonaf5f1ee80103
CR0	include/machine/cortex/engine/pl022.h	/^        CR0    = 0x000,$/;"	e	enum:PL022::__anone33d9a0b0103
CR0_AM	include/architecture/ia32/ia32_cpu.h	/^        CR0_AM      = 1 << 18, \/\/ Alignment mask        (1->alignment check in CPL=3)$/;"	e	enum:CPU::__anon1dc257340303
CR0_CD	include/architecture/ia32/ia32_cpu.h	/^        CR0_CD      = 1 << 30, \/\/ Cache disable         (1->globally disable the memory cache)$/;"	e	enum:CPU::__anon1dc257340303
CR0_CLEAR	include/architecture/ia32/ia32_cpu.h	/^        CR0_CLEAR       = (CR0_PE | CR0_EM | CR0_WP),   \/\/ Mask to clear flags (by ANDing)$/;"	e	enum:CPU::__anon1dc257340303
CR0_EM	include/architecture/ia32/ia32_cpu.h	/^        CR0_EM      = 1 <<  2, \/\/ Emulation             (0->x87 FPU, 1->no x87 FPU)$/;"	e	enum:CPU::__anon1dc257340303
CR0_ET	include/architecture/ia32/ia32_cpu.h	/^        CR0_ET      = 1 <<  4, \/\/ Extension type        (for i386, 0->80387, 1-> 80287)$/;"	e	enum:CPU::__anon1dc257340303
CR0_MP	include/architecture/ia32/ia32_cpu.h	/^        CR0_MP      = 1 <<  1, \/\/ Monitor co-processor  (1->WAIT\/FWAIT with TS flag)$/;"	e	enum:CPU::__anon1dc257340303
CR0_NE	include/architecture/ia32/ia32_cpu.h	/^        CR0_NE      = 1 <<  5, \/\/ Numeric error         (1->internal x87 FPU error reporting, /;"	e	enum:CPU::__anon1dc257340303
CR0_NW	include/architecture/ia32/ia32_cpu.h	/^        CR0_NW      = 1 << 29, \/\/ Not-write through     (1->globally disable write-through cac/;"	e	enum:CPU::__anon1dc257340303
CR0_PE	include/architecture/ia32/ia32_cpu.h	/^        CR0_PE      = 1 <<  0, \/\/ Protected Mode Enable (0->real mode, 1->protected mode)$/;"	e	enum:CPU::__anon1dc257340303
CR0_PG	include/architecture/ia32/ia32_cpu.h	/^        CR0_PG      = 1 << 31, \/\/ Paging                (1->paging)$/;"	e	enum:CPU::__anon1dc257340303
CR0_SCR	include/machine/cortex/engine/pl022.h	/^        CR0_SCR         = 1 << 8,  \/\/ serial clock rate              RW      0x00$/;"	e	enum:PL022::__anone33d9a0b0203
CR0_SET	include/architecture/ia32/ia32_cpu.h	/^        CR0_SET         = (CR0_PE | CR0_PG)             \/\/ Mask to set flags (by ORing)$/;"	e	enum:CPU::__anon1dc257340303
CR0_TS	include/architecture/ia32/ia32_cpu.h	/^        CR0_TS      = 1 <<  3, \/\/ Task switched         (delayed x87 context switch)$/;"	e	enum:CPU::__anon1dc257340303
CR0_WP	include/architecture/ia32/ia32_cpu.h	/^        CR0_WP      = 1 << 16, \/\/ Write protect         (1->CPU can't write to R\/O pages in C/;"	e	enum:CPU::__anon1dc257340303
CR1	include/machine/cortex/engine/pl022.h	/^        CR1    = 0x004,$/;"	e	enum:PL022::__anone33d9a0b0103
CR4_PSE	include/architecture/ia32/ia32_cpu.h	/^        CR4_PSE     = 1 << 8    \/\/ CR4 Performance Counter Enable$/;"	e	enum:CPU::__anon1dc257340403
CRC	include/machine/pc/pc_pcnet32.h	/^            CRC  = 0x0800,$/;"	e	enum:Am79C970A::Rx_Desc::__anon99cdeac50e03
CRC	include/network/ethernet.h	/^    typedef NIC_Common::CRC32 CRC;$/;"	t	class:Ethernet	typeref:typename:NIC_Common::CRC32
CRC	include/utility/crc.h	/^class CRC$/;"	c
CRC16	include/machine/nic.h	/^    typedef unsigned short CRC16;$/;"	t	class:NIC_Common	typeref:typename:unsigned short
CRC32	include/machine/nic.h	/^    typedef unsigned long CRC32;$/;"	t	class:NIC_Common	typeref:typename:unsigned long
CROSS_LEVEL_CONTEX_SIZE	include/architecture/ia32/ia32_cpu.h	/^        static const unsigned long CROSS_LEVEL_CONTEX_SIZE = 13 * sizeof(long); \/\/ 8 registers/;"	m	class:CPU::Context	typeref:typename:const unsigned long
CRT0_ENABLE	include/architecture/ia32/ia32_pmu.h	/^        CRT0_ENABLE        = 32,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0703
CRT0_ENABLE_INT	include/architecture/ia32/ia32_pmu.h	/^        CRT0_ENABLE_INT    = 3,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT0_ENABLE_SYS	include/architecture/ia32/ia32_pmu.h	/^        CRT0_ENABLE_SYS    = 0,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT0_ENABLE_USR	include/architecture/ia32/ia32_pmu.h	/^        CRT0_ENABLE_USR    = 1,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT0_OVERFLOW	include/architecture/ia32/ia32_pmu.h	/^        CRT0_OVERFLOW      = 32,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
CRT1_ENABLE	include/architecture/ia32/ia32_pmu.h	/^        CRT1_ENABLE        = 33,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0703
CRT1_ENABLE_INT	include/architecture/ia32/ia32_pmu.h	/^        CRT1_ENABLE_INT    = 7,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT1_ENABLE_SYS	include/architecture/ia32/ia32_pmu.h	/^        CRT1_ENABLE_SYS    = 4,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT1_ENABLE_USR	include/architecture/ia32/ia32_pmu.h	/^        CRT1_ENABLE_USR    = 5,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT1_OVERFLOW	include/architecture/ia32/ia32_pmu.h	/^        CRT1_OVERFLOW      = 33,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
CRT2_ENABLE	include/architecture/ia32/ia32_pmu.h	/^        CRT2_ENABLE        = 34$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0703
CRT2_ENABLE_INT	include/architecture/ia32/ia32_pmu.h	/^        CRT2_ENABLE_INT    = 11$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT2_ENABLE_SYS	include/architecture/ia32/ia32_pmu.h	/^        CRT2_ENABLE_SYS    = 8,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT2_ENABLE_USR	include/architecture/ia32/ia32_pmu.h	/^        CRT2_ENABLE_USR    = 9,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0603
CRT2_OVERFLOW	include/architecture/ia32/ia32_pmu.h	/^        CRT2_OVERFLOW      = 34,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
CRTS	src/architecture/armv7/makefile	/^CRTS := $(subst .S,.o,$(shell find *.S | grep crt)) $(ARCH)_crtbegin.o $(ARCH)_crtend.o $/;"	m
CRTS	src/architecture/armv8/makefile	/^CRTS := $(subst .S,.o,$(shell find *.S | grep crt)) $(ARCH)_crtbegin.o $(ARCH)_crtend.o $/;"	m
CRTS	src/architecture/ia32/makefile	/^CRTS := $(subst .S,.o,$(shell find *.S | grep crt)) $(ARCH)_crtbegin.o $(ARCH)_crtend.o $/;"	m
CRTS	src/architecture/rv32/makefile	/^CRTS := $(subst .S,.o,$(shell find *.S | grep crt)) $(ARCH)_crtbegin.o $(ARCH)_crtend.o $/;"	m
CRTS	src/architecture/rv64/makefile	/^CRTS := $(subst .S,.o,$(shell find *.S | grep crt)) $(ARCH)_crtbegin.o $(ARCH)_crtend.o $/;"	m
CRTSI	src/architecture/armv7/makefile	/^CRTSI := $(subst .S,.s,$(shell find *.S | grep crt))$/;"	m
CRTSI	src/architecture/armv8/makefile	/^CRTSI := $(subst .S,.s,$(shell find *.S | grep crt))$/;"	m
CRTSI	src/architecture/ia32/makefile	/^CRTSI := $(subst .S,.s,$(shell find *.S | grep crt))$/;"	m
CRTSI	src/architecture/rv32/makefile	/^CRTSI := $(subst .S,.s,$(shell find *.S | grep crt))$/;"	m
CRTSI	src/architecture/rv64/makefile	/^CRTSI := $(subst .S,.s,$(shell find *.S | grep crt))$/;"	m
CS	include/machine/cortex/engine/pl022.h	/^        CS                = 1 << 0, \/\/ baud and system clock source               RW        0x/;"	e	enum:PL022::__anone33d9a0b0c03
CS0_CLROUTPKTRDY	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_CLROUTPKTRDY = 1 << 6, \/\/ Software sets this bit to clear the USB_CS0.OUTPKTRDY bit/;"	e	enum:USB_Engine::__anon9b88aa680503
CS0_CSIL	include/machine/cortex/emote3/emote3_usb.h	/^        CS0_CSIL  = 0x44, \/\/   RW   32     0x0000 0000    0x4008 9044$/;"	e	enum:USB_Engine::__anon9b88aa680103
CS0_DATAEND	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_DATAEND      = 1 << 3, \/\/ This bit is used to signal the end of the data stage, and/;"	e	enum:USB_Engine::__anon9b88aa680503
CS0_INPKTRDY	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_INPKTRDY     = 1 << 1, \/\/ Software sets this bit after loading a data packet into t/;"	e	enum:USB_Engine::__anon9b88aa680503
CS0_OUTPKTRDY	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_OUTPKTRDY    = 1 << 0, \/\/ Endpoint 0 data packet received                          /;"	e	enum:USB_Engine::__anon9b88aa680503
CS0_SENDSTALL	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_SENDSTALL    = 1 << 5, \/\/ Software sets this bit to terminate the current transacti/;"	e	enum:USB_Engine::__anon9b88aa680503
CS0_SENTSTALL	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_SENTSTALL    = 1 << 2, \/\/ This bit is set when a STALL handshake is sent. An interr/;"	e	enum:USB_Engine::__anon9b88aa680503
CS0_SETUPEND	include/machine/cortex/emote3/emote3_usb.h	/^       CS0_SETUPEND     = 1 << 4, \/\/ This bit is set when a control transaction ends before th/;"	e	enum:USB_Engine::__anon9b88aa680503
CSC	include/machine/pc/pc_pcnet32.h	/^        CSC      =   0, \/\/ Controller Status and Control$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSDEF	include/machine/riscv/riscv_spi.h	/^        CSDEF   = 0x14, \/\/ Chip select default$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
CSID	include/machine/riscv/riscv_spi.h	/^        CSID    = 0x10, \/\/ Chip select ID$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
CSIH	include/machine/cortex/emote3/emote3_usb.h	/^        CSIH      = 0x48, \/\/   RW   32     0x0000 0020    0x4008 9048$/;"	e	enum:USB_Engine::__anon9b88aa680103
CSIL_CLRDATATOG	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_CLRDATATOG  = 1 << 6, \/\/ Software sets this bit to reset the IN endpoint data tog/;"	e	enum:USB_Engine::__anon9b88aa680803
CSIL_FLUSHPACKET	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_FLUSHPACKET = 1 << 3, \/\/ Software sets this bit to flush the next packet to be tr/;"	e	enum:USB_Engine::__anon9b88aa680803
CSIL_INPKTRDY	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_INPKTRDY    = 1 << 0, \/\/ IN endpoint {1-5} packet transfer pending Software sets /;"	e	enum:USB_Engine::__anon9b88aa680803
CSIL_PKTPRESENT	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_PKTPRESENT  = 1 << 1, \/\/ This bit is set when there is at least one packet in the/;"	e	enum:USB_Engine::__anon9b88aa680803
CSIL_SENDSTALL	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_SENDSTALL   = 1 << 4, \/\/ For bulk\/interrupt mode IN endpoints: Software sets thi/;"	e	enum:USB_Engine::__anon9b88aa680803
CSIL_SENTSTALL	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_SENTSTALL   = 1 << 5, \/\/ For bulk\/interrupt mode IN endpoints: This bit is set w/;"	e	enum:USB_Engine::__anon9b88aa680803
CSIL_UNDERRUN	include/machine/cortex/emote3/emote3_usb.h	/^        CSIL_UNDERRUN    = 1 << 2, \/\/ In isochronous mode, this bit is set when a zero length /;"	e	enum:USB_Engine::__anon9b88aa680803
CSMODE	include/machine/riscv/riscv_spi.h	/^        CSMODE  = 0x18, \/\/ Chip select mode$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
CSOH	include/machine/cortex/emote3/emote3_usb.h	/^        CSOH      = 0x54, \/\/   RW   32     0x0000 0000    0x4008 9054$/;"	e	enum:USB_Engine::__anon9b88aa680103
CSOL	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL      = 0x50, \/\/   RW   32     0x0000 0000    0x4008 9050$/;"	e	enum:USB_Engine::__anon9b88aa680103
CSOL_CLRDATATOG	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_CLRDATATOG  = 1 << 7, \/\/ Software sets this bit to reset the endpoint data toggle/;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_DATAERROR	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_DATAERROR   = 1 << 3, \/\/ For isochronous mode OUT endpoints: This bit is set when/;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_FIFOFULL	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_FIFOFULL    = 1 << 1, \/\/ This bit is set when no more packets can be loaded into /;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_FLUSHPACKET	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_FLUSHPACKET = 1 << 4, \/\/ Software sets this bit to flush the next packet to be re/;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_OUTPKTRDY	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_OUTPKTRDY   = 1 << 0, \/\/ This bit is set when a data packet has been received. So/;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_OVERRUN	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_OVERRUN     = 1 << 2, \/\/ For isochronous mode OUT endpoints: This bit is set when/;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_SENDSTALL	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_SENDSTALL   = 1 << 5, \/\/ For bulk\/interrupt mode OUT endpoints: Software sets th/;"	e	enum:USB_Engine::__anon9b88aa680603
CSOL_SENTSTALL	include/machine/cortex/emote3/emote3_usb.h	/^        CSOL_SENTSTALL   = 1 << 6, \/\/ This bit is set when a STALL handshake is transmitted. A/;"	e	enum:USB_Engine::__anon9b88aa680603
CSPT	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        CSPT          = 0x194,$/;"	e	enum:CC2538RF::__anon1a159e880303
CSR	include/machine/pc/pc_e100.h	/^    typedef struct CSR {$/;"	s	class:i8255x
CSR0_BABL	include/machine/pc/pc_pcnet32.h	/^        CSR0_BABL = 0x4000,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_CERR	include/machine/pc/pc_pcnet32.h	/^        CSR0_CERR = 0x2000,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_ERR	include/machine/pc/pc_pcnet32.h	/^        CSR0_ERR  = 0x8000$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_IDON	include/machine/pc/pc_pcnet32.h	/^        CSR0_IDON = 0x0100,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_IENA	include/machine/pc/pc_pcnet32.h	/^        CSR0_IENA = 0x0040,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_INIT	include/machine/pc/pc_pcnet32.h	/^        CSR0_INIT = 0x0001,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_INTR	include/machine/pc/pc_pcnet32.h	/^        CSR0_INTR = 0x0080,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_MERR	include/machine/pc/pc_pcnet32.h	/^        CSR0_MERR = 0x0800,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_MISS	include/machine/pc/pc_pcnet32.h	/^        CSR0_MISS = 0x1000,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_RINT	include/machine/pc/pc_pcnet32.h	/^        CSR0_RINT = 0x0400,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_RXON	include/machine/pc/pc_pcnet32.h	/^        CSR0_RXON = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_STOP	include/machine/pc/pc_pcnet32.h	/^        CSR0_STOP = 0x0004,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_STRT	include/machine/pc/pc_pcnet32.h	/^        CSR0_STRT = 0x0002,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_TDMD	include/machine/pc/pc_pcnet32.h	/^        CSR0_TDMD = 0x0008,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_TINT	include/machine/pc/pc_pcnet32.h	/^        CSR0_TINT = 0x0200,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR0_TXON	include/machine/pc/pc_pcnet32.h	/^        CSR0_TXON = 0x0010,$/;"	e	enum:Am79C970A::__anon99cdeac50303
CSR15_DRTY	include/machine/pc/pc_pcnet32.h	/^        CSR15_DRTY    = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_DRX	include/machine/pc/pc_pcnet32.h	/^        CSR15_DRX     = 0x0001,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_DTX	include/machine/pc/pc_pcnet32.h	/^        CSR15_DTX     = 0x0002,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_DXMTFCS	include/machine/pc/pc_pcnet32.h	/^        CSR15_DXMTFCS = 0x0008,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_FCOLL	include/machine/pc/pc_pcnet32.h	/^        CSR15_FCOLL   = 0x0010,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_INTL	include/machine/pc/pc_pcnet32.h	/^        CSR15_INTL    = 0x0040,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_LOOP	include/machine/pc/pc_pcnet32.h	/^        CSR15_LOOP    = 0x0004,$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR15_PROM	include/machine/pc/pc_pcnet32.h	/^        CSR15_PROM    = 0x8000$/;"	e	enum:Am79C970A::__anon99cdeac50703
CSR3_BABLM	include/machine/pc/pc_pcnet32.h	/^        CSR3_BABLM   = 0x4000$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_BSWP	include/machine/pc/pc_pcnet32.h	/^        CSR3_BSWP    = 0x0004,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_DXMT2PD	include/machine/pc/pc_pcnet32.h	/^        CSR3_DXMT2PD = 0x0010,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_DXSUFLO	include/machine/pc/pc_pcnet32.h	/^        CSR3_DXSUFLO = 0x0040,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_EMBA	include/machine/pc/pc_pcnet32.h	/^        CSR3_EMBA    = 0x0008,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_IDONM	include/machine/pc/pc_pcnet32.h	/^        CSR3_IDONM   = 0x0100,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_LAPPEN	include/machine/pc/pc_pcnet32.h	/^        CSR3_LAPPEN  = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_MERRM	include/machine/pc/pc_pcnet32.h	/^        CSR3_MERRM   = 0x0800,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_MISSM	include/machine/pc/pc_pcnet32.h	/^        CSR3_MISSM   = 0x1000,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_RINTM	include/machine/pc/pc_pcnet32.h	/^        CSR3_RINTM   = 0x0400,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR3_TINTM	include/machine/pc/pc_pcnet32.h	/^        CSR3_TINTM   = 0x0200,$/;"	e	enum:Am79C970A::__anon99cdeac50403
CSR4_APAD_XMT	include/machine/pc/pc_pcnet32.h	/^        CSR4_APAD_XMT  = 0x0800,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_ASTRP_RCV	include/machine/pc/pc_pcnet32.h	/^        CSR4_ASTRP_RCV = 0x0400,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_DMAPLUS	include/machine/pc/pc_pcnet32.h	/^        CSR4_DMAPLUS   = 0x4000,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_DPOLL	include/machine/pc/pc_pcnet32.h	/^        CSR4_DPOLL     = 0x1000,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_EN124	include/machine/pc/pc_pcnet32.h	/^        CSR4_EN124     = 0x8000$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_JAB	include/machine/pc/pc_pcnet32.h	/^        CSR4_JAB       = 0x0002,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_JABM	include/machine/pc/pc_pcnet32.h	/^        CSR4_JABM      = 0x0001,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_MFCO	include/machine/pc/pc_pcnet32.h	/^        CSR4_MFCO      = 0x0200,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_MFCOM	include/machine/pc/pc_pcnet32.h	/^        CSR4_MFCOM     = 0x0100,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_RCVCCO	include/machine/pc/pc_pcnet32.h	/^        CSR4_RCVCCO    = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_RCVCCOM	include/machine/pc/pc_pcnet32.h	/^        CSR4_RCVCCOM   = 0x0010,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_TIMER	include/machine/pc/pc_pcnet32.h	/^        CSR4_TIMER     = 0x2000,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_TXSTRT	include/machine/pc/pc_pcnet32.h	/^        CSR4_TXSTRT    = 0x0008,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_TXSTRTM	include/machine/pc/pc_pcnet32.h	/^        CSR4_TXSTRTM   = 0x0004,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_UINT	include/machine/pc/pc_pcnet32.h	/^        CSR4_UINT      = 0x0040,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR4_UINTCMD	include/machine/pc/pc_pcnet32.h	/^        CSR4_UINTCMD   = 0x0080,$/;"	e	enum:Am79C970A::__anon99cdeac50503
CSR5_EXDINT	include/machine/pc/pc_pcnet32.h	/^        CSR5_EXDINT  = 0x0080,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_EXDINTE	include/machine/pc/pc_pcnet32.h	/^        CSR5_EXDINTE = 0x0040,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_LTINTEN	include/machine/pc/pc_pcnet32.h	/^        CSR5_LTINTEN = 0x4000,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_MPEN	include/machine/pc/pc_pcnet32.h	/^        CSR5_MPEN    = 0x0004,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_MPINT	include/machine/pc/pc_pcnet32.h	/^        CSR5_MPINT   = 0x0010,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_MPINTE	include/machine/pc/pc_pcnet32.h	/^        CSR5_MPINTE  = 0x0008,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_MPMODE	include/machine/pc/pc_pcnet32.h	/^        CSR5_MPMODE  = 0x0002,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_MPPLBA	include/machine/pc/pc_pcnet32.h	/^        CSR5_MPPLBA  = 0x0020,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_SINT	include/machine/pc/pc_pcnet32.h	/^        CSR5_SINT    = 0x0800,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_SINTE	include/machine/pc/pc_pcnet32.h	/^        CSR5_SINTE   = 0x0400,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_SLPINT	include/machine/pc/pc_pcnet32.h	/^        CSR5_SLPINT  = 0x0200,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_SLPINTE	include/machine/pc/pc_pcnet32.h	/^        CSR5_SLPINTE = 0x0100,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_SPND	include/machine/pc/pc_pcnet32.h	/^        CSR5_SPND    = 0x0001,$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR5_TOKINTD	include/machine/pc/pc_pcnet32.h	/^        CSR5_TOKINTD = 0x8000$/;"	e	enum:Am79C970A::__anon99cdeac50603
CSR_Desc	include/machine/pc/pc_e100.h	/^    } CSR_Desc;$/;"	t	class:i8255x	typeref:struct:i8255x::CSR
CSR_READ_INTERLOCK	include/architecture/rv32/rv32_pmu.h	/^        CSR_READ_INTERLOCK                              = 1 << 10 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
CSR_RES0	include/machine/pc/pc_pcnet32.h	/^        CSR_RES0 =   6, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES1	include/machine/pc/pc_pcnet32.h	/^        CSR_RES1 =  16, \/\/ Reserved -> 23$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES2	include/machine/pc/pc_pcnet32.h	/^        CSR_RES2 =  26, \/\/ Reserved -> 29$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES3	include/machine/pc/pc_pcnet32.h	/^        CSR_RES3 =  32, \/\/ Reserved -> 46$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES4	include/machine/pc/pc_pcnet32.h	/^        CSR_RES4 =  48, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES5	include/machine/pc/pc_pcnet32.h	/^        CSR_RES5 =  50, \/\/ Reserved -> 57$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES6	include/machine/pc/pc_pcnet32.h	/^        CSR_RES6 =  59, \/\/ Reserved -> 75$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES7	include/machine/pc/pc_pcnet32.h	/^        CSR_RES7 =  77, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES8	include/machine/pc/pc_pcnet32.h	/^        CSR_RES8 =  79, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RES9	include/machine/pc/pc_pcnet32.h	/^        CSR_RES9 =  81, \/\/ Reserved -> 87$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RESA	include/machine/pc/pc_pcnet32.h	/^        CSR_RESA =  90, \/\/ Reserved -> 99$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RESB	include/machine/pc/pc_pcnet32.h	/^        CSR_RESB = 101, \/\/ Reserved -> 111$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RESC	include/machine/pc/pc_pcnet32.h	/^        CSR_RESC = 113, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RESD	include/machine/pc/pc_pcnet32.h	/^        CSR_RESD = 115, \/\/ Reserved$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RESE	include/machine/pc/pc_pcnet32.h	/^        CSR_RESE = 117, \/\/ Reserved -> 123$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSR_RESF	include/machine/pc/pc_pcnet32.h	/^        CSR_RESF = 126  \/\/ Reserved -> 127$/;"	e	enum:Am79C970A::__anon99cdeac50203
CSSW	include/machine/pc/pc_timer.h	/^        CSSW            = 0x06, \/\/ Continuous Symmetrical Square Wave$/;"	e	enum:i8253::__anonb4b1c2070203
CT	include/architecture/ia32/ia32_mmu.h	/^            CT   = 1 << 10, \/\/ User Def. (0=non-contiguous, 1=contiguous)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
CT	include/architecture/mmu.h	/^            CT   = 1 << 7, \/\/ Contiguous (0=non-contiguous, 1=contiguous)$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
CT	include/machine/mifare.h	/^        CT                = 0x88,    \/\/ Cascade Tag. Used during anti collision.$/;"	e	enum:MIFARE::PICC_Command
CTCR	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        CTCR    = 0x0,      \/\/ Core Timer Control Register$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
CTL	include/architecture/ia32/ia32_pmu.h	/^        CTL           = 0x0199,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
CTPE	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        CTPE    = 0x8,      \/\/ Core Timer Pre-Scaler$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
CTRL	include/machine/cortex/emote3/emote3_usb.h	/^        CTRL      = 0x3C, \/\/   RW   32     0x0000 0000    0x4008 903C$/;"	e	enum:USB_Engine::__anon9b88aa680103
CTRL	include/machine/pc/pc_timer.h	/^        CTRL            = 0x43  \/\/ Control$/;"	e	enum:i8253::__anonb4b1c2070103
CTRL_REG	include/machine/pc/pc_display.h	/^        CTRL_REG  = 0x03d8, \/\/ Control [0,0,BLK,GR_HR,VOUT,B\/W,GR,TX_HR]$/;"	e	enum:MC6845::__anon47992e1c0103
CTRL_REG1_G	include/machine/engine/lsm330.h	/^        CTRL_REG1_G         = 0x20, \/\/ Register to select power mode for the gyro$/;"	e	enum:LSM330::__anon448862b90103
CTRL_REG5_A	include/machine/engine/lsm330.h	/^        CTRL_REG5_A         = 0x20, \/\/ Register to select power mode for the acc$/;"	e	enum:LSM330::__anon448862b90103
CTRL_REG5_G	include/machine/engine/lsm330.h	/^        CTRL_REG5_G         = 0x24, \/\/ Register to enable FIFO$/;"	e	enum:LSM330::__anon448862b90103
CTRL_REG7_A	include/machine/engine/lsm330.h	/^        CTRL_REG7_A         = 0x25, \/\/ Register to select general configuration for the acc$/;"	e	enum:LSM330::__anon448862b90103
CTS	include/machine/cortex/engine/pl011.h	/^        CTS             = 1 <<  0,      \/\/ Clear to Send                r\/w     0$/;"	e	enum:PL011::__anone33d09690203
CURRENT_EL_MASK	include/architecture/armv8/armv8_cpu.h	/^        CURRENT_EL_MASK = 0x3 << 2,             \/\/ Current_EL mask bits$/;"	e	enum:ARMv8_A::__anon394073320203
CUS_HQP_ACTIVE	include/machine/pc/pc_e100.h	/^        CUS_HQP_ACTIVE       = 0x3,$/;"	e	enum:i8255x::__anon798b6efc0403
CUS_IDLE	include/machine/pc/pc_e100.h	/^        CUS_IDLE             = 0x0,$/;"	e	enum:i8255x::__anon798b6efc0403
CUS_LPQ_ACTIVE	include/machine/pc/pc_e100.h	/^        CUS_LPQ_ACTIVE       = 0x2,$/;"	e	enum:i8255x::__anon798b6efc0403
CUS_MASK	include/machine/pc/pc_e100.h	/^        CUS_MASK             = 0xc0, \/* AND-mask *\/$/;"	e	enum:i8255x::__anon798b6efc0403
CUS_SHIFT	include/machine/pc/pc_e100.h	/^        CUS_SHIFT            = 6,$/;"	e	enum:i8255x::__anon798b6efc0403
CUS_SUSPENDED	include/machine/pc/pc_e100.h	/^        CUS_SUSPENDED        = 0x1,$/;"	e	enum:i8255x::__anon798b6efc0403
CWB	include/architecture/armv8/armv8_mmu.h	/^            CWB                 = SEL_MAIR_ATTR2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
CWT	include/architecture/armv8/armv8_mmu.h	/^            CWT                 = SEL_MAIR_ATTR1,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
CWT	include/architecture/mmu.h	/^            CWT  = 1 << 6, \/\/ Cache mode (0=write-back, 1=write-through)$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
CX_TNO	include/machine/pc/pc_e100.h	/^        CX_TNO               = 0x80, \/* Bit[15] (Bit[7] of half word), CU finished executing a /;"	e	enum:i8255x::__anon798b6efc0303
CYCLE	include/architecture/armv7/armv7_pmu.h	/^        CYCLE                                   = 0x11,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
CYCLES	include/architecture/rv32/rv32_pmu.h	/^        CYCLES                                          = 0,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
C_HDLC	include/utility/pcap.h	/^        C_HDLC                     = 104,$/;"	e	enum:PCAP::Link_Type
C_HDLC_WITH_DIR	include/utility/pcap.h	/^        C_HDLC_WITH_DIR            = 205,$/;"	e	enum:PCAP::Link_Type
Call_Management	include/machine/usb.h	/^            struct Call_Management$/;"	s	class:USB_2_0::CDC::Functional_Descriptor
CarrierLost	include/machine/pc/pc_c905.h	/^        Reg8  CarrierLost;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
Cell	include/machine/pc/pc_display.h	/^    typedef unsigned short Cell;$/;"	t	class:VGA	typeref:typename:unsigned short
Center	include/utility/geometry.h	/^    using Center = Point<Number, 3>;$/;"	t	struct:Sphere	typeref:typename:Point<Number,3>
Channel	include/architecture/pmu.h	/^    typedef unsigned int Channel;$/;"	t	class:PMU_Common	typeref:typename:unsigned int
Channel	include/machine/cortex/emote3/emote3_adc.h	/^    enum Channel {$/;"	g	class:CC2538_ADC
Channel	include/machine/timer.h	/^    enum Channel : unsigned int {$/;"	g	class:Timer_Common	typeref:typename:unsigned int
Chronometer	include/time.h	/^class Chronometer: public IF<Traits<TSC>::enabled, TSC_Chronometer, Alarm_Chronometer>::Result {/;"	c
Chunk	include/architecture/ia32/ia32_mmu.h	/^        Chunk(Phy_Addr phy_addr, unsigned long bytes, Flags flags)$/;"	f	class:MMU::Chunk
Chunk	include/architecture/ia32/ia32_mmu.h	/^        Chunk(Phy_Addr pt, unsigned int from, unsigned int to, Flags flags)$/;"	f	class:MMU::Chunk
Chunk	include/architecture/ia32/ia32_mmu.h	/^        Chunk(Phy_Addr pt, unsigned int from, unsigned int to, Flags flags, Phy_Addr phy_addr)$/;"	f	class:MMU::Chunk
Chunk	include/architecture/ia32/ia32_mmu.h	/^        Chunk(const Chunk & c): _free(false), _from(c._from), _to(c._to), _pts(c._pts), _flags(c/;"	f	class:MMU::Chunk
Chunk	include/architecture/ia32/ia32_mmu.h	/^        Chunk(unsigned long bytes, Flags flags, Color color = WHITE)$/;"	f	class:MMU::Chunk
Chunk	include/architecture/ia32/ia32_mmu.h	/^    class Chunk$/;"	c	class:MMU
Chunk	include/architecture/mmu.h	/^        Chunk() {}$/;"	f	class:No_MMU::Chunk
Chunk	include/architecture/mmu.h	/^        Chunk(Phy_Addr phy_addr, unsigned long bytes, Flags flags):  _free(false), _phy_addr(phy/;"	f	class:No_MMU::Chunk
Chunk	include/architecture/mmu.h	/^        Chunk(const Chunk & c): _free(false), _phy_addr(c._phy_addr), _bytes(c._bytes), _flags(c/;"	f	class:No_MMU::Chunk
Chunk	include/architecture/mmu.h	/^        Chunk(unsigned long bytes, Flags flags, Color color = WHITE): _free(true), _phy_addr(all/;"	f	class:No_MMU::Chunk
Chunk	include/architecture/mmu.h	/^    class Chunk$/;"	c	class:No_MMU
Chunk	include/memory.h	/^    typedef MMU::Chunk Chunk;$/;"	t	class:Segment	typeref:typename:MMU::Chunk
Circular_Buffer	include/utility/buffer.h	/^    Circular_Buffer(): _size(0), _head(0), _tail(0) {}$/;"	f	class:Circular_Buffer
Circular_Buffer	include/utility/buffer.h	/^    Circular_Buffer(const U & o) { copy_and_pad(&o, sizeof(U)); }$/;"	f	class:Circular_Buffer
Circular_Buffer	include/utility/buffer.h	/^    Circular_Buffer(const void * data, unsigned int size) { copy_and_pad(data, size); }$/;"	f	class:Circular_Buffer
Circular_Buffer	include/utility/buffer.h	/^class Circular_Buffer$/;"	c
Class_Id	include/machine/pci.h	/^    typedef unsigned short Class_Id;$/;"	t	class:PCI_Common	typeref:typename:unsigned short
Clock	include/time.h	/^    Clock() {}$/;"	f	class:Clock
Clock	include/time.h	/^class Clock$/;"	c
Color	include/system/types.h	/^enum Color {$/;"	g
Command	include/machine/pc/pc_keyboard.h	/^    typedef unsigned char Command;$/;"	t	class:i8042	typeref:typename:unsigned char
Common	include/architecture/ia32/ia32_mmu.h	/^    typedef MMU_Common<10, 10, 12> Common;$/;"	t	class:MMU	typeref:typename:MMU_Common<10,10,12>
Condition	include/synchronizer.h	/^class Condition: protected Synchronizer_Common$/;"	c
Condition	src/api/condition.cc	/^Condition::Condition()$/;"	f	class:Condition	typeref:typename:__BEGIN_SYS
Condition_Handler	include/synchronizer.h	/^    Condition_Handler(Condition * h) : _handler(h) {}$/;"	f	class:Condition_Handler
Condition_Handler	include/synchronizer.h	/^class Condition_Handler: public Handler$/;"	c
Conditional_Observer	include/utility/observer.h	/^    Conditional_Observer(): _link(this) {$/;"	f	class:Conditional_Observer
Conditional_Observer	include/utility/observer.h	/^class Conditional_Observer$/;"	c
Conditionally_Observed	include/utility/observer.h	/^    Conditionally_Observed() {$/;"	f	class:Conditionally_Observed
Conditionally_Observed	include/utility/observer.h	/^class Conditionally_Observed$/;"	c
Config	include/machine/cortex/emote3/emote3_traits.h	/^    struct Config {};$/;"	s	struct:Traits
Config	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<I2C>::Config<0>$/;"	s	class:Traits
ConfigAddress	include/machine/pc/pc_c905.h	/^    Reg8  ConfigAddress;$/;"	m	class:C905	typeref:typename:Reg8
ConfigData	include/machine/pc/pc_c905.h	/^    Reg8  ConfigData;$/;"	m	class:C905	typeref:typename:Reg8
Configuration	include/machine/nic.h	/^    struct Configuration$/;"	s	class:NIC_Common
Configuration	include/machine/usb.h	/^        struct Configuration$/;"	s	class:USB_2_0::Descriptor
Configuration	include/network/ethernet.h	/^    struct Configuration: public NIC_Common::Configuration$/;"	s	class:Ethernet
Configuration	include/process.h	/^        Configuration(const State & s = READY, const Criterion & c = NORMAL, unsigned int ss = S/;"	f	struct:Thread::Configuration
Configuration	include/process.h	/^    struct Configuration {$/;"	s	class:Thread
Configuration	include/utility/predictor.h	/^        Configuration(Value r = 0, Value a = 0, Time t = 0): relative_error(r), absolute_error(a/;"	f	struct:LVP::Configuration
Configuration	include/utility/predictor.h	/^        Configuration(Value r = 0, Value a = 0, Time t = 0, unsigned int w = 0, unsigned int p =/;"	f	struct:DBP::Configuration
Configuration	include/utility/predictor.h	/^        Configuration(const Config & conf)$/;"	f	struct:DBP::Configuration
Configuration	include/utility/predictor.h	/^        Configuration(const Config & conf): relative_error(conf.relative_error), absolute_error(/;"	f	struct:LVP::Configuration
Configuration	include/utility/predictor.h	/^    struct Configuration {};$/;"	s	class:Dummy_Predictor
Configuration	include/utility/predictor.h	/^    struct Configuration$/;"	s	class:DBP
Configuration	include/utility/predictor.h	/^    struct Configuration$/;"	s	class:LVP
Configuration	tools/eposmkbi/eposmkbi.cc	/^struct Configuration$/;"	s	file:
ConfigureCB	include/machine/pc/pc_e100.h	/^    struct ConfigureCB: public Control {$/;"	s	class:i8255x
Constant	include/utility/predictor.h	/^        Constant(const Value & v = 0) : _value(v) {}$/;"	f	class:Predictor_Common::Constant
Constant	include/utility/predictor.h	/^    class Constant$/;"	c	class:Predictor_Common
Constant_Model	include/utility/predictor.h	/^    using Constant_Model = Model<CONSTANT, Constant<Time, Value>>;$/;"	t	class:Predictor_Common	typeref:typename:Model<CONSTANT,Constant<Time,Value>>
Context	include/architecture/armv7/armv7_cpu.h	/^        Context() {}$/;"	f	class:ARMv7::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context() {}$/;"	f	class:ARMv7_A::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context() {}$/;"	f	class:ARMv7_M::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context() {}$/;"	f	class:CPU::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit, Log_Addr usp): ARMv7::Context(FLAG_THUMB, entry |/;"	f	class:ARMv7_M::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit, Log_Addr usp): ARMv7::Context(MODE_SVC, entry, ex/;"	f	class:ARMv7_A::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit, Log_Addr usp): Base::Context(entry, exit, usp) {}$/;"	f	class:CPU::Context
Context	include/architecture/armv7/armv7_cpu.h	/^        Context(Reg psr, Log_Addr pc, Log_Addr lr): _psr(psr), _lr(lr), _pc(pc) {$/;"	f	class:ARMv7::Context
Context	include/architecture/armv7/armv7_cpu.h	/^    class Context$/;"	c	class:ARMv7
Context	include/architecture/armv7/armv7_cpu.h	/^    class Context: public ARMv7::Context$/;"	c	class:ARMv7_A
Context	include/architecture/armv7/armv7_cpu.h	/^    class Context: public ARMv7::Context$/;"	c	class:ARMv7_M
Context	include/architecture/armv7/armv7_cpu.h	/^    class Context: public Base::Context$/;"	c	class:CPU
Context	include/architecture/armv8/armv8_cpu.h	/^        Context() {}$/;"	f	class:CPU::Context
Context	include/architecture/armv8/armv8_cpu.h	/^        Context(){}$/;"	f	class:ARMv8_A::Context
Context	include/architecture/armv8/armv8_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit, Log_Addr usp): Base::Context(entry, exit, 0) {}$/;"	f	class:CPU::Context
Context	include/architecture/armv8/armv8_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit, Log_Addr usp): _pstate(FLAG_SP_ELn | FLAG_EL1 | F/;"	f	class:ARMv8_A::Context
Context	include/architecture/armv8/armv8_cpu.h	/^    class Context$/;"	c	class:ARMv8_A
Context	include/architecture/armv8/armv8_cpu.h	/^    class Context: public Base::Context$/;"	c	class:CPU
Context	include/architecture/ia32/ia32_cpu.h	/^        Context() {}$/;"	f	class:CPU::Context
Context	include/architecture/ia32/ia32_cpu.h	/^        Context(Log_Addr usp, Log_Addr entry): _eip(entry), _cs(SEL_SYS_CODE), _eflags(FLAG_DEFA/;"	f	class:CPU::Context
Context	include/architecture/ia32/ia32_cpu.h	/^    class Context$/;"	c	class:CPU
Context	include/architecture/rv32/rv32_cpu.h	/^        Context() {}$/;"	f	class:CPU::Context
Context	include/architecture/rv32/rv32_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit): _pc(entry), _st((exit ? MPIE : 0) | MPP_M), _x1(/;"	f	class:CPU::Context
Context	include/architecture/rv32/rv32_cpu.h	/^    class Context$/;"	c	class:CPU
Context	include/architecture/rv64/rv64_cpu.h	/^        Context() {}$/;"	f	class:CPU::Context
Context	include/architecture/rv64/rv64_cpu.h	/^        Context(Log_Addr entry, Log_Addr exit): _pc(entry), _st((exit ? MPIE : 0) | MPP_M), _x1(/;"	f	class:CPU::Context
Context	include/architecture/rv64/rv64_cpu.h	/^    class Context$/;"	c	class:CPU
Context	include/process.h	/^    typedef CPU::Context Context;$/;"	t	class:Thread	typeref:typename:CPU::Context
Control	include/machine/pc/pc_e100.h	/^    struct Control {$/;"	s	class:i8255x
Convert	include/utility/convert.h	/^namespace Convert$/;"	n
Coordinate	include/utility/diffie_hellman.h	/^        typedef typename Diffie_Hellman::Bignum Coordinate;$/;"	t	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:Diffie_Hellman::Bignum
Cortex	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
Cortex_Memory_Map	include/machine/cortex/cortex_memory_map.h	/^struct Cortex_Memory_Map$/;"	s
Count	include/architecture/pmu.h	/^    typedef unsigned long long Count;$/;"	t	class:PMU_Common	typeref:typename:unsigned long long
Count	include/machine/cortex/cortex_timer.h	/^    typedef Engine::Count Count;$/;"	t	class:User_Timer	typeref:typename:Engine::Count
Count	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef CC2538RF::Timer::Count Count;$/;"	t	class:IEEE802_15_4_Engine::Timer	typeref:typename:CC2538RF::Timer::Count
Count	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef Reg64 Count;$/;"	t	class:CC2538RF::Timer	typeref:typename:Reg64
Count	include/machine/cortex/emote3/emote3_timer.h	/^    typedef GPTM::Count Count;$/;"	t	class:User_Timer_Engine	typeref:typename:GPTM::Count
Count	include/machine/cortex/emote3/emote3_timer.h	/^    typedef SysTick::Count Count;$/;"	t	class:System_Timer_Engine	typeref:typename:SysTick::Count
Count	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    typedef CPU::Reg64 Count;$/;"	t	class:ARM_Timer	typeref:typename:CPU::Reg64
Count	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    typedef CPU::Reg64 Count;$/;"	t	class:BCM_Mailbox_Timer	typeref:typename:CPU::Reg64
Count	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    typedef CPU::Reg64 Count;$/;"	t	class:BCM_Timer	typeref:typename:CPU::Reg64
Count	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    typedef CPU::Reg64 Count;$/;"	t	class:A9_Global_Timer	typeref:typename:CPU::Reg64
Count	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    typedef CPU::Reg32 Count;$/;"	t	class:A9_Private_Timer	typeref:typename:CPU::Reg32
Count	include/machine/cortex/engine/cortex_m3/gptm.h	/^    typedef CPU::Reg32 Count;$/;"	t	class:GPTM	typeref:typename:CPU::Reg32
Count	include/machine/cortex/engine/cortex_m3/systick.h	/^    typedef Reg32 Count;$/;"	t	class:SysTick	typeref:typename:Reg32
Count	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    typedef GPTM::Count Count;$/;"	t	class:User_Timer_Engine	typeref:typename:GPTM::Count
Count	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    typedef SysTick::Count Count;$/;"	t	class:System_Timer_Engine	typeref:typename:SysTick::Count
Count	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef ARM_Timer::Count Count;$/;"	t	class:ARM_Timer_Engine	typeref:typename:ARM_Timer::Count
Count	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef BCM_Timer::Count Count;$/;"	t	class:User_Timer_Engine	typeref:typename:BCM_Timer::Count
Count	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef Timer_Base::Count Count;$/;"	t	class:System_Timer_Engine	typeref:typename:Timer_Base::Count
Count	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    typedef A9_Global_Timer::Count Count;$/;"	t	class:User_Timer_Engine	typeref:typename:A9_Global_Timer::Count
Count	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    typedef A9_Private_Timer::Count Count;$/;"	t	class:System_Timer_Engine	typeref:typename:A9_Private_Timer::Count
Count	include/machine/cortex/zynq/zynq_timer.h	/^    typedef A9_Global_Timer::Count Count;$/;"	t	class:User_Timer_Engine	typeref:typename:A9_Global_Timer::Count
Count	include/machine/cortex/zynq/zynq_timer.h	/^    typedef A9_Private_Timer::Count Count;$/;"	t	class:System_Timer_Engine	typeref:typename:A9_Private_Timer::Count
Count	include/machine/nic.h	/^        typedef unsigned int Count;$/;"	t	struct:NIC_Common::Statistics	typeref:typename:unsigned int
Count	include/machine/pc/pc_timer.h	/^    typedef CPU::Reg16 Count;$/;"	t	class:i8253	typeref:typename:CPU::Reg16
Count	include/machine/pc/pc_timer.h	/^    typedef CPU::Reg32 Count;$/;"	t	class:APIC_Timer	typeref:typename:CPU::Reg32
Count	include/machine/pc/pc_timer.h	/^    typedef Engine::Count Count;$/;"	t	class:Timer	typeref:typename:Engine::Count
Count	include/system/meta.h	/^    struct Count$/;"	s	class:LIST
Countdown	include/machine/pc/pc_c905.h	/^    Reg16 Countdown;$/;"	m	class:C905	typeref:typename:Reg16
Criterion	app/hello/hello_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Criterion	app/philosophers_dinner/philosophers_dinner_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Criterion	app/producer_consumer/producer_consumer_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Criterion	include/process.h	/^    typedef Traits<Thread>::Criterion Criterion;$/;"	t	class:Thread	typeref:typename:Traits<Thread>::Criterion
Criterion	include/utility/scheduling.h	/^    typedef typename T::Criterion Criterion;$/;"	t	class:Scheduler	typeref:typename:T::Criterion
Criterion	tests/active_test/active_test_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Criterion	tests/alarm_test/alarm_test_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Criterion	tests/nic_test/nic_test_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Criterion	tests/segment_test/segment_test_traits.h	/^    typedef RR Criterion;$/;"	t	struct:Traits	typeref:typename:RR
Current	include/system/meta.h	/^    { enum { Result = Tail::template Find<Type, Start, Current + 1>::Result }; };$/;"	e	enum:LIST::Find::__anon97a16dc90803
D	include/machine/gpio.h	/^        D,$/;"	e	enum:GPIO_Common::__anon222cd9e10103
DAIF_MASK	include/architecture/armv8/armv8_cpu.h	/^        DAIF_MASK       = 0xf << 6,             \/\/ DAIF mask bits$/;"	e	enum:ARMv8_A::__anon394073320203
DATA	include/machine/cortex/engine/pl022.h	/^        DATA       = 1 << 15,       \/\/ receive\/transmit data register        RW         0x000/;"	e	enum:PL022::__anone33d9a0b0503
DATA	include/machine/cortex/engine/pl061.h	/^        DATA            = 0x000,        \/\/ Data                                 rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
DATA	include/machine/pc/pc_keyboard.h	/^        DATA            = 0x60,$/;"	e	enum:i8042::__anondfef52170103
DATA	include/machine/pc/pc_rtc.h	/^        DATA		= 0x71$/;"	e	enum:MC146818::__anon80dec0ef0103
DATA	include/machine/riscv/riscv_spi.h	/^        DATA    = 0xff << 0,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
DATA	include/machine/riscv/riscv_uart.h	/^        DATA    = 0xff << 0,$/;"	e	enum:SiFive_UART::__anon08e238ea0203
DATA0	include/machine/pc/pc_pcnet32.h	/^        DATA0    =  37, \/\/ PCI Data Register 0 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA1	include/machine/pc/pc_pcnet32.h	/^        DATA1    =  38, \/\/ PCI Data Register 1 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA2	include/machine/pc/pc_pcnet32.h	/^        DATA2    =  39, \/\/ PCI Data Register 2 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA3	include/machine/pc/pc_pcnet32.h	/^        DATA3    =  40, \/\/ PCI Data Register 3 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA4	include/machine/pc/pc_pcnet32.h	/^        DATA4    =  41, \/\/ PCI Data Register 4 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA5	include/machine/pc/pc_pcnet32.h	/^        DATA5    =  42, \/\/ PCI Data Register 5 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA6	include/machine/pc/pc_pcnet32.h	/^        DATA6    =  43, \/\/ PCI Data Register 6 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA7	include/machine/pc/pc_pcnet32.h	/^        DATA7    =  44, \/\/ PCI Data Register 7 Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
DATA_BITS	include/machine/cortex/cortex_rs485.h	/^    static const unsigned int DATA_BITS = Traits<UART>::DEF_DATA_BITS;$/;"	m	class:RS485	typeref:typename:const unsigned int
DATA_BITS	include/machine/cortex/cortex_uart.h	/^    static const unsigned int DATA_BITS = Traits<UART>::DEF_DATA_BITS;$/;"	m	class:UART	typeref:typename:const unsigned int
DATA_BITS	include/machine/pc/pc_uart.h	/^    static const unsigned int DATA_BITS = Traits<UART>::DEF_DATA_BITS;$/;"	m	class:UART	typeref:typename:const unsigned int
DATA_BITS	include/machine/riscv/riscv_spi.h	/^    static const unsigned int DATA_BITS = Traits<SPI>::DEF_DATA_BITS;$/;"	m	class:SPI	typeref:typename:const unsigned int
DATA_BITS	include/machine/riscv/riscv_uart.h	/^    static const unsigned int DATA_BITS = Traits<UART>::DEF_DATA_BITS;$/;"	m	class:UART	typeref:typename:const unsigned int
DATA_BITS_MASK	include/machine/pc/pc_uart.h	/^        DATA_BITS_MASK      = 1 << 1 | 1 << 0,$/;"	e	enum:NS16550AF::__anona267e3820203
DATA_BITS_MASK	include/machine/riscv/riscv_uart.h	/^        DATA_BITS_MASK      = 1 << 1 | 1 << 0,$/;"	e	enum:DW8250::__anon08e238ea0603
DATA_BITS_MASK	include/machine/riscv/riscv_uart.h	/^        DATA_BITS_MASK      = 1 << 1 | 1 << 0,$/;"	e	enum:NS16500A::__anon08e238ea0403
DATA_CACHE_DTIM_BUSY	include/architecture/rv32/rv32_pmu.h	/^        DATA_CACHE_DTIM_BUSY                            = 1 << 12 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
DATA_ENGINE_CLOCK_ENABLED	include/architecture/armv7/armv7_pmu.h	/^        DATA_ENGINE_CLOCK_ENABLED               = 0x8b,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DATA_EVICTION	include/architecture/armv7/armv7_pmu.h	/^        DATA_EVICTION                           = 0x65,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DATA_MEMORY_ACCESS	include/architecture/armv7/armv7_pmu.h	/^        DATA_MEMORY_ACCESS                      = 0x13,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DATA_MEMORY_ACCESSES	include/system/traits.h	/^    L3_CACHE_MISSES,                                LAST_LEVEL_CACHE_HITS = L3_CACHE_HITS, LAST_/;"	e	enum:PMU_Event
DATA_READY	include/machine/pc/pc_uart.h	/^        DATA_READY          = 1 << 0,   \/\/ LSR$/;"	e	enum:NS16550AF::__anona267e3820203
DATA_READY	include/machine/riscv/riscv_uart.h	/^        DATA_READY          = 1 << 0,$/;"	e	enum:DW8250::__anon08e238ea0603
DATA_READY	include/machine/riscv/riscv_uart.h	/^        DATA_READY          = 1 << 0,$/;"	e	enum:NS16500A::__anon08e238ea0403
DATA_REG	include/machine/pc/pc_display.h	/^        DATA_REG  = 0x03d5, \/\/ Data$/;"	e	enum:MC6845::__anon47992e1c0103
DATA_TLB_MISSES	include/system/traits.h	/^    DATA_TLB_MISSES = TLB_MISSES,                   MMU_MISSES = TLB_MISSES,$/;"	e	enum:PMU_Event
DATA_TRANSFER_DIRECTION	include/machine/usb.h	/^    enum DATA_TRANSFER_DIRECTION$/;"	g	class:USB_2_0
DATA_WRITE_STALL_ST_BUFFER_FULL	include/architecture/armv7/armv7_pmu.h	/^        DATA_WRITE_STALL_ST_BUFFER_FULL         = 0xc7,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DAY	include/machine/pc/pc_rtc.h	/^        DAY		        = 0x07,$/;"	e	enum:MC146818::__anon80dec0ef0203
DAY	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
DBP	include/system/traits.h	/^    enum :unsigned char {NONE, LVP, DBP};$/;"	e	enum:Traits_Tokens::__anon389b43b90903
DBP	include/utility/predictor.h	/^        DBP = Traits<Build>::DBP$/;"	e	enum:Predictor_Common::__anon7f50955d0103
DBP	include/utility/predictor.h	/^    DBP(const Configuration & c, bool r = false): _ready(false), _config(c), _miss_predicted(0) /;"	f	class:DBP
DBP	include/utility/predictor.h	/^    DBP(unsigned int w, unsigned int p, Value r = 0, Value a = 0, Time t = 0): _ready(false), _c/;"	f	class:DBP
DBP	include/utility/predictor.h	/^class DBP: public Predictor_Common$/;"	c
DBUS	include/utility/pcap.h	/^        DBUS                       = 231,$/;"	e	enum:PCAP::Link_Type
DC0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DC0             = 0x008,        \/\/ Device Capabilities 0                             /;"	e	enum:SysCtrl::__anon8ce179ea0103
DC1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DC1             = 0x010,        \/\/ Device Capabilities 1                             /;"	e	enum:SysCtrl::__anon8ce179ea0103
DC2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DC2             = 0x014,        \/\/ Device Capabilities 2                             /;"	e	enum:SysCtrl::__anon8ce179ea0103
DC3	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DC3             = 0x018,        \/\/ Device Capabilities 3                             /;"	e	enum:SysCtrl::__anon8ce179ea0103
DC4	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DC4             = 0x01c,        \/\/ Device Capabilities 4                             /;"	e	enum:SysCtrl::__anon8ce179ea0103
DCACHE	include/architecture/armv7/armv7_cpu.h	/^        DCACHE      = 1 << 2,  \/\/ Data cache enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00703
DCACHE_DEPENDENT_STALL_CYCLES	include/architecture/armv7/armv7_pmu.h	/^        DCACHE_DEPENDENT_STALL_CYCLES           = 0x61,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DCACHE_PREFETCH	include/architecture/armv7/armv7_cpu.h	/^        DCACHE_PREFETCH = 1 << 2, \/\/ D-Cache prefetch enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00803
DCD	include/machine/cortex/engine/pl011.h	/^        DCD             = 1 <<  2,      \/\/ Data Carrier Detect          r\/w     0$/;"	e	enum:PL011::__anone33d09690203
DCGC0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DCGC0           = 0x120,        \/\/ Deep Sleep Mode Clock Gating Control Register 0   /;"	e	enum:SysCtrl::__anon8ce179ea0103
DCGC1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DCGC1           = 0x124,        \/\/ Deep Sleep Mode Clock Gating Control Register 1   /;"	e	enum:SysCtrl::__anon8ce179ea0103
DCGC2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DCGC2           = 0x128,        \/\/ Deep Sleep Mode Clock Gating Control Register 2   /;"	e	enum:SysCtrl::__anon8ce179ea0103
DCGCGPT	include/machine/cortex/emote3/emote3_sysctrl.h	/^        DCGCGPT         = 0x10,$/;"	e	enum:SysCtrl::__anon6512a6d20103
DCGCI2C	include/machine/cortex/emote3/emote3_sysctrl.h	/^        DCGCI2C         = 0x40,$/;"	e	enum:SysCtrl::__anon6512a6d20103
DCGCRFC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        DCGCRFC         = 0xb0,$/;"	e	enum:SysCtrl::__anon6512a6d20103
DCGCSEC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        DCGCSEC         = 0x50,$/;"	e	enum:SysCtrl::__anon6512a6d20103
DCGCSSI	include/machine/cortex/emote3/emote3_sysctrl.h	/^        DCGCSSI         = 0x20,$/;"	e	enum:SysCtrl::__anon6512a6d20103
DCGCUART	include/machine/cortex/emote3/emote3_sysctrl.h	/^        DCGCUART        = 0x30,$/;"	e	enum:SysCtrl::__anon6512a6d20103
DCSR	include/machine/pc/pc_fpga.h	/^        DCSR       = 0x00,$/;"	e	enum:XAP1052::__anon807398a40103
DDMACR	include/machine/pc/pc_fpga.h	/^        DDMACR     = 0x04,$/;"	e	enum:XAP1052::__anon807398a40103
DDR_PLL_CLOCK	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int DDR_PLL_CLOCK     = 1066666666;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DDR_PLL_CLOCK	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int DDR_PLL_CLOCK     = 1066666666;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DDR_PLL_CLOCK	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int DDR_PLL_CLOCK     = 1066666666;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEADLINE_MISSES	include/system/traits.h	/^    DEADLINE_MISSES,$/;"	e	enum:System_Event
DEBUGGER	img/makefile	/^DEBUGGER	:= $(DEBUGGER) -ex "add-symbol-file $(call DBSEC,$(APP)\/$(APPLICATION)\/$(APPLICATION)/;"	m
DEBUGGER	img/makefile	/^DEBUGGER	:= $(DEBUGGER) -ex "add-symbol-file $(call DBSEC,$(SRC)\/init\/init_$(MMOD),.text)"$/;"	m
DEBUGGER	img/makefile	/^DEBUGGER	:= $(DEBUGGER) -ex "add-symbol-file $(call DBSEC,$(SRC)\/setup\/setup_$(MMOD),.text)"$/;"	m
DEBUGGER	img/makefile	/^DEBUGGER	:= $(DEBUGGER) -ex "add-symbol-file $(call DBSEC,$(SRC)\/system\/system_$(MMOD),.text)"$/;"	m
DEBUGGER	img/makefile	/^DEBUGGER	:= $(DEBUGGER) -ex "set arch riscv:rv64" -ex "add-inferior" -ex "inferior 2" -ex "attac/;"	m
DEBUGGER	img/makefile	/^DEBUGGER	:= $(MACH_DEBUGGER)$/;"	m
DEFAULT	include/machine/adc.h	/^    static const unsigned int DEFAULT = -1UL;$/;"	m	class:ADC_Common	typeref:typename:const unsigned int
DEFAULT	include/machine/usb.h	/^        DEFAULT,$/;"	e	enum:USB_2_0::STATE
DEFAULT	include/system/meta.h	/^const int DEFAULT = ~(~0u >> 1); \/\/ Initialize with the smallest int$/;"	v	typeref:typename:const int
DEFAULT_CHANNEL	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int DEFAULT_CHANNEL = 13;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEFAULT_DATA_BITS	include/machine/pc/pc_uart.h	/^        DEFAULT_DATA_BITS   = 5$/;"	e	enum:NS16550AF::__anona267e3820203
DEFAULT_DATA_BITS	include/machine/riscv/riscv_uart.h	/^        DEFAULT_DATA_BITS   = 5$/;"	e	enum:DW8250::__anon08e238ea0603
DEFAULT_DATA_BITS	include/machine/riscv/riscv_uart.h	/^        DEFAULT_DATA_BITS   = 5$/;"	e	enum:NS16500A::__anon08e238ea0403
DEF_BAUD_RATE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BAUD_RATE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_BAUD_RATE = 115200;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BIT_RATE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_BIT_RATE = 250000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_BIT_RATE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_BIT_RATE = 250000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_CNT_C0	include/machine/pc/pc_timer.h	/^        DEF_CNT_C0      = 0x0000, \/\/ CLOCK\/65535 ->     18.2 Hz$/;"	e	enum:i8253::__anonb4b1c2070303
DEF_CNT_C1	include/machine/pc/pc_timer.h	/^        DEF_CNT_C1      = 0x0012, \/\/ CLOCK\/18    ->  66287.8 Hz$/;"	e	enum:i8253::__anonb4b1c2070303
DEF_CNT_C2	include/machine/pc/pc_timer.h	/^        DEF_CNT_C2      = 0x0533, \/\/ CLOCK\/1331  ->    896.5 Hz$/;"	e	enum:i8253::__anonb4b1c2070303
DEF_CTRL_C0	include/machine/pc/pc_timer.h	/^        DEF_CTRL_C0     = SC0   | LMSB  | CSSW  | BINARY, \/\/ Counter 0 default$/;"	e	enum:i8253::__anonb4b1c2070203
DEF_CTRL_C1	include/machine/pc/pc_timer.h	/^        DEF_CTRL_C1     = SC1   | MSB   | RG    | BINARY, \/\/ Counter 1 default$/;"	e	enum:i8253::__anonb4b1c2070203
DEF_CTRL_C2	include/machine/pc/pc_timer.h	/^        DEF_CTRL_C2     = SC2   | LMSB  | IOTC  | BINARY  \/\/ Counter 2 default$/;"	e	enum:i8253::__anonb4b1c2070203
DEF_DATA_BITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_DATA_BITS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_MODE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_MODE = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_MODE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_MODE = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PARITY	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_PARITY = 0; \/\/ none$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PROTOCOL	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_PROTOCOL = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_PROTOCOL	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_PROTOCOL = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_REG_A	include/machine/pc/pc_rtc.h	/^        DEF_REG_A	    = 0x26  \/\/ BIOS defaults (INT=1024Hz, TIME=32,768KHz)$/;"	e	enum:MC146818::__anon80dec0ef0303
DEF_REG_B	include/machine/pc/pc_rtc.h	/^        DEF_REG_B	= (ENABLE | BINARY | HOUR_24)$/;"	e	enum:MC146818::__anon80dec0ef0403
DEF_STOP_BITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_STOP_BITS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int DEF_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int DEF_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int DEF_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int DEF_UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int DEF_UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int DEF_UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int DEF_UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DEF_UNIT	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int DEF_UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
DELAY0	include/machine/riscv/riscv_spi.h	/^        DELAY0  = 0x28, \/\/ Delay control 0$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
DELAY1	include/machine/riscv/riscv_spi.h	/^        DELAY1  = 0x2c, \/\/ Delay control 1$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
DEN	include/machine/cortex/engine/pl061.h	/^        DEN             = 0x51c,        \/\/ Digital Enable                       rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
DEN_DIGP0	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP0       = 1 <<  0,      \/\/ Pin 0 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP1	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP1       = 1 <<  1,      \/\/ Pin 1 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP2	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP2       = 1 <<  2,      \/\/ Pin 2 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP3	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP3       = 1 <<  3,      \/\/ Pin 3 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP4	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP4       = 1 <<  4,      \/\/ Pin 4 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP5	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP5       = 1 <<  5,      \/\/ Pin 5 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP6	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP6       = 1 <<  6,      \/\/ Pin 6 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DEN_DIGP7	include/machine/cortex/engine/pl061.h	/^        DEN_DIGP7       = 1 <<  7       \/\/ Pin 7 (1 -> Digital Enable)    rw      1$/;"	e	enum:PL061::__anone33fc74e0403
DESCRIPTOR_SUBTYPE	include/machine/usb.h	/^        enum DESCRIPTOR_SUBTYPE$/;"	g	class:USB_2_0::CDC
DESCRIPTOR_TYPE	include/machine/usb.h	/^    enum DESCRIPTOR_TYPE$/;"	g	class:USB_2_0
DESC_ABS_CTRL_MGMT	include/machine/usb.h	/^            DESC_ABS_CTRL_MGMT = 2, \/\/ Abstract control management function descriptor$/;"	e	enum:USB_2_0::CDC::DESCRIPTOR_SUBTYPE
DESC_CALL_MGMT	include/machine/usb.h	/^            DESC_CALL_MGMT     = 1, \/\/ Call management function descriptor$/;"	e	enum:USB_2_0::CDC::DESCRIPTOR_SUBTYPE
DESC_CLASS_SPECIFIC_ENDPOINT	include/machine/usb.h	/^        DESC_CLASS_SPECIFIC_ENDPOINT   = 0x25,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_CLASS_SPECIFIC_INTERFACE	include/machine/usb.h	/^        DESC_CLASS_SPECIFIC_INTERFACE  = 0x24,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_CONFIGURATION	include/machine/usb.h	/^        DESC_CONFIGURATION             = 0x02,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_DEVICE	include/machine/usb.h	/^        DESC_DEVICE                    = 0x01,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_DEVICE_QUALIFIER	include/machine/usb.h	/^        DESC_DEVICE_QUALIFIER          = 0x06,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_ENDPOINT	include/machine/usb.h	/^        DESC_ENDPOINT                  = 0x05,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_HEADER	include/machine/usb.h	/^            DESC_HEADER        = 0, \/\/ Header function descriptor$/;"	e	enum:USB_2_0::CDC::DESCRIPTOR_SUBTYPE
DESC_INTERFACE	include/machine/usb.h	/^        DESC_INTERFACE                 = 0x04,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_INTERFACE_POWER	include/machine/usb.h	/^        DESC_INTERFACE_POWER           = 0x08,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_OTHER_SPEED_CONFIGURATION	include/machine/usb.h	/^        DESC_OTHER_SPEED_CONFIGURATION = 0x07,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_STRING	include/machine/usb.h	/^        DESC_STRING                    = 0x03,$/;"	e	enum:USB_2_0::DESCRIPTOR_TYPE
DESC_UNION_IF	include/machine/usb.h	/^            DESC_UNION_IF      = 6, \/\/ Union interface function descriptor$/;"	e	enum:USB_2_0::CDC::DESCRIPTOR_SUBTYPE
DESERIALIZE	include/system/meta.h	/^inline void DESERIALIZE(char * buf, int index) {}$/;"	f	typeref:typename:void
DESERIALIZE	include/system/meta.h	/^void DESERIALIZE(char * buf, int index, T && a) {$/;"	f	typeref:typename:void
DESERIALIZE	include/system/meta.h	/^void DESERIALIZE(char * buf, int index, T && a, Tn && ... an) {$/;"	f	typeref:typename:void
DEV	include/architecture/armv8/armv8_mmu.h	/^            DEV                 = SEL_MAIR_ATTR0,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
DEV	include/machine/machine.h	/^        typedef typename Traits<Family>::DEVICES::template Get<unit>::Result DEV;$/;"	t	struct:Machine_Common::Initializer	typeref:typename:Traits<Family>::DEVICES::template Get<unit>::Result
DEVICE	include/machine/usb.h	/^        DEVICE = 0,$/;"	e	enum:USB_2_0::RECIPIENT
DEVICES	include/machine/cortex/emote3/emote3_traits.h	/^    typedef LIST<IEEE802_15_4_NIC> DEVICES;$/;"	t	struct:Traits	typeref:typename:LIST<IEEE802_15_4_NIC>
DEVICES	include/machine/cortex/emote3/emote3_traits.h	/^    typedef LIST<M95> DEVICES;$/;"	t	struct:Traits	typeref:typename:LIST<M95>
DEVICES	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    typedef LIST<Ethernet_NIC> DEVICES;$/;"	t	struct:Traits	typeref:typename:LIST<Ethernet_NIC>
DEVICES	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    typedef LIST<Ethernet_NIC> DEVICES;$/;"	t	struct:Traits	typeref:typename:LIST<Ethernet_NIC>
DEVICES	include/machine/cortex/zynq/zynq_traits.h	/^    typedef LIST<Ethernet_NIC> DEVICES;$/;"	t	struct:Traits	typeref:typename:LIST<Ethernet_NIC>
DEVICES	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    typedef LIST<PCNet32, PCNet32> DEVICES;$/;"	t	struct:Traits	typeref:typename:LIST<PCNet32,PCNet32>
DEVICE_ID	include/machine/pci.h	/^        DEVICE_ID		= 0x02, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
DEVICE_TO_HOST	include/machine/usb.h	/^        DEVICE_TO_HOST = 1,$/;"	e	enum:USB_2_0::DATA_TRANSFER_DIRECTION
DE_PIN	include/machine/cortex/emote3/emote3_rs485.h	/^    static const unsigned int DE_PIN  = 6;$/;"	m	class:RS485_Engine	typeref:typename:const unsigned int
DE_PORT	include/machine/cortex/emote3/emote3_rs485.h	/^    static const char DE_PORT = 'C';$/;"	m	class:RS485_Engine	typeref:typename:const char
DFR	include/machine/pc/pc_ic.h	/^        DFR           = 0x0e0,  \/\/ Destination format$/;"	e	enum:APIC::__anon3a300d520703
DHCP	include/system/traits.h	/^    enum {STATIC, MAC, INFO, RARP, DHCP};$/;"	e	enum:Traits_Tokens::__anon389b43b90803
DIAL_DIGITS	include/machine/usb.h	/^            DIAL_DIGITS                                  = 0x36,$/;"	e	enum:USB_2_0::CDC::BREQUEST
DID0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DID0            = 0x000,        \/\/ Device Identification 0                           /;"	e	enum:SysCtrl::__anon8ce179ea0103
DID1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DID1            = 0x004,        \/\/ Device Identification 1                           /;"	e	enum:SysCtrl::__anon8ce179ea0103
DIFF10	include/machine/cortex/emote3/emote3_adc.h	/^        DIFF10            = 10,$/;"	e	enum:CC2538_ADC::Channel
DIFF11	include/machine/cortex/emote3/emote3_adc.h	/^        DIFF11            = 11,$/;"	e	enum:CC2538_ADC::Channel
DIFF8	include/machine/cortex/emote3/emote3_adc.h	/^        DIFF8             = 8,$/;"	e	enum:CC2538_ADC::Channel
DIFF9	include/machine/cortex/emote3/emote3_adc.h	/^        DIFF9             = 9,$/;"	e	enum:CC2538_ADC::Channel
DIGITS	include/utility/bignum.h	/^    static const unsigned int DIGITS = (SIZE + sizeof(Digit) - 1) \/ sizeof(Digit);$/;"	m	class:Bignum	typeref:typename:const unsigned int
DIR	include/machine/cortex/engine/pl061.h	/^        DIR             = 0x400,        \/\/ Direction                            rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
DIRECT	include/machine/riscv/riscv_ic.h	/^        DIRECT  = 0,$/;"	e	enum:CLINT::Mode
DIR_RX	include/machine/riscv/riscv_spi.h	/^        DIR_RX  =    0 << 3,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
DIR_TX	include/machine/riscv/riscv_spi.h	/^        DIR_TX  =    1 << 3,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
DIS	include/machine/cortex/emote3/emote3_ioctrl.h	/^        DIS = 0x0  \/\/ override disable$/;"	e	enum:IOCtrl::__anon6c49ad4b0303
DISABLE_BASIC_IRQS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        DISABLE_BASIC_IRQS          = 0x024  \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
DISABLE_C1	include/machine/pc/pc_keyboard.h	/^        DISABLE_C1      = 0xad,$/;"	e	enum:i8042::__anondfef52170303
DISABLE_C2	include/machine/pc/pc_keyboard.h	/^        DISABLE_C2      = 0xa7,$/;"	e	enum:i8042::__anondfef52170303
DISABLE_IRQS_1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        DISABLE_IRQS_1              = 0x01c, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
DISABLE_IRQS_2	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        DISABLE_IRQS_2              = 0x020, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
DISMISS	include/system/types.h	/^    DISMISS,$/;"	e	enum:Power_Mode
DISPLAY_ID	include/system/types.h	/^    DISPLAY_ID,$/;"	e	enum:__anond508eab70103
DIST_EN_S	include/machine/cortex/engine/cortex_a9/gic.h	/^        DIST_EN_S                   = 1 << 0    \/\/ Enable secure interrupts     r\/w     0$/;"	e	enum:GIC::__anonebe3eccb0603
DIST_EN_S	include/machine/cortex/zynq/zynq_machine.h	/^        DIST_EN_S                   = 1 << 0    \/\/ Enable secure interrupts     r\/w     0$/;"	e	enum:Zynq::__anonae32835d1203
DIV	include/machine/riscv/riscv_uart.h	/^        DIV     = 0x18  \/\/ f(baud) = f(in) \/ (DIV + 1)$/;"	e	enum:SiFive_UART::__anon08e238ea0103
DIV0	include/machine/cortex/engine/cortex_m3/scb.h	/^        DIV0            = 1 <<  4,      \/\/ Trap on division by zero                           /;"	e	enum:SCB::__anon31f252560503
DIVISOR0	include/machine/cortex/zynq/zynq_machine.h	/^        DIVISOR0                    = 1 << 8,   \/\/ First cascade divider        r\/w     0x18$/;"	e	enum:Zynq::__anonae32835d0a03
DIVISOR1	include/machine/cortex/zynq/zynq_machine.h	/^        DIVISOR1                    = 1 << 20   \/\/ Second cascade divider       r\/w     0x1$/;"	e	enum:Zynq::__anonae32835d0a03
DIV_LSB	include/machine/riscv/riscv_uart.h	/^        DIV_LSB         = 0,$/;"	e	enum:NS16500A::__anon08e238ea0303
DIV_LSB	include/machine/riscv/riscv_uart.h	/^        DIV_LSB         = 0x00,$/;"	e	enum:DW8250::__anon08e238ea0503
DIV_MSB	include/machine/riscv/riscv_uart.h	/^        DIV_MSB         = 0x04,$/;"	e	enum:DW8250::__anon08e238ea0503
DIV_MSB	include/machine/riscv/riscv_uart.h	/^        DIV_MSB         = 1,$/;"	e	enum:NS16500A::__anon08e238ea0303
DLAB_ENABLE	include/machine/pc/pc_uart.h	/^        DLAB_ENABLE         = 1 << 7,$/;"	e	enum:NS16550AF::__anona267e3820203
DLAB_ENABLE	include/machine/riscv/riscv_uart.h	/^        DLAB_ENABLE         = 1 << 7,$/;"	e	enum:DW8250::__anon08e238ea0603
DLAB_ENABLE	include/machine/riscv/riscv_uart.h	/^        DLAB_ENABLE         = 1 << 7,$/;"	e	enum:NS16500A::__anon08e238ea0403
DLH	include/machine/pc/pc_uart.h	/^        DLH = 1  \/\/ Divisor Latch MSB	R\/W, DLAB = 1$/;"	e	enum:NS16550AF::__anona267e3820103
DLL	include/machine/pc/pc_uart.h	/^        DLL = 0, \/\/ Divisor Latch LSB	R\/W, DLAB = 1$/;"	e	enum:NS16550AF::__anona267e3820103
DLTRSSTAT	include/machine/pc/pc_fpga.h	/^        DLTRSSTAT  = 0x40,$/;"	e	enum:XAP1052::__anon807398a40103
DLWSTAT	include/machine/pc/pc_fpga.h	/^        DLWSTAT    = 0x3c,$/;"	e	enum:XAP1052::__anon807398a40103
DMA	include/architecture/armv8/armv8_mmu.h	/^            DMA                 = (nG | RO_SYS | DEV | PTE),                            \/\/ Dev/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
DMA	include/architecture/ia32/ia32_mmu.h	/^            DMA  = (SYS | PCD | CT),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
DMA	include/architecture/mmu.h	/^            DMA  = (SYSD | CD | CT)$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
DMA0_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        DMA0_BASE       = 0x3f007000,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
DMA1_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        DMA1_BASE       = 0x3fe05000,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
DMACR	app/hello/hello_traits.h	/^    DMACR = 0x0010,       \/**< DMA Control reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
DMACR	include/machine/cortex/engine/pl011.h	/^        DMACR           = 0x048,        \/\/ DMA Control                  rw      0x00000000$/;"	e	enum:PL011::__anone33d09690103
DMACR	include/machine/riscv/riscv_nic.h	/^    DMACR = 0x0010,       \/**< DMA Control reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
DMACTL	include/machine/cortex/engine/pl022.h	/^        DMACTL = 0x024,$/;"	e	enum:PL022::__anone33d9a0b0103
DMATCFW	include/machine/pc/pc_pcnet32.h	/^        DMATCFW  =  80, \/\/ DMA Transfer Counter and FIFO Threshold Control$/;"	e	enum:Am79C970A::__anon99cdeac50203
DMA_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        DMA_BASE                = 0x10030000, \/\/ PrimeCell PL080 DMA Controller$/;"	e	enum:Memory_Map::__anonea063a4a0103
DMA_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        DMA_BASE                = 0xf8003000,$/;"	e	enum:Memory_Map::__anona1c271de0103
DMA_BUFFER_SIZE	include/machine/cortex/cortex_ieee802_15_4.h	/^    static const unsigned int DMA_BUFFER_SIZE = RX_BUFS * sizeof(Buffer);$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:const unsigned int
DMA_BUFFER_SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int DMA_BUFFER_SIZE = 64 * 1024; \/\/ 64 KB$/;"	m	struct:Traits	typeref:typename:const unsigned int
DMA_BUFFER_SIZE	include/machine/pc/pc_e100.h	/^    static const unsigned int DMA_BUFFER_SIZE =$/;"	m	class:E100	typeref:typename:const unsigned int
DMA_BUFFER_SIZE	include/machine/pc/pc_fpga.h	/^    static const unsigned int DMA_BUFFER_SIZE = Traits<FPGA>::DMA_BUFFER_SIZE;$/;"	m	class:FPGA	typeref:typename:const unsigned int
DMA_BUFFER_SIZE	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int DMA_BUFFER_SIZE = ((sizeof(Init_Block) + 15) & ~15U) +$/;"	m	class:PCNet32	typeref:typename:const unsigned int
DMA_BUFFER_SIZE	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int DMA_BUFFER_SIZE = RX_BUFFER_SIZE + TX_BUFFER_SIZE * TX_BUFS;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
DMA_Buffer	include/architecture/ia32/ia32_mmu.h	/^        DMA_Buffer(unsigned long s): Chunk(s, Flags::DMA) {$/;"	f	class:MMU::DMA_Buffer
DMA_Buffer	include/architecture/ia32/ia32_mmu.h	/^        DMA_Buffer(unsigned long s, Log_Addr d): Chunk(s, Flags::DMA) {$/;"	f	class:MMU::DMA_Buffer
DMA_Buffer	include/architecture/ia32/ia32_mmu.h	/^    class DMA_Buffer: public Chunk$/;"	c	class:MMU
DMA_Buffer	include/architecture/mmu.h	/^        DMA_Buffer(unsigned long s): Chunk(s, Flags::DMA) {}$/;"	f	class:No_MMU::DMA_Buffer
DMA_Buffer	include/architecture/mmu.h	/^    class DMA_Buffer: public Chunk$/;"	c	class:No_MMU
DMA_Buffer	include/machine/pc/pc_e100.h	/^    typedef MMU::DMA_Buffer DMA_Buffer;$/;"	t	class:i8255x	typeref:typename:MMU::DMA_Buffer
DMA_Buffer	include/machine/pc/pc_fpga.h	/^    typedef MMU::DMA_Buffer DMA_Buffer;$/;"	t	class:XAP1052	typeref:typename:MMU::DMA_Buffer
DMA_Buffer	include/machine/pc/pc_pcnet32.h	/^    typedef MMU::DMA_Buffer DMA_Buffer;$/;"	t	class:Am79C970A	typeref:typename:MMU::DMA_Buffer
DMA_Buffer	include/machine/pc/pc_rtl8139.h	/^    typedef MMU::DMA_Buffer DMA_Buffer;$/;"	t	class:RTL8139	typeref:typename:MMU::DMA_Buffer
DMB_INSTRUCTIONS	include/architecture/armv7/armv7_pmu.h	/^        DMB_INSTRUCTIONS                        = 0x92,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DMISCCONT	include/machine/pc/pc_fpga.h	/^        DMISCCONT  = 0x44,$/;"	e	enum:XAP1052::__anon807398a40103
DMND_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        DMND_DATA_RD   = 0x0000000001LLU, \/\/ bit 0$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
DMND_IFETCH	include/architecture/ia32/ia32_pmu.h	/^        DMND_IFETCH    = 0x0000000004LLU, \/\/ bit 2$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
DMND_RFO	include/architecture/ia32/ia32_pmu.h	/^        DMND_RFO       = 0x0000000002LLU, \/\/ bit 1$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
DOCSIS	include/utility/pcap.h	/^        DOCSIS                     = 143,$/;"	e	enum:PCAP::Link_Type
DOWN	include/machine/gpio.h	/^        DOWN,$/;"	e	enum:GPIO_Common::Pull
DPD	include/machine/pc/pc_c905.h	/^        DPD() {}$/;"	f	struct:C905::DPD
DPD	include/machine/pc/pc_c905.h	/^        DPD(Reg32 a, Reg32 l) : DnNextPtr(0), FrameStartHeader(0),$/;"	f	struct:C905::DPD
DPD	include/machine/pc/pc_c905.h	/^    struct DPD {$/;"	s	class:C905
DR	include/machine/cortex/engine/pl011.h	/^        DR              = 0x000,        \/\/ Data                         r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
DR	include/machine/cortex/engine/pl022.h	/^        DR     = 0x008,$/;"	e	enum:PL022::__anone33d9a0b0103
DR2R	include/machine/cortex/engine/pl061.h	/^        DR2R            = 0x500,        \/\/ 2-mA Drive Select                    rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
DR4R	include/machine/cortex/engine/pl061.h	/^        DR4R            = 0x504,        \/\/ 4-mA Drive Select                    rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
DR8R	include/machine/cortex/engine/pl061.h	/^        DR8R            = 0x508,        \/\/ 8-mA Drive Select                    rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
DRT	include/architecture/ia32/ia32_mmu.h	/^            DRT  = 1 <<  6, \/\/ Dirty (only for PTEs, 0=clean, 1=dirty)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
DSB2MITE_SWITCHES_COUNT	include/architecture/ia32/ia32_pmu.h	/^        DSB2MITE_SWITCHES_COUNT                         = 0xab | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DSB2MITE_SWITCHES_PENALTY_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        DSB2MITE_SWITCHES_PENALTY_CYCLES                = 0xab | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DSB_FILL_ALL_CANCEL	include/architecture/ia32/ia32_pmu.h	/^        DSB_FILL_ALL_CANCEL                             = 0xac | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DSB_FILL_EXCEED_DSB_LINES	include/architecture/ia32/ia32_pmu.h	/^        DSB_FILL_EXCEED_DSB_LINES                       = 0xac | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DSB_FILL_OTHER_CANCEL	include/architecture/ia32/ia32_pmu.h	/^        DSB_FILL_OTHER_CANCEL                           = 0xac | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DSB_INSTRUCTIONS	include/architecture/armv7/armv7_pmu.h	/^        DSB_INSTRUCTIONS                        = 0x91,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
DSLPCLKCFG	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         DSLPCLKCFG      = 0x144,        \/\/ Sleep Clock Configuration                         /;"	e	enum:SysCtrl::__anon8ce179ea0103
DSR	include/machine/cortex/engine/pl011.h	/^        DSR             = 1 <<  1,      \/\/ Data Set Ready               r\/w     0$/;"	e	enum:PL011::__anone33d09690203
DSS	include/machine/cortex/engine/pl022.h	/^        DSS             = 1 << 0,  \/\/ data size select              RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0203
DST	include/machine/pc/pc_rtc.h	/^        DST		    = 0x01, \/\/ Daylight savings time$/;"	e	enum:MC146818::__anon80dec0ef0403
DTE_present	include/machine/usb.h	/^                unsigned DTE_present : 1;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:unsigned:1
DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK	include/architecture/ia32/ia32_pmu.h	/^        DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK             = 0x08 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_LOAD_MISSES_MISS_STLB_HIT	include/architecture/ia32/ia32_pmu.h	/^        DTLB_LOAD_MISSES_MISS_STLB_HIT                  = 0x08 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_LOAD_MISSES_MISS_WALK_COMPLETED	include/architecture/ia32/ia32_pmu.h	/^        DTLB_LOAD_MISSES_MISS_WALK_COMPLETED            = 0x08 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_LOAD_MISSES_MISS_WALK_DURATION	include/architecture/ia32/ia32_pmu.h	/^        DTLB_LOAD_MISSES_MISS_WALK_DURATION             = 0x08 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_STORE_MISSES_MISS_CAUSES_A_WALK	include/architecture/ia32/ia32_pmu.h	/^        DTLB_STORE_MISSES_MISS_CAUSES_A_WALK            = 0x49 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_STORE_MISSES_TLB_HIT	include/architecture/ia32/ia32_pmu.h	/^        DTLB_STORE_MISSES_TLB_HIT                       = 0x49 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_STORE_MISSES_WALK_COMPLETED	include/architecture/ia32/ia32_pmu.h	/^        DTLB_STORE_MISSES_WALK_COMPLETED                = 0x49 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DTLB_STORE_MISSES_WALK_DURATION	include/architecture/ia32/ia32_pmu.h	/^        DTLB_STORE_MISSES_WALK_DURATION                 = 0x49 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
DUO	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
DUTY_CYCLE	app/hello/hello_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DUTY_CYCLE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DUTY_CYCLE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DUTY_CYCLE	tests/active_test/active_test_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DUTY_CYCLE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DUTY_CYCLE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DUTY_CYCLE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int DUTY_CYCLE = 1000000; \/\/ ppm$/;"	m	struct:Traits	typeref:typename:const unsigned int
DVB_CI	include/utility/pcap.h	/^        DVB_CI                     = 235,$/;"	e	enum:PCAP::Link_Type
DVFS_TAG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        DVFS_TAG                = 0x00038002,$/;"	e	enum:IOCtrl::__anon202912fb0403
DW8250	include/machine/riscv/riscv_uart.h	/^    DW8250(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int parit/;"	f	class:DW8250
DW8250	include/machine/riscv/riscv_uart.h	/^class DW8250$/;"	c
DWIDTH_64	app/hello/hello_traits.h	/^    DWIDTH_64 = 0x00200000,   \/**< 64 bit Data bus width *\/$/;"	e	enum:GEM::__anon4cccbbd80603
DWIDTH_64	include/machine/riscv/riscv_nic.h	/^    DWIDTH_64 = 0x00200000,   \/**< 64 bit Data bus width *\/$/;"	e	enum:GEM::__anon5ce19f280603
DWIO_BDP	include/machine/pc/pc_pcnet32.h	/^        DWIO_BDP   = 0x1C  \/\/ Register Data Port (BCR - Bus Configuration)$/;"	e	enum:Am79C970A::__anon99cdeac50103
DWIO_RAP	include/machine/pc/pc_pcnet32.h	/^        DWIO_RAP   = 0x14, \/\/ Register Address Port (CSR\/BCR)$/;"	e	enum:Am79C970A::__anon99cdeac50103
DWIO_RDP	include/machine/pc/pc_pcnet32.h	/^        DWIO_RDP   = 0x10, \/\/ Register Data Port (CSR - Control\/Status)$/;"	e	enum:Am79C970A::__anon99cdeac50103
DWIO_RESET	include/machine/pc/pc_pcnet32.h	/^        DWIO_RESET = 0x18, \/\/ Software Reset Trigger (r, r + w on LANCE)$/;"	e	enum:Am79C970A::__anon99cdeac50103
Data	include/network/ethernet.h	/^    typedef unsigned char Data[MTU];$/;"	t	class:Ethernet	typeref:typename:unsigned char[MTU]
Data_Format	include/machine/usb.h	/^                struct Data_Format$/;"	s	struct:USB_2_0::CDC::Request::Get_Line_Coding
Data_Observed	include/utility/observer.h	/^    Data_Observed() {$/;"	f	class:Data_Observed
Data_Observed	include/utility/observer.h	/^class Data_Observed$/;"	c
Data_Observed	include/utility/observer.h	/^class Data_Observed<D, void>$/;"	c
Data_Observer	include/utility/observer.h	/^    Data_Observer(): _link(this) {$/;"	f	class:Data_Observer
Data_Observer	include/utility/observer.h	/^class Data_Observer$/;"	c
Data_Observer	include/utility/observer.h	/^class Data_Observer<D, void>$/;"	c
Date	include/machine/rtc.h	/^        Date() {}$/;"	f	class:RTC_Common::Date
Date	include/machine/rtc.h	/^        Date(unsigned int Y, unsigned int M, unsigned int D, unsigned int h, unsigned int m, uns/;"	f	class:RTC_Common::Date
Date	include/machine/rtc.h	/^    class Date {$/;"	c	class:RTC_Common
Date	include/time.h	/^    typedef RTC_Common::Date Date;$/;"	t	class:Clock	typeref:typename:RTC_Common::Date
Date	src/machine/common/rtc_common.cc	/^RTC_Common::Date::Date(const Second & seconds, unsigned long epoch_days)$/;"	f	class:RTC_Common::Date	typeref:typename:__BEGIN_SYS
Debug	include/utility/debug.h	/^class Debug$/;"	c
DebugControl	include/machine/pc/pc_c905.h	/^    Reg16 DebugControl;$/;"	m	class:C905	typeref:typename:Reg16
DebugData	include/machine/pc/pc_c905.h	/^    Reg32 DebugData;$/;"	m	class:C905	typeref:typename:Reg32
Debug_Error	include/utility/debug.h	/^enum Debug_Error {ERR = 1};$/;"	g
Debug_Info	include/utility/debug.h	/^enum Debug_Info {INF = 3};$/;"	g
Debug_Trace	include/utility/debug.h	/^enum Debug_Trace {TRC = 4};$/;"	g
Debug_Warning	include/utility/debug.h	/^enum Debug_Warning {WRN = 2};$/;"	g
Dec	include/utility/ostream.h	/^    struct Dec {};$/;"	s	class:OStream
Delay	include/time.h	/^    Delay(const Microsecond & time): _time(time)  { Alarm::delay(_time); }$/;"	f	class:Delay
Delay	include/time.h	/^class Delay$/;"	c
Desc	include/machine/pc/pc_e100.h	/^    struct Desc: public Control {$/;"	s	class:i8255x
Desc	include/machine/pc/pc_pcnet32.h	/^    struct Desc {$/;"	s	class:Am79C970A
Descriptor	include/machine/usb.h	/^    class Descriptor$/;"	c	class:USB_2_0
Device	include/machine/cortex/cortex_ethernet.h	/^    struct Device {$/;"	s	class:Ethernet_NIC
Device	include/machine/cortex/cortex_ieee802_15_4.h	/^    struct Device {$/;"	s	class:IEEE802_15_4_NIC
Device	include/machine/cortex/engine/m95.h	/^    struct Device {$/;"	s	class:M95
Device	include/machine/pc/pc_e100.h	/^    struct Device {$/;"	s	class:E100
Device	include/machine/pc/pc_pcnet32.h	/^    struct Device {$/;"	s	class:PCNet32
Device	include/machine/pc/pc_rtl8139.h	/^    struct Device {$/;"	s	class:RTL8139
Device	include/machine/usb.h	/^        struct Device$/;"	s	class:USB_2_0::Descriptor
Device_Id	include/machine/pci.h	/^    typedef unsigned short Device_Id;$/;"	t	class:PCI_Common	typeref:typename:unsigned short
Device_Request	include/machine/usb.h	/^        struct Device_Request$/;"	s	class:USB_2_0::Request
Diffie_Hellman	include/utility/diffie_hellman.h	/^    Diffie_Hellman() {$/;"	f	class:Diffie_Hellman
Diffie_Hellman	include/utility/diffie_hellman.h	/^    Diffie_Hellman(const Elliptic_Curve_Point & base_point): _base_point(base_point) {$/;"	f	class:Diffie_Hellman
Diffie_Hellman	include/utility/diffie_hellman.h	/^class Diffie_Hellman$/;"	c
Digit	include/utility/bignum.h	/^    typedef unsigned int Digit;$/;"	t	class:Bignum	typeref:typename:unsigned int
Direction	include/machine/gpio.h	/^    enum Direction {$/;"	g	class:GPIO_Common
Directory	include/architecture/ia32/ia32_mmu.h	/^        Directory(): _free(true), _pd(calloc(1, WHITE)) {$/;"	f	class:MMU::Directory
Directory	include/architecture/ia32/ia32_mmu.h	/^        Directory(Page_Directory * pd): _free(false), _pd(pd) {}$/;"	f	class:MMU::Directory
Directory	include/architecture/ia32/ia32_mmu.h	/^        Directory(const Directory & d): _free(false), _pd(d._pd) {} \/\/ avoid freeing memory wh/;"	f	class:MMU::Directory
Directory	include/architecture/ia32/ia32_mmu.h	/^    class Directory$/;"	c	class:MMU
Directory	include/architecture/mmu.h	/^        Directory() {}$/;"	f	class:No_MMU::Directory
Directory	include/architecture/mmu.h	/^        Directory(Page_Directory * pd) {}$/;"	f	class:No_MMU::Directory
Directory	include/architecture/mmu.h	/^    class Directory$/;"	c	class:No_MMU
Display	include/machine/display.h	/^class Display: public IF<Traits<Serial_Display>::enabled, Serial_Display, Dummy<>>::Result {};$/;"	c
Display	include/machine/pc/pc_display.h	/^class Display: public IF<Traits<Serial_Display>::enabled, Serial_Display, VGA>::Result {};$/;"	c
Display_Common	include/machine/display.h	/^    Display_Common() {}$/;"	f	class:Display_Common
Display_Common	include/machine/display.h	/^class Display_Common$/;"	c
Distance	include/utility/geometry.h	/^    using Distance = typename UNSIGNED<Larger_T>::Result;$/;"	t	struct:Point	typeref:typename:UNSIGNED<Larger_T>::Result
DmaCtrl	include/machine/pc/pc_c905.h	/^    Reg32 DmaCtrl;$/;"	m	class:C905	typeref:typename:Reg32
DnBurst_Thresh	include/machine/pc/pc_c905.h	/^    Reg8  DnBurst_Thresh;$/;"	m	class:C905	typeref:typename:Reg8
DnFragAddress	include/machine/pc/pc_c905.h	/^        Reg32 DnFragAddress;$/;"	m	struct:C905::DPD	typeref:typename:Reg32
DnFragLen	include/machine/pc/pc_c905.h	/^        Reg32 DnFragLen;$/;"	m	struct:C905::DPD	typeref:typename:Reg32
DnListPtr	include/machine/pc/pc_c905.h	/^    Reg32 DnListPtr;$/;"	m	class:C905	typeref:typename:Reg32
DnMaxBurst	include/machine/pc/pc_c905.h	/^    Reg16 DnMaxBurst;$/;"	m	class:C905	typeref:typename:Reg16
DnNextPtr	include/machine/pc/pc_c905.h	/^        volatile DPD * DnNextPtr;$/;"	m	struct:C905::DPD	typeref:typename:volatile DPD *
DnPoll	include/machine/pc/pc_c905.h	/^    Reg8  DnPoll;$/;"	m	class:C905	typeref:typename:Reg8
Double_Digit	include/utility/bignum.h	/^    typedef unsigned long long Double_Digit;$/;"	t	class:Bignum	typeref:typename:unsigned long long
Double_Word	include/utility/bignum.h	/^    typedef Double_Digit Double_Word[DIGITS];$/;"	t	class:Bignum	typeref:typename:Double_Digit[DIGITS]
Doubly_Linked	include/utility/list.h	/^        Doubly_Linked(const T * o): _object(o), _prev(0), _next(0) {}$/;"	f	class:List_Elements::Doubly_Linked
Doubly_Linked	include/utility/list.h	/^    class Doubly_Linked$/;"	c	namespace:List_Elements
Doubly_Linked_Grouping	include/utility/list.h	/^        Doubly_Linked_Grouping(const T * o, unsigned long s): _object(o), _size(s), _prev(0), _n/;"	f	class:List_Elements::Doubly_Linked_Grouping
Doubly_Linked_Grouping	include/utility/list.h	/^    class Doubly_Linked_Grouping$/;"	c	namespace:List_Elements
Doubly_Linked_Ordered	include/utility/list.h	/^        Doubly_Linked_Ordered(const T * o,  const R & r = 0): _object(o), _rank(r), _prev(0), _n/;"	f	class:List_Elements::Doubly_Linked_Ordered
Doubly_Linked_Ordered	include/utility/list.h	/^    class Doubly_Linked_Ordered$/;"	c	namespace:List_Elements
Doubly_Linked_Scheduling	include/utility/list.h	/^        Doubly_Linked_Scheduling(const T * o,  const R & r = 0): _object(o), _rank(r), _prev(0),/;"	f	class:List_Elements::Doubly_Linked_Scheduling
Doubly_Linked_Scheduling	include/utility/list.h	/^    class Doubly_Linked_Scheduling$/;"	c	namespace:List_Elements
Doubly_Linked_Typed	include/utility/list.h	/^        Doubly_Linked_Typed(const T * o,  const R & t = 0): _object(o), _type(t), _prev(0), _nex/;"	f	class:List_Elements::Doubly_Linked_Typed
Doubly_Linked_Typed	include/utility/list.h	/^    class Doubly_Linked_Typed$/;"	c	namespace:List_Elements
Dpriority_Thresh	include/machine/pc/pc_c905.h	/^    Reg8  Dpriority_Thresh;$/;"	m	class:C905	typeref:typename:Reg8
Dummy	include/system/types.h	/^    Dummy(Tn ... an){}$/;"	f	struct:Dummy
Dummy	include/system/types.h	/^template <typename ... Tn> struct Dummy {$/;"	s
Dummy_Metadata	include/machine/nic.h	/^        Dummy_Metadata() {};$/;"	f	struct:NIC_Common::Dummy_Metadata
Dummy_Metadata	include/machine/nic.h	/^    struct Dummy_Metadata$/;"	s	class:NIC_Common
Dummy_Model	include/utility/predictor.h	/^    using Dummy_Model = Model<VOID, void>;$/;"	t	class:Predictor_Common	typeref:typename:Model<VOID,void>
Dummy_Predictor	include/utility/predictor.h	/^    Dummy_Predictor(): _model(TYPE) {}$/;"	f	class:Dummy_Predictor
Dummy_Predictor	include/utility/predictor.h	/^    Dummy_Predictor(const Configuration & c, bool r): _model(TYPE) {}$/;"	f	class:Dummy_Predictor
Dummy_Predictor	include/utility/predictor.h	/^class Dummy_Predictor: public Predictor_Common$/;"	c
E	include/machine/gpio.h	/^        E,$/;"	e	enum:GPIO_Common::__anon222cd9e10103
E100	include/machine/pc/pc_e100.h	/^class E100: public NIC<Ethernet>, private IF<(Traits<Build>::EXPECTED_SIMULATION_TIME > 0), i825/;"	c
E100	src/machine/pc/pc_e100_init.cc	/^E100::E100(unsigned int unit, const Log_Addr & io_mem, const IO_Irq & irq, DMA_Buffer * dma_buf)$/;"	f	class:E100	typeref:typename:__BEGIN_SYS
EBADDR_H	include/machine/pc/pc_pcnet32.h	/^        EBADDR_H =  29, \/\/ Expansion Bus Address (upper)$/;"	e	enum:Am79C970A::__anon99cdeac50803
EBADDR_L	include/machine/pc/pc_pcnet32.h	/^        EBADDR_L =  28, \/\/ Expansion Bus Address (lower)$/;"	e	enum:Am79C970A::__anon99cdeac50803
EBDATA	include/machine/pc/pc_pcnet32.h	/^        EBDATA   =  30, \/\/ Expansion Bus Data Port$/;"	e	enum:Am79C970A::__anon99cdeac50803
ECB	include/machine/aes.h	/^        ECB,$/;"	e	enum:AES_Common::Mode
ECI1	include/machine/pc/pc_pcnet32.h	/^        ECI1     =   5, \/\/ Extended Control and Interrupt 1$/;"	e	enum:Am79C970A::__anon99cdeac50203
ECI2	include/machine/pc/pc_pcnet32.h	/^        ECI2     =   7, \/\/ Extended Control and Interrupt 2$/;"	e	enum:Am79C970A::__anon99cdeac50203
ECR	include/machine/cortex/engine/pl011.h	/^        ECR             = 0x004,        \/\/ Error Clear                  r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
EC_MASK	include/architecture/armv8/armv8_cpu.h	/^        EC_MASK                     = 0x3f,$/;"	e	enum:ARMv8_A::__anon394073320603
EC_OFFSET	include/architecture/armv8/armv8_cpu.h	/^        EC_OFFSET                   = 26,$/;"	e	enum:ARMv8_A::__anon394073320603
EDGE	include/architecture/ia32/ia32_pmu.h	/^        EDGE    = 1 << 18,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
EECAS	include/machine/pc/pc_pcnet32.h	/^        EECAS    =  19, \/\/ EEPROM Control and Status$/;"	e	enum:Am79C970A::__anon99cdeac50803
EEPROM	include/machine/pc/pc_eeprom.h	/^    EEPROM() {};$/;"	f	class:EEPROM
EEPROM	include/machine/pc/pc_eeprom.h	/^class EEPROM: public EEPROM_Common, private MC146818$/;"	c
EEPROM_Common	include/machine/eeprom.h	/^    EEPROM_Common() {}$/;"	f	class:EEPROM_Common
EEPROM_Common	include/machine/eeprom.h	/^class EEPROM_Common$/;"	c
EEPROM_DONE_DELAY	include/machine/pc/pc_e100.h	/^    #define EEPROM_DONE_DELAY /;"	d
EEPROM_ENABLE_DELAY	include/machine/pc/pc_e100.h	/^    #define EEPROM_ENABLE_DELAY /;"	d
EEPROM_ID	include/system/types.h	/^    EEPROM_ID,$/;"	e	enum:__anond508eab70103
EEPROM_SK_DELAY	include/machine/pc/pc_e100.h	/^    #define EEPROM_SK_DELAY /;"	d
EE_CS	include/machine/pc/pc_e100.h	/^    #define EE_CS /;"	d
EE_DATA_READ	include/machine/pc/pc_e100.h	/^    #define EE_DATA_READ /;"	d
EE_DATA_WRITE	include/machine/pc/pc_e100.h	/^    #define EE_DATA_WRITE /;"	d
EE_ENB	include/machine/pc/pc_e100.h	/^    #define EE_ENB /;"	d
EE_ERASE_ALL_CMD	include/machine/pc/pc_e100.h	/^    #define EE_ERASE_ALL_CMD(/;"	d
EE_ERASE_CMD	include/machine/pc/pc_e100.h	/^    #define EE_ERASE_CMD(/;"	d
EE_READ_CMD	include/machine/pc/pc_e100.h	/^    #define EE_READ_CMD(/;"	d
EE_SHIFT_CLK	include/machine/pc/pc_e100.h	/^    #define EE_SHIFT_CLK /;"	d
EE_TOP_CMD_BIT	include/machine/pc/pc_e100.h	/^    #define EE_TOP_CMD_BIT(/;"	d
EE_TOP_DATA_BIT	include/machine/pc/pc_e100.h	/^    #define EE_TOP_DATA_BIT /;"	d
EE_WRITE_CMD	include/machine/pc/pc_e100.h	/^    #define EE_WRITE_CMD(/;"	d
EE_WRITE_DIS_CMD	include/machine/pc/pc_e100.h	/^    #define EE_WRITE_DIS_CMD(/;"	d
EE_WRITE_EN_CMD	include/machine/pc/pc_e100.h	/^    #define EE_WRITE_EN_CMD(/;"	d
EI_MAG0	include/utility/elf-linux.h	/^#define EI_MAG0 /;"	d
EI_MAG1	include/utility/elf-linux.h	/^#define EI_MAG1 /;"	d
EI_MAG2	include/utility/elf-linux.h	/^#define EI_MAG2 /;"	d
EI_MAG3	include/utility/elf-linux.h	/^#define EI_MAG3 /;"	d
EL1_AARCH64_EN	include/architecture/armv8/armv8_cpu.h	/^        EL1_AARCH64_EN      = 1 << 31,$/;"	e	enum:ARMv8_A::__anon394073320103
EL1_XN	include/architecture/armv8/armv8_mmu.h	/^            EL1_XN              = 0b1ULL<< 53, \/\/ el1 cannot execute$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
EL2_IRQ_MAP	include/architecture/armv8/armv8_cpu.h	/^        EL2_IRQ_MAP         = 1 << 4,$/;"	e	enum:ARMv8_A::__anon394073320103
ELAPSED_TIME	include/system/traits.h	/^    ELAPSED_TIME,$/;"	e	enum:System_Event
ELF	include/utility/elf.h	/^    ELF() {}$/;"	f	class:ELF
ELF	include/utility/elf.h	/^class ELF: private Elf_Ehdr$/;"	c
ELFMAG0	include/utility/elf-linux.h	/^#define ELFMAG0 /;"	d
ELFMAG1	include/utility/elf-linux.h	/^#define ELFMAG1 /;"	d
ELFMAG2	include/utility/elf-linux.h	/^#define ELFMAG2 /;"	d
ELFMAG3	include/utility/elf-linux.h	/^#define ELFMAG3 /;"	d
ELF_HEADER_OFFSET	src/boot/makefile	/^ELF_HEADER_OFFSET := sh -c "$(OBJDUMP) -p $(IMG)\/setup_$(MMOD) | sed -n -e 's\/^ *LOAD off *\\(/;"	m
EL_MASK	include/machine/pc/pc_e100.h	/^            EL_MASK     =   0x1     \/\/ Take into account half word$/;"	e	enum:i82559ER::Transmit_Buffer_Descriptor::__anon798b6efc0903
EMPTY	include/machine/riscv/riscv_spi.h	/^        EMPTY   =    1 << 31,   \/\/ RXDATA, RX FIFO empty$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
EMPTY	include/machine/riscv/riscv_uart.h	/^        EMPTY   =    1 << 31,   \/\/ RXDATA, RX FIFO empty$/;"	e	enum:SiFive_UART::__anon08e238ea0203
EMPTY_DPU_IQ_ICACHE_MISS	include/architecture/armv7/armv7_pmu.h	/^        EMPTY_DPU_IQ_ICACHE_MISS                = 0xe1,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EMPTY_DPU_IQ_IMICRO_TLB_MISS	include/architecture/armv7/armv7_pmu.h	/^        EMPTY_DPU_IQ_IMICRO_TLB_MISS            = 0xe2,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EMPTY_DPU_IQ_NOT_GUILTY	include/architecture/armv7/armv7_pmu.h	/^        EMPTY_DPU_IQ_NOT_GUILTY                 = 0xe0,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EMPTY_DPU_IQ_PRE_DECODE_ERROR	include/architecture/armv7/armv7_pmu.h	/^        EMPTY_DPU_IQ_PRE_DECODE_ERROR           = 0xe3,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EMUOVR	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EMUOVR          = 0xb4$/;"	e	enum:SysCtrl::__anon6512a6d20103
EN	include/machine/cortex/emote3/emote3_watchdog.h	/^        EN  = 1 << 3, \/\/ Enable timer                                                         /;"	e	enum:Watchdog_Engine::__anonfb30544f0203
ENABLE	include/architecture/ia32/ia32_pmu.h	/^        ENABLE  = 1 << 22,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
ENABLE	include/machine/cortex/engine/cortex_m3/systick.h	/^        ENABLE          = 1 << 0,       \/\/ Enable \/ disable                                  /;"	e	enum:SysTick::STCTRL
ENABLE	include/machine/pc/pc_rtc.h	/^        ENABLE		= 0x80, \/\/ Enable\/disable time updates$/;"	e	enum:MC146818::__anon80dec0ef0403
ENABLE_BASIC_IRQS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ENABLE_BASIC_IRQS           = 0x018, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
ENABLE_C1	include/machine/pc/pc_keyboard.h	/^        ENABLE_C1       = 0xae,$/;"	e	enum:i8042::__anondfef52170303
ENABLE_C2	include/machine/pc/pc_keyboard.h	/^        ENABLE_C2       = 0xa8,$/;"	e	enum:i8042::__anondfef52170303
ENABLE_IRQS_1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ENABLE_IRQS_1               = 0x010, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
ENABLE_IRQS_2	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        ENABLE_IRQS_2               = 0x014, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
END	include/utility/hash.h	/^        enum End { END = -1 };$/;"	e	enum:Simple_Hash::Forward::End
ENDIANESS	include/architecture/armv7/armv7_traits.h	/^    static const unsigned int ENDIANESS         = LITTLE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ENDIANESS	include/architecture/armv8/armv8_traits.h	/^    static const unsigned int ENDIANESS         = LITTLE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ENDIANESS	include/architecture/ia32/ia32_traits.h	/^    static const unsigned int ENDIANESS         = LITTLE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ENDIANESS	include/architecture/rv32/rv32_traits.h	/^    static const unsigned int ENDIANESS         = LITTLE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ENDIANESS	include/architecture/rv64/rv64_traits.h	/^    static const unsigned int ENDIANESS         = LITTLE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ENDPOINT	include/machine/usb.h	/^        ENDPOINT = 2,$/;"	e	enum:USB_2_0::RECIPIENT
ENDPOINT_TYPE	include/machine/usb.h	/^    enum ENDPOINT_TYPE$/;"	g	class:USB_2_0
ENERGY_SCAN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ENERGY_SCAN      = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e880f03
ENGINE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int ENGINE = USB;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ENGINE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/cortex/zynq/zynq_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENGINE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const int ENGINE = UART;$/;"	m	struct:Traits	typeref:typename:const int
ENP	include/machine/pc/pc_pcnet32.h	/^            ENP = 0x0100,$/;"	e	enum:Am79C970A::Desc::__anon99cdeac50d03
ENROLL	include/system/types.h	/^    ENROLL,$/;"	e	enum:Power_Mode
ENTER	include/machine/pc/pc_keyboard.h	/^        ENTER   = 0x1c,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
ENTER_READ_ALLOC_MODE	include/architecture/armv7/armv7_pmu.h	/^        ENTER_READ_ALLOC_MODE                   = 0xc4,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EOI	include/machine/pc/pc_ic.h	/^        EOI           = 0x0b0,  \/\/ End of interrupt$/;"	e	enum:APIC::__anon3a300d520703
EOI	include/machine/pc/pc_ic.h	/^        EOI         = 0x20$/;"	e	enum:i8259A::__anon3a300d520203
EPOCH_DAY	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int EPOCH_DAY = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
EPOCH_DAYS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int EPOCH_DAYS = 719499;$/;"	m	struct:Traits	typeref:typename:const unsigned int
EPOCH_DAYS	include/machine/pc/pc_rtc.h	/^    static const unsigned int EPOCH_DAYS = Traits<RTC>::EPOCH_DAYS;$/;"	m	class:RTC	typeref:typename:const unsigned int
EPOCH_MONTH	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int EPOCH_MONTH = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
EPOCH_YEAR	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int EPOCH_YEAR = 1970;$/;"	m	struct:Traits	typeref:typename:const unsigned int
EPOCH_YEAR	include/machine/pc/pc_rtc.h	/^    static const unsigned int EPOCH_YEAR = Traits<RTC>::EPOCH_YEAR;$/;"	m	class:RTC	typeref:typename:const unsigned int
EPON	include/utility/pcap.h	/^        EPON                       = 259,$/;"	e	enum:PCAP::Link_Type
EPOS	include/system/config.h	/^namespace EPOS {$/;"	n
EPS	include/machine/cortex/engine/pl011.h	/^        EPS             = 1 <<  2,      \/\/ Even Parity Select           r\/w     0$/;"	e	enum:PL011::__anone33d09690303
EP_ATTR_BULK	include/machine/usb.h	/^        EP_ATTR_BULK = 0x02,$/;"	e	enum:USB_2_0::ENDPOINT_TYPE
EP_ATTR_CTRL	include/machine/usb.h	/^        EP_ATTR_CTRL = 0x00,$/;"	e	enum:USB_2_0::ENDPOINT_TYPE
EP_ATTR_INT	include/machine/usb.h	/^        EP_ATTR_INT  = 0x03,$/;"	e	enum:USB_2_0::ENDPOINT_TYPE
EP_ATTR_ISO	include/machine/usb.h	/^        EP_ATTR_ISO  = 0x01,$/;"	e	enum:USB_2_0::ENDPOINT_TYPE
EQUAL	include/system/meta.h	/^struct EQUAL$/;"	s
EQUAL	include/system/meta.h	/^struct EQUAL<T, T>$/;"	s
ERF	include/utility/pcap.h	/^        ERF                        = 197,$/;"	e	enum:PCAP::Link_Type
ERR	include/machine/pc/pc_pcnet32.h	/^            ERR = 0x4000,$/;"	e	enum:Am79C970A::Desc::__anon99cdeac50d03
ERR	include/utility/debug.h	/^enum Debug_Error {ERR = 1};$/;"	e	enum:Debug_Error
ES1_SIZE	tests/segment_test/segment_test.cc	/^const unsigned ES1_SIZE = 10000;$/;"	v	typeref:typename:const unsigned
ES1_SIZE	tests/segment_test/segment_test.cc	/^const unsigned ES1_SIZE = 100;$/;"	v	typeref:typename:const unsigned
ES2_SIZE	tests/segment_test/segment_test.cc	/^const unsigned ES2_SIZE = 100000;$/;"	v	typeref:typename:const unsigned
ES2_SIZE	tests/segment_test/segment_test.cc	/^const unsigned ES2_SIZE = 200;$/;"	v	typeref:typename:const unsigned
ESC	include/machine/display.h	/^        ESC  = 0x1b,$/;"	e	enum:Serial_Display::__anonaf5f1ee80103
ESR	include/machine/pc/pc_ic.h	/^        ESR           = 0x280,  \/\/ Error status$/;"	e	enum:APIC::__anon3a300d520703
ESR_ILLEGAL_REGISTER	include/machine/pc/pc_ic.h	/^        ESR_ILLEGAL_REGISTER    = (1 << 7),$/;"	e	enum:APIC::__anon3a300d520a03
ESR_RECV_ACCEPT	include/machine/pc/pc_ic.h	/^        ESR_RECV_ACCEPT         = (1 << 3),$/;"	e	enum:APIC::__anon3a300d520a03
ESR_RECV_CHECK	include/machine/pc/pc_ic.h	/^        ESR_RECV_CHECK          = (1 << 1),$/;"	e	enum:APIC::__anon3a300d520a03
ESR_RECV_ILLEGAL_VECTOR	include/machine/pc/pc_ic.h	/^        ESR_RECV_ILLEGAL_VECTOR = (1 << 6),$/;"	e	enum:APIC::__anon3a300d520a03
ESR_SEND_ACCEPT	include/machine/pc/pc_ic.h	/^        ESR_SEND_ACCEPT         = (1 << 2),$/;"	e	enum:APIC::__anon3a300d520a03
ESR_SEND_CHECK	include/machine/pc/pc_ic.h	/^        ESR_SEND_CHECK          = (1 << 0),$/;"	e	enum:APIC::__anon3a300d520a03
ESR_SEND_ILLEGAL_VECTOR	include/machine/pc/pc_ic.h	/^        ESR_SEND_ILLEGAL_VECTOR = (1 << 5),$/;"	e	enum:APIC::__anon3a300d520a03
ETH0_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        ETH0_BASE               = 0xe000b000,$/;"	e	enum:Memory_Map::__anona1c271de0103
ETH1_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        ETH1_BASE               = 0xe000c000,$/;"	e	enum:Memory_Map::__anona1c271de0103
ETHERNET	include/utility/pcap.h	/^        ETHERNET                   = 1,$/;"	e	enum:PCAP::Link_Type
ETH_ALEN	include/machine/pc/pc_e100.h	/^    #define ETH_ALEN /;"	d
ETH_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        ETH_BASE        = 0x10090000,   \/\/ SiFive-U Ethernet$/;"	e	enum:Memory_Map::__anond92500800103
ETH_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        ETH_BASE        = 0x10090000,   \/\/ RW A         64KB        EthernetMAC$/;"	e	enum:Memory_Map::__anonc1c0cf140103
EVEN	include/machine/uart.h	/^        EVEN = 2$/;"	e	enum:UART_Common::__anon41caa7ce0103
EVENTS	include/architecture/armv7/armv7_pmu.h	/^    static const unsigned int EVENTS = PMU_Event::LAST_EVENT;$/;"	m	class:ARMv7_A_PMU	typeref:typename:const unsigned int
EVENTS	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int EVENTS = PMU_Event::LAST_EVENT; \/\/ 233$/;"	m	class:Intel_Sandy_Bridge_PMU	typeref:typename:const unsigned int
EVENTS	include/architecture/pmu.h	/^    static const unsigned int EVENTS = LAST_EVENT;$/;"	m	class:PMU_Common	typeref:typename:const unsigned int
EVENT_GPIO_A	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EVENT_GPIO_A            = 1 << 0,$/;"	e	enum:SysCtrl::Wakeup_Event
EVENT_GPIO_A	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        EVENT_GPIO_A = 1 << 0,$/;"	e	enum:SysCtrl::WAKE_UP_EVENT
EVENT_GPIO_B	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EVENT_GPIO_B            = 1 << 1,$/;"	e	enum:SysCtrl::Wakeup_Event
EVENT_GPIO_B	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        EVENT_GPIO_B = 1 << 1,$/;"	e	enum:SysCtrl::WAKE_UP_EVENT
EVENT_GPIO_C	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EVENT_GPIO_C            = 1 << 2,$/;"	e	enum:SysCtrl::Wakeup_Event
EVENT_GPIO_C	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        EVENT_GPIO_C = 1 << 2,$/;"	e	enum:SysCtrl::WAKE_UP_EVENT
EVENT_GPIO_D	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EVENT_GPIO_D            = 1 << 3,$/;"	e	enum:SysCtrl::Wakeup_Event
EVENT_GPIO_D	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        EVENT_GPIO_D = 1 << 3,$/;"	e	enum:SysCtrl::WAKE_UP_EVENT
EVENT_SLEEP_MODE_TIMER	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EVENT_SLEEP_MODE_TIMER  = 1 << 5,$/;"	e	enum:SysCtrl::Wakeup_Event
EVENT_SLEEP_MODE_TIMER	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        EVENT_SLEEP_MODE_TIMER = 1 << 5,$/;"	e	enum:SysCtrl::WAKE_UP_EVENT
EVENT_USB	include/machine/cortex/emote3/emote3_sysctrl.h	/^        EVENT_USB               = 1 << 4,$/;"	e	enum:SysCtrl::Wakeup_Event
EVENT_USB	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        EVENT_USB = 1 << 4,$/;"	e	enum:SysCtrl::WAKE_UP_EVENT
EVTSEL0	include/architecture/ia32/ia32_pmu.h	/^        EVTSEL0       = 0x0186,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
EVTSEL1	include/architecture/ia32/ia32_pmu.h	/^        EVTSEL1       = 0x0187,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
EVTSEL2	include/architecture/ia32/ia32_pmu.h	/^        EVTSEL2       = 0x0188,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
EVTSEL3	include/architecture/ia32/ia32_pmu.h	/^        EVTSEL3       = 0x0189,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
EX	include/architecture/ia32/ia32_mmu.h	/^            EX   = 1 <<  9, \/\/ User Def. (0=non-executable, 1=executable)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
EX	include/architecture/mmu.h	/^            EX   = 1 << 3, \/\/ Executable$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
EXCEPTIONS	include/architecture/armv7/armv7_cpu.h	/^    static const unsigned int EXCEPTIONS = 0; \/\/ Exceptions are not handled by IC and have no /;"	m	class:ARMv7_A	typeref:typename:const unsigned int
EXCEPTIONS	include/architecture/armv7/armv7_cpu.h	/^    static const unsigned int EXCEPTIONS = 16;$/;"	m	class:ARMv7_M	typeref:typename:const unsigned int
EXCEPTIONS	include/architecture/armv8/armv8_cpu.h	/^    static const unsigned int EXCEPTIONS =  64; \/\/ 2^6 (bits 26 to 31 of ESR_EL1)$/;"	m	class:ARMv8_A	typeref:typename:const unsigned int
EXCEPTIONS	include/architecture/rv32/rv32_cpu.h	/^    static const unsigned int EXCEPTIONS = 16;$/;"	m	class:CPU	typeref:typename:const unsigned int
EXCEPTIONS	include/architecture/rv64/rv64_cpu.h	/^    static const unsigned int EXCEPTIONS = 16;$/;"	m	class:CPU	typeref:typename:const unsigned int
EXCEPTIONS	include/system/traits.h	/^    EXCEPTIONS,$/;"	e	enum:PMU_Event
EXCEPTIONS_TAKEN	include/architecture/rv32/rv32_pmu.h	/^        EXCEPTIONS_TAKEN                                = 1 << 8,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
EXCEPTION_TAKEN	include/architecture/armv7/armv7_pmu.h	/^        EXCEPTION_TAKEN                         = 0x09,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EXCESSCOLLCNT	app/hello/hello_traits.h	/^    EXCESSCOLLCNT = 0x0140, \/**< Excessive Collision Frame Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
EXCESSCOLLCNT	include/machine/riscv/riscv_nic.h	/^    EXCESSCOLLCNT = 0x0140, \/**< Excessive Collision Frame Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
EXCS	include/machine/cortex/emote3/emote3_ic.h	/^    static const unsigned int EXCS = CPU::EXCEPTIONS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
EXCS	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static const unsigned int EXCS = CPU::EXCEPTIONS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
EXCS	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static const unsigned int EXCS = CPU::EXCEPTIONS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
EXCS	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static const unsigned int EXCS = CPU::EXCEPTIONS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
EXCS	include/machine/cortex/zynq/zynq_ic.h	/^    static const unsigned int EXCS = CPU::EXCEPTIONS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
EXCS	include/machine/riscv/riscv_ic.h	/^    static const unsigned int EXCS = CPU::EXCEPTIONS;$/;"	m	class:IC	typeref:typename:const unsigned int
EXC_ALIGN	include/architecture/ia32/ia32_cpu.h	/^        EXC_ALIGN   = 0x11,$/;"	e	enum:CPU::__anon1dc257340203
EXC_BASE	include/architecture/ia32/ia32_cpu.h	/^        EXC_BASE    = 0x00,$/;"	e	enum:CPU::__anon1dc257340203
EXC_BOUND	include/architecture/ia32/ia32_cpu.h	/^        EXC_BOUND   = 0x05,$/;"	e	enum:CPU::__anon1dc257340203
EXC_BP	include/architecture/ia32/ia32_cpu.h	/^        EXC_BP      = 0x03,$/;"	e	enum:CPU::__anon1dc257340203
EXC_BREAK	include/architecture/rv32/rv32_cpu.h	/^        EXC_BREAK        = 3,   \/\/ Breakpoint$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_BREAK	include/architecture/rv64/rv64_cpu.h	/^        EXC_BREAK        = 3,   \/\/ Breakpoint$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_BUS	include/architecture/armv7/armv7_cpu.h	/^        EXC_BUS         = 5,    \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_BUS	include/architecture/ia32/ia32_cpu.h	/^        EXC_BUS     = 0x12,$/;"	e	enum:CPU::__anon1dc257340203
EXC_DATA_ABORT	include/architecture/armv7/armv7_cpu.h	/^        EXC_DATA_ABORT              = 5,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_DATA_ABORT	include/architecture/armv8/armv8_cpu.h	/^        EXC_DATA_ABORT              = (EXC_DATA_ABORT_SAME_EL | EXC_DATA_ABORT_LOWER_EL)$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_DATA_ABORT_LOWER_EL	include/architecture/armv8/armv8_cpu.h	/^        EXC_DATA_ABORT_LOWER_EL     = 0x24,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_DATA_ABORT_SAME_EL	include/architecture/armv8/armv8_cpu.h	/^        EXC_DATA_ABORT_SAME_EL      = 0x25,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_DEBUG	include/architecture/armv7/armv7_cpu.h	/^        EXC_DEBUG       = 12,   \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_DEBUG	include/architecture/ia32/ia32_cpu.h	/^        EXC_DEBUG   = 0x01,$/;"	e	enum:CPU::__anon1dc257340203
EXC_DIV0	include/architecture/ia32/ia32_cpu.h	/^        EXC_DIV0    = 0x00,$/;"	e	enum:CPU::__anon1dc257340203
EXC_DOUBLE	include/architecture/ia32/ia32_cpu.h	/^        EXC_DOUBLE  = 0x08,$/;"	e	enum:CPU::__anon1dc257340203
EXC_DRALIGN	include/architecture/rv32/rv32_cpu.h	/^        EXC_DRALIGN      = 4,   \/\/ Load address misaligned$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_DRALIGN	include/architecture/rv64/rv64_cpu.h	/^        EXC_DRALIGN      = 4,   \/\/ Load address misaligned$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_DRFAULT	include/architecture/rv32/rv32_cpu.h	/^        EXC_DRFAULT      = 5,   \/\/ Load access fault$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_DRFAULT	include/architecture/rv64/rv64_cpu.h	/^        EXC_DRFAULT      = 5,   \/\/ Load access fault$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_DRPF	include/architecture/rv32/rv32_cpu.h	/^        EXC_DRPF         = 13,  \/\/ Load data page fault$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_DRPF	include/architecture/rv64/rv64_cpu.h	/^        EXC_DRPF         = 13,  \/\/ Load data page fault$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_DWALIGN	include/architecture/rv32/rv32_cpu.h	/^        EXC_DWALIGN      = 6,   \/\/ Store\/AMO address misaligned$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_DWALIGN	include/architecture/rv64/rv64_cpu.h	/^        EXC_DWALIGN      = 6,   \/\/ Store\/AMO address misaligned$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_DWFAULT	include/architecture/rv32/rv32_cpu.h	/^        EXC_DWFAULT      = 7,   \/\/ Store\/AMO access fault$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_DWFAULT	include/architecture/rv64/rv64_cpu.h	/^        EXC_DWFAULT      = 7,   \/\/ Store\/AMO access fault$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_DWPF	include/architecture/rv32/rv32_cpu.h	/^        EXC_DWPF         = 15,  \/\/ Store\/AMO data page fault$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_DWPF	include/architecture/rv64/rv64_cpu.h	/^        EXC_DWPF         = 15,  \/\/ Store\/AMO data page fault$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_ENVH	include/architecture/rv32/rv32_cpu.h	/^        EXC_ENVH         = 10,  \/\/ reserved$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_ENVH	include/architecture/rv64/rv64_cpu.h	/^        EXC_ENVH         = 10,  \/\/ reserved$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_ENVM	include/architecture/rv32/rv32_cpu.h	/^        EXC_ENVM         = 11,  \/\/ Environment call from M-mode$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_ENVM	include/architecture/rv64/rv64_cpu.h	/^        EXC_ENVM         = 11,  \/\/ Environment call from M-mode$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_ENVS	include/architecture/rv32/rv32_cpu.h	/^        EXC_ENVS         = 9,   \/\/ Environment call from S-mode$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_ENVS	include/architecture/rv64/rv64_cpu.h	/^        EXC_ENVS         = 9,   \/\/ Environment call from S-mode$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_ENVU	include/architecture/rv32/rv32_cpu.h	/^        EXC_ENVU         = 8,   \/\/ Environment call from U-mode$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_ENVU	include/architecture/rv64/rv64_cpu.h	/^        EXC_ENVU         = 8,   \/\/ Environment call from U-mode$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_FIQ	include/architecture/armv7/armv7_cpu.h	/^        EXC_FIQ                     = 8$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_FIQ	include/architecture/armv7/armv7_pmu.h	/^        EXC_FIQ                                 = 0x87,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EXC_FPU	include/architecture/ia32/ia32_cpu.h	/^        EXC_FPU     = 0x10,$/;"	e	enum:CPU::__anon1dc257340203
EXC_FPU_OR	include/architecture/ia32/ia32_cpu.h	/^        EXC_FPU_OR  = 0x09,$/;"	e	enum:CPU::__anon1dc257340203
EXC_GPF	include/architecture/ia32/ia32_cpu.h	/^        EXC_GPF     = 0x0d,$/;"	e	enum:CPU::__anon1dc257340203
EXC_HARD	include/architecture/armv7/armv7_cpu.h	/^        EXC_HARD        = 3,    \/\/ -1$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_HVC	include/architecture/armv8/armv8_cpu.h	/^        EXC_HVC                     = (EXC_HVC_32 | EXC_HVC_64),$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_HVC_32	include/architecture/armv8/armv8_cpu.h	/^        EXC_HVC_32                  = 0x12,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_HVC_64	include/architecture/armv8/armv8_cpu.h	/^        EXC_HVC_64                  = 0x16,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_IALIGN	include/architecture/rv32/rv32_cpu.h	/^        EXC_IALIGN       = 0,   \/\/ Instruction address misaligned$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_IALIGN	include/architecture/rv64/rv64_cpu.h	/^        EXC_IALIGN       = 0,   \/\/ Instruction address misaligned$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_IFAULT	include/architecture/rv32/rv32_cpu.h	/^        EXC_IFAULT       = 1,   \/\/ Instruction access fault$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_IFAULT	include/architecture/rv64/rv64_cpu.h	/^        EXC_IFAULT       = 1,   \/\/ Instruction access fault$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_IILLEGAL	include/architecture/rv32/rv32_cpu.h	/^        EXC_IILLEGAL     = 2,   \/\/ Illegal instruction$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_IILLEGAL	include/architecture/rv64/rv64_cpu.h	/^        EXC_IILLEGAL     = 2,   \/\/ Illegal instruction$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_INVOP	include/architecture/ia32/ia32_cpu.h	/^        EXC_INVOP   = 0x06,$/;"	e	enum:CPU::__anon1dc257340203
EXC_INVTSS	include/architecture/ia32/ia32_cpu.h	/^        EXC_INVTSS  = 0x0a,$/;"	e	enum:CPU::__anon1dc257340203
EXC_IPF	include/architecture/rv32/rv32_cpu.h	/^        EXC_IPF          = 12,  \/\/ Instruction page fault$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_IPF	include/architecture/rv64/rv64_cpu.h	/^        EXC_IPF          = 12,  \/\/ Instruction page fault$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_IRQ	include/architecture/armv7/armv7_cpu.h	/^        EXC_IRQ                     = 7,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_IRQ	include/architecture/armv7/armv7_pmu.h	/^        EXC_IRQ                                 = 0x86,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EXC_LAST	include/architecture/ia32/ia32_cpu.h	/^        EXC_LAST    = 0x1f$/;"	e	enum:CPU::__anon1dc257340203
EXC_MPU	include/architecture/armv7/armv7_cpu.h	/^        EXC_MPU         = 4,    \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_NMI	include/architecture/armv7/armv7_cpu.h	/^        EXC_NMI         = 2,    \/\/ -2$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_NMI	include/architecture/ia32/ia32_cpu.h	/^        EXC_NMI     = 0x02,$/;"	e	enum:CPU::__anon1dc257340203
EXC_NODEV	include/architecture/ia32/ia32_cpu.h	/^        EXC_NODEV   = 0x07,$/;"	e	enum:CPU::__anon1dc257340203
EXC_NOTPRE	include/architecture/ia32/ia32_cpu.h	/^        EXC_NOTPRE  = 0x0b,$/;"	e	enum:CPU::__anon1dc257340203
EXC_OVFLOW	include/architecture/ia32/ia32_cpu.h	/^        EXC_OVFLOW  = 0x04,$/;"	e	enum:CPU::__anon1dc257340203
EXC_PENDSV	include/architecture/armv7/armv7_cpu.h	/^        EXC_PENDSV      = 14,   \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_PF	include/architecture/ia32/ia32_cpu.h	/^        EXC_PF      = 0x0e,$/;"	e	enum:CPU::__anon1dc257340203
EXC_PREFETCH_ABORT	include/architecture/armv7/armv7_cpu.h	/^        EXC_PREFETCH_ABORT          = 4,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_PREFETCH_ABORT	include/architecture/armv8/armv8_cpu.h	/^        EXC_PREFETCH_ABORT          = (EXC_PREFETCH_ABORT_SAME | EXC_PREFETCH_ABORT_LOWER),$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_PREFETCH_ABORT_LOWER	include/architecture/armv8/armv8_cpu.h	/^        EXC_PREFETCH_ABORT_LOWER    = 0x20,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_PREFETCH_ABORT_SAME	include/architecture/armv8/armv8_cpu.h	/^        EXC_PREFETCH_ABORT_SAME     = 0x21,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_RES	include/architecture/rv32/rv32_cpu.h	/^        EXC_RES          = 14,  \/\/ reserved$/;"	e	enum:CPU::__anon6a1e4c700303
EXC_RES	include/architecture/rv64/rv64_cpu.h	/^        EXC_RES          = 14,  \/\/ reserved$/;"	e	enum:CPU::__anon18dc1bda0303
EXC_RESERV	include/architecture/ia32/ia32_cpu.h	/^        EXC_RESERV  = 0x0f,$/;"	e	enum:CPU::__anon1dc257340203
EXC_RESERVED	include/architecture/armv7/armv7_cpu.h	/^        EXC_RESERVED                = 6,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_RESET	include/architecture/armv7/armv7_cpu.h	/^        EXC_RESET                   = 1,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_RESET	include/architecture/armv7/armv7_cpu.h	/^        EXC_RESET       = 1,    \/\/ -3 (highest)$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_SMC	include/architecture/armv8/armv8_cpu.h	/^        EXC_SMC                     = (EXC_SMC_32 | EXC_SMC_64),$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_SMC_32	include/architecture/armv8/armv8_cpu.h	/^        EXC_SMC_32                  = 0x13,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_SMC_64	include/architecture/armv8/armv8_cpu.h	/^        EXC_SMC_64                  = 0x17,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_SOFTWARE_INTERRUPT	include/architecture/armv7/armv7_cpu.h	/^        EXC_SOFTWARE_INTERRUPT      = 3,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_SOFTWARE_INTERRUPT	include/architecture/armv8/armv8_cpu.h	/^        EXC_SOFTWARE_INTERRUPT      = (EXC_SVC | EXC_HVC | EXC_SMC),$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_STACK	include/architecture/ia32/ia32_cpu.h	/^        EXC_STACK   = 0x0c,$/;"	e	enum:CPU::__anon1dc257340203
EXC_SVC	include/architecture/armv8/armv8_cpu.h	/^        EXC_SVC                     = (EXC_SVC_32 | EXC_SVC_64),$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_SVCALL	include/architecture/armv7/armv7_cpu.h	/^        EXC_SVCALL      = 11,   \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_SVC_32	include/architecture/armv8/armv8_cpu.h	/^        EXC_SVC_32                  = 0x11,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_SVC_64	include/architecture/armv8/armv8_cpu.h	/^        EXC_SVC_64                  = 0x15,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_SYSTICK	include/architecture/armv7/armv7_cpu.h	/^        EXC_SYSTICK     = 15    \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXC_UNDEFINED_INSTRUCTION	include/architecture/armv7/armv7_cpu.h	/^        EXC_UNDEFINED_INSTRUCTION   = 2,$/;"	e	enum:ARMv7_A::__anon9ce72cf00503
EXC_UNKNOWN	include/architecture/armv8/armv8_cpu.h	/^        EXC_UNKNOWN                 = 0x0,$/;"	e	enum:ARMv8_A::__anon394073320603
EXC_USAGE	include/architecture/armv7/armv7_cpu.h	/^        EXC_USAGE       = 6,    \/\/ programmable$/;"	e	enum:ARMv7_M::__anon9ce72cf00303
EXPECTED_SIMULATION_TIME	app/hello/hello_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 0; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXPECTED_SIMULATION_TIME	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 0; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXPECTED_SIMULATION_TIME	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 0; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXPECTED_SIMULATION_TIME	tests/active_test/active_test_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 60; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXPECTED_SIMULATION_TIME	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 60; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXPECTED_SIMULATION_TIME	tests/nic_test/nic_test_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 60; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXPECTED_SIMULATION_TIME	tests/segment_test/segment_test_traits.h	/^    static const unsigned int EXPECTED_SIMULATION_TIME = 60; \/\/ s (0 => not simulated)$/;"	m	struct:Traits	typeref:typename:const unsigned int
EXTERNAL	include/machine/adc.h	/^        EXTERNAL,$/;"	e	enum:ADC_Common::Reference
EXTERNAL_DIFF	include/machine/adc.h	/^        EXTERNAL_DIFF$/;"	e	enum:ADC_Common::Reference
EXTERNAL_DIFF	include/machine/cortex/emote3/emote3_adc.h	/^        EXTERNAL_DIFF  = 3$/;"	e	enum:CC2538_ADC::__anon9a168ae60703
EXTERNAL_INTERRUPTS	include/architecture/armv7/armv7_pmu.h	/^        EXTERNAL_INTERRUPTS                     = 0x93,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EXTERNAL_MEM_REQUEST	include/architecture/armv7/armv7_pmu.h	/^        EXTERNAL_MEM_REQUEST                    = 0xc0,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EXTERNAL_MEM_REQUEST_NON_CACHEABLE	include/architecture/armv7/armv7_pmu.h	/^        EXTERNAL_MEM_REQUEST_NON_CACHEABLE      = 0xc1,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
EXTERNAL_REF	include/machine/cortex/emote3/emote3_adc.h	/^        EXTERNAL_REF   = 1, \/\/ External reference on AIN7 pin$/;"	e	enum:CC2538_ADC::__anon9a168ae60703
Edge	include/machine/gpio.h	/^    enum Edge {$/;"	g	class:GPIO_Common
EepromCommand	include/machine/pc/pc_c905.h	/^        Reg16 EepromCommand;$/;"	m	struct:C905::Window0	typeref:typename:Reg16
EepromData	include/machine/pc/pc_c905.h	/^        Reg16 EepromData;$/;"	m	struct:C905::Window0	typeref:typename:Reg16
Element	include/utility/binding.h	/^    typedef typename Bindings::Element Element;$/;"	t	class:Binding	typeref:typename:Bindings::Element
Element	include/utility/buffer.h	/^    typedef typename List::Element Element;$/;"	t	class:Buffer	typeref:typename:List::Element
Element	include/utility/hash.h	/^    typedef El Element;$/;"	t	class:Hash	typeref:typename:El
Element	include/utility/hash.h	/^    typedef typename List_Elements::Singly_Linked_Ordered<T, Key> Element;$/;"	t	class:Simple_Hash	typeref:typename:List_Elements::Singly_Linked_Ordered<T,Key>
Element	include/utility/list.h	/^        typedef Doubly_Linked Element;$/;"	t	class:List_Elements::Doubly_Linked	typeref:typename:Doubly_Linked
Element	include/utility/list.h	/^        typedef Doubly_Linked_Grouping Element;$/;"	t	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:Doubly_Linked_Grouping
Element	include/utility/list.h	/^        typedef Doubly_Linked_Ordered Element;$/;"	t	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:Doubly_Linked_Ordered
Element	include/utility/list.h	/^        typedef Doubly_Linked_Scheduling Element;$/;"	t	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:Doubly_Linked_Scheduling
Element	include/utility/list.h	/^        typedef Doubly_Linked_Typed Element;$/;"	t	class:List_Elements::Doubly_Linked_Typed	typeref:typename:Doubly_Linked_Typed
Element	include/utility/list.h	/^        typedef El Element;$/;"	t	class:List_Iterators::Bidirecional	typeref:typename:El
Element	include/utility/list.h	/^        typedef El Element;$/;"	t	class:List_Iterators::Forward	typeref:typename:El
Element	include/utility/list.h	/^        typedef Pointer Element;$/;"	t	class:List_Elements::Pointer	typeref:typename:Pointer
Element	include/utility/list.h	/^        typedef Ranked Element;$/;"	t	class:List_Elements::Ranked	typeref:typename:Ranked
Element	include/utility/list.h	/^        typedef Singly_Linked Element;$/;"	t	class:List_Elements::Singly_Linked	typeref:typename:Singly_Linked
Element	include/utility/list.h	/^        typedef Singly_Linked_Grouping Element;$/;"	t	class:List_Elements::Singly_Linked_Grouping	typeref:typename:Singly_Linked_Grouping
Element	include/utility/list.h	/^        typedef Singly_Linked_Ordered Element;$/;"	t	class:List_Elements::Singly_Linked_Ordered	typeref:typename:Singly_Linked_Ordered
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Grouping_List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Multihead_Scheduling_List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Ordered_List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Scheduling_List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Scheduling_Multilist	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Simple_Grouping_List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Simple_List	typeref:typename:El
Element	include/utility/list.h	/^    typedef El Element;$/;"	t	class:Simple_Ordered_List	typeref:typename:El
Element	include/utility/observer.h	/^    typedef Simple_List<Observer>::Element Element;$/;"	t	class:Observed	typeref:typename:Simple_List<Observer>::Element
Element	include/utility/observer.h	/^    typedef typename Simple_List<Data_Observer<D, void>>::Element Element;$/;"	t	class:Data_Observed	typeref:typename:Simple_List<Data_Observer<D,void>>::Element
Element	include/utility/observer.h	/^    typedef typename Simple_Ordered_List<Conditional_Observer<C>, C>::Element Element;$/;"	t	class:Conditionally_Observed	typeref:typename:Simple_Ordered_List<Conditional_Observer<C>,C>::Element
Element	include/utility/observer.h	/^    typedef typename Simple_Ordered_List<Data_Observer<D, C>, C>::Element Element;$/;"	t	class:Data_Observed	typeref:typename:Simple_Ordered_List<Data_Observer<D,C>,C>::Element
Element	include/utility/scheduling.h	/^    typedef typename Queue::Element Element;$/;"	t	class:Scheduler	typeref:typename:Queue::Element
Element	include/utility/vector.h	/^    typedef El Element;$/;"	t	class:Vector	typeref:typename:El
Elf32_Addr	include/utility/elf-linux.h	/^typedef unsigned long Elf32_Addr;$/;"	t	typeref:typename:unsigned long
Elf32_Ehdr	include/utility/elf-linux.h	/^struct Elf32_Ehdr$/;"	s
Elf32_Half	include/utility/elf-linux.h	/^typedef unsigned short Elf32_Half;$/;"	t	typeref:typename:unsigned short
Elf32_Off	include/utility/elf-linux.h	/^typedef unsigned long Elf32_Off;$/;"	t	typeref:typename:unsigned long
Elf32_Phdr	include/utility/elf-linux.h	/^struct Elf32_Phdr$/;"	s
Elf32_Word	include/utility/elf-linux.h	/^typedef unsigned long Elf32_Word;$/;"	t	typeref:typename:unsigned long
Elf32_Xword	include/utility/elf-linux.h	/^typedef unsigned long long Elf32_Xword;$/;"	t	typeref:typename:unsigned long long
Elf64_Addr	include/utility/elf-linux.h	/^typedef unsigned long Elf64_Addr;$/;"	t	typeref:typename:unsigned long
Elf64_Ehdr	include/utility/elf-linux.h	/^struct Elf64_Ehdr$/;"	s
Elf64_Half	include/utility/elf-linux.h	/^typedef unsigned short Elf64_Half;$/;"	t	typeref:typename:unsigned short
Elf64_Off	include/utility/elf-linux.h	/^typedef unsigned long Elf64_Off;$/;"	t	typeref:typename:unsigned long
Elf64_Phdr	include/utility/elf-linux.h	/^struct Elf64_Phdr$/;"	s
Elf64_Word	include/utility/elf-linux.h	/^typedef unsigned int Elf64_Word;$/;"	t	typeref:typename:unsigned int
Elf64_Xword	include/utility/elf-linux.h	/^typedef unsigned long long Elf64_Xword;$/;"	t	typeref:typename:unsigned long long
Elf_Addr	include/utility/elf.h	/^typedef IF<Traits<CPU>::WORD_SIZE == 32, Elf32_Addr, Elf64_Addr>::Result Elf_Addr;$/;"	t	typeref:typename:IF<Traits<CPU>::WORD_SIZE==32,Elf32_Addr,Elf64_Addr>::Result
Elf_Ehdr	include/utility/elf.h	/^typedef IF<Traits<CPU>::WORD_SIZE == 32, Elf32_Ehdr, Elf64_Ehdr>::Result Elf_Ehdr;$/;"	t	typeref:typename:IF<Traits<CPU>::WORD_SIZE==32,Elf32_Ehdr,Elf64_Ehdr>::Result
Elf_Phdr	include/utility/elf.h	/^typedef IF<Traits<CPU>::WORD_SIZE == 32, Elf32_Phdr, Elf64_Phdr>::Result Elf_Phdr;$/;"	t	typeref:typename:IF<Traits<CPU>::WORD_SIZE==32,Elf32_Phdr,Elf64_Phdr>::Result
Elf_Word	include/utility/elf.h	/^typedef IF<Traits<CPU>::WORD_SIZE == 32, Elf32_Word, Elf64_Word>::Result Elf_Word;$/;"	t	typeref:typename:IF<Traits<CPU>::WORD_SIZE==32,Elf32_Word,Elf64_Word>::Result
Elliptic_Curve_Point	include/utility/diffie_hellman.h	/^        Elliptic_Curve_Point() __attribute__((noinline)) {}$/;"	f	class:Diffie_Hellman::Elliptic_Curve_Point
Elliptic_Curve_Point	include/utility/diffie_hellman.h	/^        Elliptic_Curve_Point(const Coordinate & _x, const Coordinate & _y, const Coordinate & _z/;"	f	class:Diffie_Hellman::Elliptic_Curve_Point
Elliptic_Curve_Point	include/utility/diffie_hellman.h	/^    class Elliptic_Curve_Point$/;"	c	class:Diffie_Hellman
End	include/utility/hash.h	/^        enum End { END = -1 };$/;"	g	class:Simple_Hash::Forward
Endl	include/utility/ostream.h	/^    struct Endl {};$/;"	s	class:OStream
Endpoint	include/machine/usb.h	/^        struct Endpoint$/;"	s	class:USB_2_0::Descriptor
Engine	include/architecture/armv7/armv7_pmu.h	/^    typedef ARMv7_A_PMU Engine;$/;"	t	class:PMU	typeref:typename:ARMv7_A_PMU
Engine	include/architecture/armv8/armv8_pmu.h	/^    typedef ARMv8_A_PMU Engine;$/;"	t	class:PMU	typeref:typename:ARMv8_A_PMU
Engine	include/architecture/ia32/ia32_pmu.h	/^    typedef PMU_Select_Version<Traits<PMU>::VERSION> Engine;$/;"	t	class:PMU	typeref:typename:PMU_Select_Version<Traits<PMU>::VERSION>
Engine	include/architecture/rv32/rv32_pmu.h	/^    typedef RV32_PMU Engine;$/;"	t	class:PMU	typeref:typename:RV32_PMU
Engine	include/architecture/rv64/rv64_pmu.h	/^    typedef RV64_PMU Engine;$/;"	t	class:PMU	typeref:typename:RV64_PMU
Engine	include/machine/cortex/cortex_adc.h	/^    typedef ADC_Engine Engine;$/;"	t	class:ADC	typeref:typename:ADC_Engine
Engine	include/machine/cortex/cortex_ethernet.h	/^    typedef Ethernet_Engine Engine;$/;"	t	class:Ethernet_NIC	typeref:typename:Ethernet_Engine
Engine	include/machine/cortex/cortex_gpio.h	/^    typedef GPIO_Engine Engine;$/;"	t	class:GPIO	typeref:typename:GPIO_Engine
Engine	include/machine/cortex/cortex_i2c.h	/^    typedef I2C_Engine Engine;$/;"	t	class:I2C	typeref:typename:I2C_Engine
Engine	include/machine/cortex/cortex_ic.h	/^    typedef IC_Engine Engine;$/;"	t	class:IC	typeref:typename:IC_Engine
Engine	include/machine/cortex/cortex_ieee802_15_4.h	/^    typedef IEEE802_15_4_Engine Engine;$/;"	t	class:IEEE802_15_4_NIC	typeref:typename:IEEE802_15_4_Engine
Engine	include/machine/cortex/cortex_machine.h	/^    typedef Machine_Model Engine;$/;"	t	class:Machine	typeref:typename:Machine_Model
Engine	include/machine/cortex/cortex_rs485.h	/^    typedef UART Engine;$/;"	t	class:RS485	typeref:typename:UART
Engine	include/machine/cortex/cortex_spi.h	/^    typedef SPI_Engine Engine;$/;"	t	class:SPI	typeref:typename:SPI_Engine
Engine	include/machine/cortex/cortex_timer.h	/^    typedef System_Timer_Engine Engine;$/;"	t	class:Timer	typeref:typename:System_Timer_Engine
Engine	include/machine/cortex/cortex_timer.h	/^    typedef User_Timer_Engine Engine;$/;"	t	class:User_Timer	typeref:typename:User_Timer_Engine
Engine	include/machine/cortex/cortex_uart.h	/^    typedef UART_Engine Engine;$/;"	t	class:UART	typeref:typename:UART_Engine
Engine	include/machine/cortex/cortex_usb.h	/^    typedef USB_Engine Engine;$/;"	t	class:USB	typeref:typename:USB_Engine
Engine	include/machine/cortex/cortex_watchdog.h	/^     typedef Watchdog_Engine Engine;$/;"	t	class:Watchdog	typeref:typename:Watchdog_Engine
Engine	include/machine/display.h	/^    typedef IF<Traits<Serial_Display>::ENGINE == Traits<Serial_Display>::UART, UART, USB>::Resul/;"	t	class:Serial_Display	typeref:typename:IF<Traits<Serial_Display>::ENGINE==Traits<Serial_Display>::UART,UART,USB>::Result
Engine	include/machine/pc/pc_e100.h	/^    typedef IF<(Traits<Build>::EXPECTED_SIMULATION_TIME > 0), i82559ER, i82559c>::Result Engine;$/;"	t	class:E100
Engine	include/machine/pc/pc_fpga.h	/^    typedef XAP1052 Engine;$/;"	t	class:FPGA	typeref:typename:XAP1052
Engine	include/machine/pc/pc_ic.h	/^    typedef i8259A Engine;$/;"	t	class:IC	typeref:typename:i8259A
Engine	include/machine/pc/pc_keyboard.h	/^    typedef i8042 Engine;$/;"	t	class:PS2_Keyboard	typeref:typename:i8042
Engine	include/machine/pc/pc_timer.h	/^    typedef i8253 Engine;$/;"	t	class:Timer	typeref:typename:i8253
Engine	include/machine/pc/pc_uart.h	/^    typedef NS16550AF Engine;$/;"	t	class:UART	typeref:typename:NS16550AF
Engine	include/machine/riscv/riscv_uart.h	/^    typedef IF<(Traits<Build>::MODEL == Traits<Build>::SiFive_E) || (Traits<Build>::MODEL == Tra/;"	t	class:UART
Err	include/utility/ostream.h	/^    struct Err {};$/;"	s	class:OStream
Ethernet	include/network/ethernet.h	/^    Ethernet() {}$/;"	f	class:Ethernet
Ethernet	include/network/ethernet.h	/^class Ethernet: public NIC_Common$/;"	c
Ethernet_Engine	include/machine/cortex/zynq/zynq_nic.h	/^class Ethernet_Engine: private GEM$/;"	c
Ethernet_NIC	include/machine/cortex/cortex_ethernet.h	/^class Ethernet_NIC: public NIC<Ethernet>, private Ethernet_Engine$/;"	c
Event	include/architecture/pmu.h	/^    typedef unsigned long Event;$/;"	t	class:PMU_Common	typeref:typename:unsigned long
Exception_Id	include/architecture/armv7/armv7_cpu.h	/^    typedef Reg Exception_Id;$/;"	t	class:ARMv7_A	typeref:typename:Reg
Exception_Id	include/architecture/armv7/armv7_cpu.h	/^    typedef Reg Exception_Id;$/;"	t	class:ARMv7_M	typeref:typename:Reg
Exceptions	include/architecture/ia32/ia32_cpu.h	/^    typedef Reg32 Exceptions;$/;"	t	class:CPU	typeref:typename:Reg32
F	include/machine/gpio.h	/^        F$/;"	e	enum:GPIO_Common::__anon222cd9e10103
F0	include/machine/cortex/emote3/emote3_usb.h	/^        F0        = 0x80, \/\/   RW   32     0x0000 0000    0x4008 9080$/;"	e	enum:USB_Engine::__anon9b88aa680103
F1	include/machine/cortex/emote3/emote3_usb.h	/^        F1        = 0x88, \/\/   RW   32     0x0000 0000    0x4008 9088$/;"	e	enum:USB_Engine::__anon9b88aa680103
F2	include/machine/cortex/emote3/emote3_usb.h	/^        F2        = 0x90, \/\/   RW   32     0x0000 0000    0x4008 9090$/;"	e	enum:USB_Engine::__anon9b88aa680103
F3	include/machine/cortex/emote3/emote3_usb.h	/^        F3        = 0x98, \/\/   RW   32     0x0000 0000    0x4008 9098$/;"	e	enum:USB_Engine::__anon9b88aa680103
F4	include/machine/cortex/emote3/emote3_usb.h	/^        F4        = 0xA0, \/\/   RW   32     0x0000 0000    0x4008 90A0$/;"	e	enum:USB_Engine::__anon9b88aa680103
F5	include/machine/cortex/emote3/emote3_usb.h	/^        F5        = 0xA8, \/\/   RW   32     0x0000 0000    0x4008 90A8$/;"	e	enum:USB_Engine::__anon9b88aa680103
FALLING	include/machine/gpio.h	/^        FALLING,$/;"	e	enum:GPIO_Common::Edge
FBRD	include/machine/cortex/engine/pl011.h	/^        FBRD            = 0x028,        \/\/ Fractional Baud-Rate Divisor r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
FB_LOG_ADDR	include/machine/pc/pc_display.h	/^    static const unsigned int FB_LOG_ADDR = Memory_Map::VGA;$/;"	m	class:VGA	typeref:typename:const unsigned int
FB_PHY_ADDR	include/machine/pc/pc_display.h	/^    static const unsigned int FB_PHY_ADDR = 0xb8000;$/;"	m	class:VGA	typeref:typename:const unsigned int
FB_SIZE	include/machine/pc/pc_display.h	/^    static const unsigned int FB_SIZE = 32 * 1024; \/\/ 32 KB$/;"	m	class:VGA	typeref:typename:const unsigned int
FCFS	include/scheduler.h	/^class FCFS: public Priority$/;"	c
FCFS	src/api/scheduler.cc	/^FCFS::FCFS(int p, Tn & ... an): Priority((p == IDLE) ? IDLE : Alarm::elapsed()) {}$/;"	f	class:FCFS	typeref:typename:__BEGIN_SYS
FCP	include/machine/pc/pc_e100.h	/^        FCP                  = 0x01, \/* Flow Control Pause *\/$/;"	e	enum:i8255x::__anon798b6efc0303
FCR	include/machine/pc/pc_uart.h	/^        FCR = 2, \/\/ FIFO Control	W   [0=EN,1=RC,2=XC,3=RDY,67=TRG]$/;"	e	enum:NS16550AF::__anona267e3820103
FCR	include/machine/riscv/riscv_uart.h	/^        FCR             = 0x08,$/;"	e	enum:DW8250::__anon08e238ea0503
FCR	include/machine/riscv/riscv_uart.h	/^        FCR             = 2,$/;"	e	enum:NS16500A::__anon08e238ea0303
FCSIGNORE	app/hello/hello_traits.h	/^    FCSIGNORE = 0x04000000,   \/**< disable rejection of FCS error *\/$/;"	e	enum:GEM::__anon4cccbbd80603
FCSIGNORE	include/machine/riscv/riscv_nic.h	/^    FCSIGNORE = 0x04000000,   \/**< disable rejection of FCS error *\/$/;"	e	enum:GEM::__anon5ce19f280603
FCSREM	app/hello/hello_traits.h	/^    FCSREM = 0x00020000,      \/**< Discard FCS from received frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
FCSREM	include/machine/riscv/riscv_nic.h	/^    FCSREM = 0x00020000,      \/**< Discard FCS from received frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
FCTRL	include/machine/riscv/riscv_spi.h	/^        FCTRL   = 0x60, \/\/ Flash interface control$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
FC_2	include/utility/pcap.h	/^        FC_2                       = 224,$/;"	e	enum:PCAP::Link_Type
FC_2_WITH_FRAME_DELIMS	include/utility/pcap.h	/^        FC_2_WITH_FRAME_DELIMS     = 225,$/;"	e	enum:PCAP::Link_Type
FDC	include/machine/pc/pc_pcnet32.h	/^        FDC      =   9, \/\/ Full-Duplex Control$/;"	e	enum:Am79C970A::__anon99cdeac50803
FDDI	include/utility/pcap.h	/^        FDDI                       = 10,$/;"	e	enum:PCAP::Link_Type
FDEN	app/hello/hello_traits.h	/^    FDEN = 0x00000002,        \/**< full duplex *\/$/;"	e	enum:GEM::__anon4cccbbd80603
FDEN	include/machine/riscv/riscv_nic.h	/^    FDEN = 0x00000002,        \/**< full duplex *\/$/;"	e	enum:GEM::__anon5ce19f280603
FEN	include/machine/cortex/engine/pl011.h	/^        FEN             = 1 <<  4,      \/\/ FIFOs Enable                 r\/w     0$/;"	e	enum:PL011::__anone33d09690303
FFMT	include/machine/riscv/riscv_spi.h	/^        FFMT    = 0x64, \/\/ Flash instruction format$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
FFSM	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FFSM     = 0x500,$/;"	e	enum:CC2538RF::__anon1a159e880103
FIFO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FIFO        = 1 << 7,$/;"	e	enum:CC2538RF::__anon1a159e881203
FIFOP	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FIFOP       = 1 << 6,$/;"	e	enum:CC2538RF::__anon1a159e881203
FIFOPCTRL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FIFOPCTRL     = 0x050,$/;"	e	enum:CC2538RF::__anon1a159e880303
FIFO_CTRL_REG_A	include/machine/engine/lsm330.h	/^        FIFO_CTRL_REG_A     = 0x2e, \/\/ Control register for FIFO$/;"	e	enum:LSM330::__anon448862b90103
FIFO_CTRL_REG_G	include/machine/engine/lsm330.h	/^        FIFO_CTRL_REG_G     = 0x2e, \/\/ Control register for FIFO$/;"	e	enum:LSM330::__anon448862b90103
FIFO_ENABLE	include/machine/engine/lsm330.h	/^        FIFO_ENABLE         = 0x40, \/\/ Enable FIFO setting the FIFO_EN bit on register CTRL_RE/;"	e	enum:LSM330::__anon448862b90103
FIFO_ENABLE	include/machine/pc/pc_uart.h	/^        FIFO_ENABLE         = 1 << 0,$/;"	e	enum:NS16550AF::__anona267e3820203
FIFO_ENABLE	include/machine/riscv/riscv_uart.h	/^        FIFO_ENABLE         = 1 << 0,$/;"	e	enum:DW8250::__anon08e238ea0603
FIFO_ENABLE	include/machine/riscv/riscv_uart.h	/^        FIFO_ENABLE         = 1 << 0,$/;"	e	enum:NS16500A::__anon08e238ea0403
FINISHING	include/process.h	/^        FINISHING$/;"	e	enum:Thread::State
FIQ_CONTROL	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        FIQ_CONTROL                 = 0x00c, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
FIRST_COMPONENT_ID	include/system/types.h	/^    FIRST_COMPONENT_ID = 0,$/;"	e	enum:__anond508eab70103
FIRST_MEDIATOR_ID	include/system/types.h	/^    FIRST_MEDIATOR_ID = 100,$/;"	e	enum:__anond508eab70103
FIXED	include/architecture/armv7/armv7_pmu.h	/^    static const unsigned int FIXED = 0;$/;"	m	class:ARMv7_A_PMU	typeref:typename:const unsigned int
FIXED	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int FIXED = 0;$/;"	m	class:Intel_PMU_V1	typeref:typename:const unsigned int
FIXED	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int FIXED = 3;$/;"	m	class:Intel_PMU_V2	typeref:typename:const unsigned int
FIXED	include/architecture/ia32/ia32_pmu.h	/^    static const unsigned int FIXED = 3;$/;"	m	class:Intel_Sandy_Bridge_PMU	typeref:typename:const unsigned int
FIXED	include/architecture/pmu.h	/^    static const unsigned int FIXED = 0;$/;"	m	class:PMU_Common	typeref:typename:const unsigned int
FIXED	include/architecture/rv32/rv32_pmu.h	/^    static const unsigned int FIXED    = 3;$/;"	m	class:RV32_PMU	typeref:typename:const unsigned int
FIXED_CTR0	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR0    = 0x0309,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
FIXED_CTR0_ALL	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR0_ALL          = 0x03,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR0_ENABLE	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR0_ENABLE       = (0x1LLU << 32),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR0_OS	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR0_OS           = 0x01,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR0_OVF	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR0_OVF     = (1LLU << 0x20),        \/\/TODO: confirm$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
FIXED_CTR0_PMI	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR0_PMI          = (0x01 << 3),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR0_USER	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR0_USER         = 0x02,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR1	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR1    = 0x030a,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
FIXED_CTR1_ALL	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR1_ALL          = (0x03 << 4),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR1_ENABLE	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR1_ENABLE       = (0x1LLU << 33),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR1_OS	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR1_OS           = (0x01 << 4),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR1_OVF	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR1_OVF     = (1LLU << 0x21),        \/\/TODO: confirm$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
FIXED_CTR1_PMI	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR1_PMI          = (0x01 << 7),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR1_USER	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR1_USER         = (0x02 << 4),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR2	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR2    = 0x030b,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
FIXED_CTR2_ALL	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR2_ALL          = (0x03 << 8),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR2_ENABLE	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR2_ENABLE       = (0x1LLU << 34),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR2_OS	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR2_OS           = (0x01 << 8),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR2_OVF	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR2_OVF     = (1LLU << 0x22),        \/\/TODO: confirm$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
FIXED_CTR2_PMI	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR2_PMI          = (0x01 << 11),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR2_USER	include/architecture/ia32/ia32_pmu.h	/^            FIXED_CTR2_USER         = (0x02 << 8),$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0903
FIXED_CTR_CTL	include/architecture/ia32/ia32_pmu.h	/^        FIXED_CTR_CTL = 0x038d,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
FLAG_A	include/architecture/armv7/armv7_cpu.h	/^        FLAG_A          = 1    << 8,       \/\/ Imprecise Abort disable$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_A	include/architecture/armv8/armv8_cpu.h	/^        FLAG_A          = 1 << 8,               \/\/ Imprecise Abort disable$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_AC	include/architecture/ia32/ia32_cpu.h	/^        FLAG_AC     = 1 << 18, \/\/ Alignment check$/;"	e	enum:CPU::__anon1dc257340103
FLAG_AF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_AF     = 1 <<  4, \/\/ Auxiliary Carry$/;"	e	enum:CPU::__anon1dc257340103
FLAG_C	include/architecture/armv7/armv7_cpu.h	/^        FLAG_C          = 1    << 29,      \/\/ Carry$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_C	include/architecture/armv7/armv7_cpu.h	/^        FLAG_C          = 1 << 29,      \/\/ Carry$/;"	e	enum:ARMv7_M::__anon9ce72cf00203
FLAG_C	include/architecture/armv8/armv8_cpu.h	/^        FLAG_C          = 1 << 29,              \/\/ Carry out bit$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_CF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_CF     = 1 <<  0, \/\/ Carry$/;"	e	enum:CPU::__anon1dc257340103
FLAG_CLEAR	include/architecture/ia32/ia32_cpu.h	/^        FLAG_CLEAR      = ~(FLAG_TF | FLAG_IOPL | FLAG_NT | FLAG_RF | FLAG_VM | FLAG_AC)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_D	include/architecture/armv8/armv8_cpu.h	/^        FLAG_D          = 1 << 9,               \/\/ Debug exception disable$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_DEFAULTS	include/architecture/ia32/ia32_cpu.h	/^        FLAG_DEFAULTS   = FLAG_IF,$/;"	e	enum:CPU::__anon1dc257340103
FLAG_DF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_DF     = 1 << 10, \/\/ Direction (1->down,0->up)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_E	include/architecture/armv7/armv7_cpu.h	/^        FLAG_E          = 1    << 9,       \/\/ Endianess (0 ->> little, 1 -> big)$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_EL0	include/architecture/armv8/armv8_cpu.h	/^        FLAG_EL0        = 0,                    \/\/ Execution level 0 (User)$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_EL1	include/architecture/armv8/armv8_cpu.h	/^        FLAG_EL1        = 1 << 2,               \/\/ Execution level 1$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_EL2	include/architecture/armv8/armv8_cpu.h	/^        FLAG_EL2        = 1 << 3,               \/\/ Execution level 2 (Hypervisor)$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_EL3	include/architecture/armv8/armv8_cpu.h	/^        FLAG_EL3        = FLAG_EL1 | FLAG_EL2,  \/\/ Execution level 3 (Monitor)$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_F	include/architecture/armv7/armv7_cpu.h	/^        FLAG_F          = 1    << 6,       \/\/ FIQ disable$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_F	include/architecture/armv8/armv8_cpu.h	/^        FLAG_F          = 1 << 6,               \/\/ FIQ disable$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_GE	include/architecture/armv7/armv7_cpu.h	/^        FLAG_GE         = 0xf  << 16,      \/\/ SIMD Greater than or Equal (4 bits)$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_I	include/architecture/armv7/armv7_cpu.h	/^        FLAG_I          = 1    << 7,       \/\/ IRQ disable$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_I	include/architecture/armv8/armv8_cpu.h	/^        FLAG_I          = 1 << 7,               \/\/ IRQ disable$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_ID	include/architecture/ia32/ia32_cpu.h	/^        FLAG_ID     = 1 << 21, \/\/ Supports CPUID$/;"	e	enum:CPU::__anon1dc257340103
FLAG_IF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_IF     = 1 <<  9, \/\/ Interrupt (1->enabled,0->disabled)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_IL	include/architecture/armv8/armv8_cpu.h	/^        FLAG_IL         = 1 << 20,              \/\/ Illegal execution state$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_IOPL	include/architecture/ia32/ia32_cpu.h	/^        FLAG_IOPL   = 3 << 12, \/\/ I\/O PL$/;"	e	enum:CPU::__anon1dc257340103
FLAG_J	include/architecture/armv7/armv7_cpu.h	/^        FLAG_J          = 1    << 24,      \/\/ Jazelle state$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_M	include/architecture/armv7/armv7_cpu.h	/^        FLAG_M          = 0x1f << 0,       \/\/ Processor Mode (5 bits)$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_N	include/architecture/armv7/armv7_cpu.h	/^        FLAG_N          = 1    << 31,      \/\/ Negative$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_N	include/architecture/armv7/armv7_cpu.h	/^        FLAG_N          = 1 << 31       \/\/ Negative$/;"	e	enum:ARMv7_M::__anon9ce72cf00203
FLAG_N	include/architecture/armv8/armv8_cpu.h	/^        FLAG_N          = 1 << 31,              \/\/ Negative result bit$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_NT	include/architecture/ia32/ia32_cpu.h	/^        FLAG_NT     = 1 << 14, \/\/ Nested Task$/;"	e	enum:CPU::__anon1dc257340103
FLAG_OF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_OF     = 1 << 11, \/\/ Overflow$/;"	e	enum:CPU::__anon1dc257340103
FLAG_PF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_PF     = 1 <<  2, \/\/ Parity (1->even,0->odd)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_Q	include/architecture/armv7/armv7_cpu.h	/^        FLAG_Q          = 1    << 27,      \/\/ Underflow and\/or DSP saturation$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_Q	include/architecture/armv7/armv7_cpu.h	/^        FLAG_Q          = 1 << 27,      \/\/ DSP Overflow$/;"	e	enum:ARMv7_M::__anon9ce72cf00203
FLAG_RES1	include/architecture/ia32/ia32_cpu.h	/^        FLAG_RES1   = 1 <<  1, \/\/ Reserved (always 1)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_RF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_RF     = 1 << 16, \/\/ Resume$/;"	e	enum:CPU::__anon1dc257340103
FLAG_SF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_SF     = 1 <<  7, \/\/ Sign (1->negative,0->positive)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_SP_ELn	include/architecture/armv8/armv8_cpu.h	/^        FLAG_SP_ELn     = 1 << 0,               \/\/ SP selection according to Eln, 0 for SP0 us/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_SS	include/architecture/armv8/armv8_cpu.h	/^        FLAG_SS         = 1 << 21,              \/\/ Software step$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_T	include/architecture/armv7/armv7_cpu.h	/^        FLAG_T          = 1    << 5,       \/\/ Thumb state$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_TF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_TF     = 1 <<  8, \/\/ Trap (single step)$/;"	e	enum:CPU::__anon1dc257340103
FLAG_THUMB	include/architecture/armv7/armv7_cpu.h	/^        FLAG_THUMB      = 1 << 24,      \/\/ Thumb state$/;"	e	enum:ARMv7_M::__anon9ce72cf00203
FLAG_V	include/architecture/armv7/armv7_cpu.h	/^        FLAG_V          = 1    << 28,      \/\/ Overflow$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_V	include/architecture/armv7/armv7_cpu.h	/^        FLAG_V          = 1 << 28,      \/\/ Overflow$/;"	e	enum:ARMv7_M::__anon9ce72cf00203
FLAG_V	include/architecture/armv8/armv8_cpu.h	/^        FLAG_V          = 1 << 28,              \/\/ Overflow bit$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_VIF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_VIF    = 1 << 19, \/\/ Virtual Interrupt$/;"	e	enum:CPU::__anon1dc257340103
FLAG_VIP	include/architecture/ia32/ia32_cpu.h	/^        FLAG_VIP    = 1 << 20, \/\/ Virtual Interrupt Pending$/;"	e	enum:CPU::__anon1dc257340103
FLAG_VM	include/architecture/ia32/ia32_cpu.h	/^        FLAG_VM     = 1 << 17, \/\/ Virtual 8086 mode$/;"	e	enum:CPU::__anon1dc257340103
FLAG_Z	include/architecture/armv7/armv7_cpu.h	/^        FLAG_Z          = 1    << 30,      \/\/ Zero$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
FLAG_Z	include/architecture/armv7/armv7_cpu.h	/^        FLAG_Z          = 1 << 30,      \/\/ Zero$/;"	e	enum:ARMv7_M::__anon9ce72cf00203
FLAG_Z	include/architecture/armv8/armv8_cpu.h	/^        FLAG_Z          = 1 << 30,              \/\/ Zero result bit$/;"	e	enum:ARMv8_A::__anon394073320203
FLAG_ZF	include/architecture/ia32/ia32_cpu.h	/^        FLAG_ZF     = 1 <<  6, \/\/ Zero$/;"	e	enum:CPU::__anon1dc257340103
FLASH	img/makefile	/^FLASH		:= $(IMAGE)$/;"	m
FLASH	img/makefile	/^FLASH		:= $(addsuffix .hex,$(APPLICATION))$/;"	m
FLASH0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        FLASH0_BASE             = 0x400fd000, \/\/ Flash Controller$/;"	e	enum:Memory_Map::__anona531b8cc0103
FLASH_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        FLASH_BASE              = 0x400d3000,$/;"	e	enum:Memory_Map::__anon74629cb40103
FLASH_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        FLASH_BASE              = 0xe2000000,$/;"	e	enum:Memory_Map::__anona1c271de0103
FLASH_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        FLASH_BASE      = 0x20000000,   \/\/ SiFive-E XIP$/;"	e	enum:Memory_Map::__anona1c77a600103
FLASH_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        FLASH_BASE      = 0x20000000,   \/\/ Virt \/ SiFive-U Flash$/;"	e	enum:Memory_Map::__anond92500800103
FLAT_MEMORY_DEV	include/architecture/armv7/armv7_mmu.h	/^            FLAT_MEMORY_DEV = (nS | S | AP1 | AP0 |       C |     ID),$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
FLAT_MEMORY_MEM	include/architecture/armv7/armv7_mmu.h	/^            FLAT_MEMORY_MEM = (nS | S | AP1 | AP0 |       C | B | ID),$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
FLAT_MEMORY_PER	include/architecture/armv7/armv7_mmu.h	/^            FLAT_MEMORY_PER = (nS | S | AP1 | AP0 |  XN |     B | ID)$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
FLAT_MEM_BLOCK	include/architecture/armv8/armv8_mmu.h	/^            FLAT_MEM_BLOCK      = (BLOCK_DESCRIPTOR | INNER_SHAREABLE | SEL_MAIR_ATTR0 | ACCESS)/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
FLAT_MEM_PT	include/architecture/armv8/armv8_mmu.h	/^            FLAT_MEM_PT         = (PAGE_DESCRIPTOR  | INNER_SHAREABLE | SEL_MAIR_ATTR0 | ACCESS)/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
FLAT_PAGE_TABLE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        FLAT_PAGE_TABLE = (RAM_TOP - 16 * 1024) & ~(0x3fff), \/\/ used only with No_MMU in LIBRA/;"	e	enum:Memory_Map::__anon2fdd5a640103
FLAT_PAGE_TABLE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        FLAT_PAGE_TABLE 	= (RAM_TOP - 16 * 1024) & ~(0x3fff),  \/\/ used only with No_MMU in LIB/;"	e	enum:Memory_Map::__anonea063a4a0103
FLAT_PAGE_TABLE	include/machine/cortex/zynq/zynq_memory_map.h	/^        FLAT_PAGE_TABLE         = (RAM_TOP - 16 * 1024) & ~(0x3fff),  \/\/ used only with No_MMU/;"	e	enum:Memory_Map::__anona1c271de0103
FLAT_PAGE_TABLE	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long FLAT_PAGE_TABLE  = Memory_Map::FLAT_PAGE_TABLE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FLAT_PAGE_TABLE	src/setup/setup_realview_pbx.cc	/^    static const unsigned long FLAT_PAGE_TABLE  = Memory_Map::FLAT_PAGE_TABLE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FLAT_PAGE_TABLE	src/setup/setup_zynq.cc	/^    static const unsigned long FLAT_PAGE_TABLE  = Memory_Map::FLAT_PAGE_TABLE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FLOATING	include/machine/gpio.h	/^        FLOATING$/;"	e	enum:GPIO_Common::Pull
FLOATING_POINT_INSTRUCTIONS	include/architecture/armv7/armv7_pmu.h	/^        FLOATING_POINT_INSTRUCTIONS             = 0x73,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
FLUSH_DPRAM	app/hello/hello_traits.h	/^    FLUSH_DPRAM = 0x40000, \/**< Flush a packet from Rx SRAM *\/$/;"	e	enum:GEM::__anon4cccbbd80503
FLUSH_DPRAM	include/machine/riscv/riscv_nic.h	/^    FLUSH_DPRAM = 0x40000, \/**< Flush a packet from Rx SRAM *\/$/;"	e	enum:GEM::__anon5ce19f280503
FMT	include/machine/riscv/riscv_spi.h	/^        FMT     = 0x40, \/\/ Frame format$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
FORCE	app/makefile	/^FORCE:$/;"	t
FORCE	etc/makefile	/^FORCE:$/;"	t
FORCE	img/makefile	/^FORCE:$/;"	t
FORCE	makefile	/^FORCE:$/;"	t
FORCE	src/architecture/makefile	/^FORCE:$/;"	t
FORCE	src/init/makefile	/^FORCE:$/;"	t
FORCE	src/machine/cortex/makefile	/^FORCE:$/;"	t
FORCE	src/machine/makefile	/^FORCE:$/;"	t
FORCE	src/machine/riscv/makefile	/^FORCE:$/;"	t
FORCE	src/makefile	/^FORCE:$/;"	t
FORCE	src/system/makefile	/^FORCE:$/;"	t
FORCE	tools/makefile	/^FORCE:$/;"	t
FORCEDATATOG	include/machine/cortex/emote3/emote3_usb.h	/^        FORCEDATATOG = 1 << 3, \/\/ Software sets this bit to force the IN endpoint's data toggl/;"	e	enum:USB_Engine::__anon9b88aa680703
FOREVER	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
FORMAT_MOTO0	include/machine/cortex/engine/pl022.h	/^        FORMAT_MOTO0    = 0x00, \/\/ Moto fmt, polarity 0, phase 0$/;"	e	enum:PL022::__anone33d9a0b0303
FORMAT_MOTO1	include/machine/cortex/engine/pl022.h	/^        FORMAT_MOTO1    = 0x02, \/\/ Moto fmt, polarity 0, phase 1$/;"	e	enum:PL022::__anone33d9a0b0303
FORMAT_MOTO2	include/machine/cortex/engine/pl022.h	/^        FORMAT_MOTO2    = 0x01, \/\/ Moto fmt, polarity 1, phase 0$/;"	e	enum:PL022::__anone33d9a0b0303
FORMAT_MOTO3	include/machine/cortex/engine/pl022.h	/^        FORMAT_MOTO3    = 0x03, \/\/ Moto fmt, polarity 1, phase 1$/;"	e	enum:PL022::__anone33d9a0b0303
FORMAT_NMW	include/machine/cortex/engine/pl022.h	/^        FORMAT_NMW      = 0x20, \/\/ National microwave frame format$/;"	e	enum:PL022::__anone33d9a0b0303
FORMAT_TI	include/machine/cortex/engine/pl022.h	/^        FORMAT_TI       = 0x10, \/\/ TI synchronous serial frame format$/;"	e	enum:PL022::__anone33d9a0b0303
FPGA	include/machine/pc/pc_fpga.h	/^    FPGA() {}$/;"	f	class:FPGA
FPGA	include/machine/pc/pc_fpga.h	/^class FPGA: private FPGA_Common, private XAP1052$/;"	c
FPGA0_CLK_CTRL	include/machine/cortex/zynq/zynq_machine.h	/^        FPGA0_CLK_CTRL              = 0x170,    \/\/ PL Clock 0 Output control$/;"	e	enum:Zynq::__anonae32835d0703
FPGA_Common	include/machine/fpga.h	/^    FPGA_Common() {}$/;"	f	class:FPGA_Common
FPGA_Common	include/machine/fpga.h	/^class FPGA_Common$/;"	c
FPGA_RST_CTRL	include/machine/cortex/zynq/zynq_machine.h	/^        FPGA_RST_CTRL               = 0x240     \/\/ FPGA Software Reset Control$/;"	e	enum:Zynq::__anonae32835d0703
FPU_ID	include/system/types.h	/^    FPU_ID,$/;"	e	enum:__anond508eab70103
FPU_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    FPU_INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
FP_ASSIST_ANY	include/architecture/ia32/ia32_pmu.h	/^        FP_ASSIST_ANY 		                        = 0xca | (0x1e << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_ASSIST_SIMD_INPUT	include/architecture/ia32/ia32_pmu.h	/^        FP_ASSIST_SIMD_INPUT 		                = 0xca | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_ASSIST_SIMD_OUTPUT	include/architecture/ia32/ia32_pmu.h	/^        FP_ASSIST_SIMD_OUTPUT 		                = 0xca | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_ASSIST_X87_INPUT	include/architecture/ia32/ia32_pmu.h	/^        FP_ASSIST_X87_INPUT 		                = 0xca | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_ASSIST_X87_OUTPUT	include/architecture/ia32/ia32_pmu.h	/^        FP_ASSIST_X87_OUTPUT 		                = 0xca | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE	include/architecture/ia32/ia32_pmu.h	/^        FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE            = 0x10 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE	include/architecture/ia32/ia32_pmu.h	/^        FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE            = 0x10 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_COMP_OPS_EXE_SSE_PACKED_SINGLE	include/architecture/ia32/ia32_pmu.h	/^        FP_COMP_OPS_EXE_SSE_PACKED_SINGLE               = 0x10 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE	include/architecture/ia32/ia32_pmu.h	/^        FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE               = 0x10 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FP_COMP_OPS_EXE_X87	include/architecture/ia32/ia32_pmu.h	/^        FP_COMP_OPS_EXE_X87                             = 0x10 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
FR	include/machine/cortex/engine/pl011.h	/^        FR              = 0x018,        \/\/ Flag                         ro      0x00000090$/;"	e	enum:PL011::__anone33d09690103
FR	include/machine/pc/pc_e100.h	/^        FR                   = 0x40, \/* RU has finished receiving a frame or the header portion/;"	e	enum:i8255x::__anon798b6efc0303
FRAM	include/machine/pc/pc_pcnet32.h	/^            FRAM = 0x2000$/;"	e	enum:Am79C970A::Rx_Desc::__anon99cdeac50e03
FRAME_FILTER_EN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FRAME_FILTER_EN   = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e880b03
FRAME_SIZE	include/machine/pc/pc_e100.h	/^    #define FRAME_SIZE /;"	d
FREE_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        FREE_BASE       = VECTOR_TABLE + (armv7 ? 4 : 16) * 1024,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
FREE_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        FREE_BASE       = RAM_BASE,$/;"	e	enum:Memory_Map::__anona1c77a600103
FREE_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        FREE_BASE       = RAM_BASE,$/;"	e	enum:Memory_Map::__anond92500800103
FREE_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        FREE_BASE       = RAM_BASE,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
FREE_BASE	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long FREE_BASE        = Memory_Map::FREE_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_BASE	src/setup/setup_sifive_e.cc	/^    static const unsigned long FREE_BASE        = Memory_Map::FREE_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_BASE	src/setup/setup_sifive_u.cc	/^    static const unsigned long FREE_BASE        = Memory_Map::FREE_BASE; \/\/ only used in LIBRA/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_BASE	src/setup/setup_visionfive2.cc	/^    static const unsigned long FREE_BASE        = Memory_Map::FREE_BASE; \/\/ only used in LIBRA/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_CLOCK	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        FREE_CLOCK  = 0x3e << 16$/;"	e	enum:ARM_Timer::__anonbbe195780203
FREE_CNTR	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        FREE_CNTR   = 1    << 9,$/;"	e	enum:ARM_Timer::__anonbbe195780203
FREE_TOP	include/machine/cortex/emote3/emote3_memory_map.h	/^        FREE_TOP                = BOOT_STACK,$/;"	e	enum:Memory_Map::__anon74629cb40103
FREE_TOP	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        FREE_TOP                = BOOT_STACK,$/;"	e	enum:Memory_Map::__anona531b8cc0103
FREE_TOP	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        FREE_TOP        = BOOT_STACK,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
FREE_TOP	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        FREE_TOP                = BOOT_STACK,$/;"	e	enum:Memory_Map::__anonea063a4a0103
FREE_TOP	include/machine/cortex/zynq/zynq_memory_map.h	/^        FREE_TOP                = BOOT_STACK,$/;"	e	enum:Memory_Map::__anona1c271de0103
FREE_TOP	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^    	FREE_TOP        = NOT_USED, \/\/ PC always use a real MMU$/;"	e	enum:Memory_Map::__anona81ccb260103
FREE_TOP	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        FREE_TOP        = BOOT_STACK,$/;"	e	enum:Memory_Map::__anona1c77a600103
FREE_TOP	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        FREE_TOP        = BOOT_STACK,$/;"	e	enum:Memory_Map::__anond92500800103
FREE_TOP	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        FREE_TOP        = BOOT_STACK,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
FREE_TOP	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long FREE_TOP         = Memory_Map::FREE_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_TOP	src/setup/setup_sifive_e.cc	/^    static const unsigned long FREE_TOP         = Memory_Map::FREE_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_TOP	src/setup/setup_sifive_u.cc	/^    static const unsigned long FREE_TOP         = Memory_Map::FREE_TOP;  \/\/ only used in LIBRA/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FREE_TOP	src/setup/setup_visionfive2.cc	/^    static const unsigned long FREE_TOP         = Memory_Map::FREE_TOP;  \/\/ only used in LIBRA/;"	m	class:Setup	typeref:typename:const unsigned long	file:
FRELAY	include/utility/pcap.h	/^        FRELAY                     = 107,$/;"	e	enum:PCAP::Link_Type
FRELAY_WITH_DIR	include/utility/pcap.h	/^        FRELAY_WITH_DIR            = 206,$/;"	e	enum:PCAP::Link_Type
FREQCTRL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FREQCTRL      = 0x03c,   \/\/ RF carrier frequency (f = 11 + 5 (k  11), with k [11, 2/;"	e	enum:CC2538RF::__anon1a159e880303
FREQUENCY	include/architecture/armv7/armv7_tsc.h	/^    static const unsigned int FREQUENCY = CLOCK;$/;"	m	class:TSC	typeref:typename:const unsigned int
FREQUENCY	include/architecture/armv8/armv8_tsc.h	/^    static const unsigned int FREQUENCY = CLOCK;$/;"	m	class:TSC	typeref:typename:const unsigned int
FREQUENCY	include/architecture/rv32/rv32_tsc.h	/^    static const unsigned int FREQUENCY = CLOCK;$/;"	m	class:TSC	typeref:typename:const unsigned int
FREQUENCY	include/architecture/rv64/rv64_tsc.h	/^    static const unsigned int FREQUENCY = CLOCK;$/;"	m	class:TSC	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/cortex_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:Timer	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/emote3/emote3_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:System_Timer_Engine	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/emote3/emote3_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:System_Timer_Engine	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const int FREQUENCY = 100; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:ARM_Timer_Engine	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:System_Timer_Engine	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:System_Timer_Engine	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/cortex/zynq/zynq_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:System_Timer_Engine	typeref:typename:const unsigned int
FREQUENCY	include/machine/cortex/zynq/zynq_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/pc/pc_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:Timer	typeref:typename:const unsigned int
FREQUENCY	include/machine/riscv/riscv_timer.h	/^    static const unsigned int FREQUENCY = Traits<Timer>::FREQUENCY;$/;"	m	class:Timer	typeref:typename:const unsigned int
FREQUENCY	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FREQUENCY	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const int FREQUENCY = 1000; \/\/ Hz$/;"	m	struct:Traits	typeref:typename:const int
FRF	include/machine/cortex/engine/pl022.h	/^        FRF             = 1 << 4,  \/\/ frame format selection         RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0203
FRMCTRL0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FRMCTRL0      = 0x024,$/;"	e	enum:CC2538RF::__anon1a159e880303
FRMCTRL1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FRMCTRL1      = 0x028,$/;"	e	enum:CC2538RF::__anon1a159e880303
FRMFILT0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FRMFILT0      = 0x000,$/;"	e	enum:CC2538RF::__anon1a159e880303
FRMFILT1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FRMFILT1      = 0x004,$/;"	e	enum:CC2538RF::__anon1a159e880303
FRMH	include/machine/cortex/emote3/emote3_usb.h	/^        FRMH      = 0x34, \/\/   RO   32     0x0000 0000    0x4008 9034$/;"	e	enum:USB_Engine::__anon9b88aa680103
FRML	include/machine/cortex/emote3/emote3_usb.h	/^        FRML      = 0x30, \/\/   RO   32     0x0000 0000    0x4008 9030$/;"	e	enum:USB_Engine::__anon9b88aa680103
FS	include/architecture/rv32/rv32_cpu.h	/^        FS              = 3 << 13,      \/\/ FPU Status$/;"	e	enum:CPU::__anon6a1e4c700103
FS	include/architecture/rv64/rv64_cpu.h	/^        FS              = 3 << 13,      \/\/ FPU Status$/;"	e	enum:CPU::__anon18dc1bda0103
FSCAL1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FSCAL1        = 0x0b8,$/;"	e	enum:CC2538RF::__anon1a159e880303
FSMCTRL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FSMCTRL       = 0x054,$/;"	e	enum:CC2538RF::__anon1a159e880303
FSMSTAT1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        FSMSTAT1      = 0x04c,   \/\/ Radio status register                                     /;"	e	enum:CC2538RF::__anon1a159e880303
FSR	include/architecture/armv7/armv7_cpu.h	/^    typedef void (FSR)();$/;"	t	class:ARMv7	typeref:typename:void ()()
FSR	include/architecture/ia32/ia32_cpu.h	/^    typedef void (FSR)(Reg32 error, Reg32 eip, Reg32 cs, Reg32 eflags);$/;"	t	class:CPU	typeref:typename:void ()(Reg32 error,Reg32 eip,Reg32 cs,Reg32 eflags)
FSR	include/architecture/rv32/rv32_cpu.h	/^    typedef void (FSR)();$/;"	t	class:CPU	typeref:typename:void ()()
FSR	include/architecture/rv64/rv64_cpu.h	/^    typedef void (FSR)();$/;"	t	class:CPU	typeref:typename:void ()()
FS_CLEAN	include/architecture/rv32/rv32_cpu.h	/^        FS_CLEAN        = 2 << 13,      \/\/ FPU registers clean$/;"	e	enum:CPU::__anon6a1e4c700103
FS_CLEAN	include/architecture/rv64/rv64_cpu.h	/^        FS_CLEAN        = 2 << 13,      \/\/ FPU registers clean$/;"	e	enum:CPU::__anon18dc1bda0103
FS_DIRTY	include/architecture/rv32/rv32_cpu.h	/^        FS_DIRTY        = 3 << 13,      \/\/ FPU registers dirty (and must be saved on context s/;"	e	enum:CPU::__anon6a1e4c700103
FS_DIRTY	include/architecture/rv64/rv64_cpu.h	/^        FS_DIRTY        = 3 << 13,      \/\/ FPU registers dirty (and must be saved on context s/;"	e	enum:CPU::__anon18dc1bda0103
FS_INIT	include/architecture/rv32/rv32_cpu.h	/^        FS_INIT         = 1 << 13,      \/\/ FPU on$/;"	e	enum:CPU::__anon6a1e4c700103
FS_INIT	include/architecture/rv64/rv64_cpu.h	/^        FS_INIT         = 1 << 13,      \/\/ FPU on$/;"	e	enum:CPU::__anon18dc1bda0103
FS_OFF	include/architecture/rv32/rv32_cpu.h	/^        FS_OFF          = 0 << 13,      \/\/ FPU off$/;"	e	enum:CPU::__anon6a1e4c700103
FS_OFF	include/architecture/rv64/rv64_cpu.h	/^        FS_OFF          = 0 << 13,      \/\/ FPU off$/;"	e	enum:CPU::__anon18dc1bda0103
FULL	include/machine/riscv/riscv_spi.h	/^        FULL    =    1 << 31,   \/\/ TXDATA, TX FIFO full$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
FULL	include/machine/riscv/riscv_uart.h	/^        FULL    =    1 << 31,   \/\/ TXDATA, TX FIFO full$/;"	e	enum:SiFive_UART::__anon08e238ea0203
FULL	include/system/types.h	/^    FULL,$/;"	e	enum:Power_Mode
FUN_ALTERNATE	include/machine/cortex/engine/pl061.h	/^        FUN_ALTERNATE$/;"	e	enum:PL061::Function
FUN_GPIO	include/machine/cortex/engine/pl061.h	/^        FUN_GPIO,$/;"	e	enum:PL061::Function
FW	include/architecture/armv7/armv7_cpu.h	/^        FW              = 1 << 0, \/\/ Cache and TLB maintenance brodcast enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00803
FifoDiagnostic	include/machine/pc/pc_c905.h	/^        Reg16 FifoDiagnostic;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
Find	include/system/meta.h	/^    struct Find$/;"	s	class:LIST
Find	include/system/meta.h	/^    struct Find<Type, Start, Current, true>$/;"	s	class:LIST
Flags	include/architecture/ia32/ia32_cpu.h	/^    typedef Reg32 Flags;$/;"	t	class:CPU	typeref:typename:Reg32
Flags	include/architecture/mmu.h	/^        Flags() {}$/;"	f	class:MMU_Common::Flags
Flags	include/architecture/mmu.h	/^        Flags(const Flags & f) : _flags(f._flags) {}$/;"	f	class:MMU_Common::Flags
Flags	include/architecture/mmu.h	/^        Flags(unsigned long f) : _flags(f) {}$/;"	f	class:MMU_Common::Flags
Flags	include/architecture/mmu.h	/^    class Flags$/;"	c	class:MMU_Common
Flags	include/architecture/pmu.h	/^    enum Flags {$/;"	g	class:PMU_Common
Flags	include/memory.h	/^    typedef MMU::Flags Flags;$/;"	t	class:Segment	typeref:typename:MMU::Flags
Flags	src/setup/setup_legacy_pc.cc	/^    typedef MMU::Page_Flags Flags;$/;"	t	class:Setup	typeref:typename:MMU::Page_Flags	file:
Forward	include/utility/hash.h	/^        Forward(Simple_Hash * hash, const Begin & b): _hash(hash), _counter(0) {}$/;"	f	class:Simple_Hash::Forward
Forward	include/utility/hash.h	/^        Forward(Simple_Hash * hash, const End & e): _hash(hash), _counter(END) {}$/;"	f	class:Simple_Hash::Forward
Forward	include/utility/hash.h	/^    class Forward: public List_Iterators::Forward<Element>$/;"	c	class:Simple_Hash
Forward	include/utility/list.h	/^        Forward(): _current(0) {}$/;"	f	class:List_Iterators::Forward
Forward	include/utility/list.h	/^        Forward(Element * e): _current(e) {}$/;"	f	class:List_Iterators::Forward
Forward	include/utility/list.h	/^    class Forward$/;"	c	namespace:List_Iterators
Frame	include/architecture/mmu.h	/^    typedef Page Frame;$/;"	t	class:MMU_Common	typeref:typename:Page
Frame	include/network/ethernet.h	/^        Frame() {}$/;"	f	class:Ethernet::Frame
Frame	include/network/ethernet.h	/^        Frame(const Address & src, const Address & dst, const Protocol & prot): Header(src, dst,/;"	f	class:Ethernet::Frame
Frame	include/network/ethernet.h	/^        Frame(const Address & src, const Address & dst, const Protocol & prot, const void * data/;"	f	class:Ethernet::Frame
Frame	include/network/ethernet.h	/^    class Frame: public Header$/;"	c	class:Ethernet
Frame	include/utility/buffer.h	/^    using Frame = Data;$/;"	t	class:Buffer	typeref:typename:Data
FrameStartHeader	include/machine/pc/pc_c905.h	/^        Reg32 FrameStartHeader;$/;"	m	struct:C905::DPD	typeref:typename:Reg32
Frame_Buffer	include/machine/pc/pc_display.h	/^    typedef Cell * Frame_Buffer;$/;"	t	class:VGA	typeref:typename:Cell *
FramesDeferred	include/machine/pc/pc_c905.h	/^        Reg8  FramesDeferred;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
FramesRcvdOk	include/machine/pc/pc_c905.h	/^        Reg8  FramesRcvdOk;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
FramesXmittedOk	include/machine/pc/pc_c905.h	/^        Reg8  FramesXmittedOk;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
FreeTimer	include/machine/pc/pc_c905.h	/^    Reg16 FreeTimer;$/;"	m	class:C905	typeref:typename:Reg16
Full_Config	include/machine/usb.h	/^    struct Full_Config$/;"	s	class:USB_2_0
Function	include/machine/cortex/engine/pl061.h	/^    enum Function {$/;"	g	class:PL061
Function	include/utility/handler.h	/^    typedef void (Function)();$/;"	t	class:Handler	typeref:typename:void ()()
Function_Handler	include/utility/handler.h	/^    Function_Handler(Function * h): _handler(h) {}$/;"	f	class:Function_Handler
Function_Handler	include/utility/handler.h	/^class Function_Handler: public Handler$/;"	c
Functional_Descriptor	include/machine/usb.h	/^        class Functional_Descriptor$/;"	c	class:USB_2_0::CDC
Functor	include/utility/handler.h	/^    typedef void (Functor)(T *);$/;"	t	class:Functor_Handler	typeref:typename:void ()(T *)
Functor_Handler	include/utility/handler.h	/^    Functor_Handler(Functor * h, T * p): _handler(h), _ptr(p) {}$/;"	f	class:Functor_Handler
Functor_Handler	include/utility/handler.h	/^class Functor_Handler: public Handler$/;"	c
GDT	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        GDT             = SYS + 0x00001000,$/;"	e	enum:Memory_Map::__anona81ccb260103
GDT	src/setup/setup_legacy_pc.cc	/^    static const unsigned long GDT              = Memory_Map::GDT;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
GDT_APP_CODE	include/architecture/ia32/ia32_cpu.h	/^        GDT_APP_CODE  = 3,$/;"	e	enum:CPU::GDT_Layout
GDT_APP_DATA	include/architecture/ia32/ia32_cpu.h	/^        GDT_APP_DATA  = 4,$/;"	e	enum:CPU::GDT_Layout
GDT_Entry	include/architecture/ia32/ia32_cpu.h	/^        GDT_Entry() {}$/;"	f	class:CPU::GDT_Entry
GDT_Entry	include/architecture/ia32/ia32_cpu.h	/^        GDT_Entry(Reg32 b, Reg32 l, Reg8 f)$/;"	f	class:CPU::GDT_Entry
GDT_Entry	include/architecture/ia32/ia32_cpu.h	/^    class GDT_Entry {$/;"	c	class:CPU
GDT_Entry	src/setup/setup_legacy_pc.cc	/^    typedef CPU::GDT_Entry GDT_Entry;$/;"	t	class:Setup	typeref:typename:CPU::GDT_Entry	file:
GDT_FLT_CODE	include/architecture/ia32/ia32_cpu.h	/^        GDT_FLT_CODE  = 1,$/;"	e	enum:CPU::GDT_Layout
GDT_FLT_DATA	include/architecture/ia32/ia32_cpu.h	/^        GDT_FLT_DATA  = 2,$/;"	e	enum:CPU::GDT_Layout
GDT_Layout	include/architecture/ia32/ia32_cpu.h	/^    enum GDT_Layout { \/\/ GCC BUG (anonymous enum in templates)$/;"	g	class:CPU
GDT_NULL	include/architecture/ia32/ia32_cpu.h	/^        GDT_NULL      = 0,$/;"	e	enum:CPU::GDT_Layout
GDT_SYS_CODE	include/architecture/ia32/ia32_cpu.h	/^        GDT_SYS_CODE  = GDT_FLT_CODE,$/;"	e	enum:CPU::GDT_Layout
GDT_SYS_DATA	include/architecture/ia32/ia32_cpu.h	/^        GDT_SYS_DATA  = GDT_FLT_DATA,$/;"	e	enum:CPU::GDT_Layout
GDT_TSS0	include/architecture/ia32/ia32_cpu.h	/^        GDT_TSS0      = 5$/;"	e	enum:CPU::GDT_Layout
GEM	app/hello/hello_traits.h	/^class GEM {$/;"	c
GEM	include/machine/cortex/engine/cortex_a9/gem.h	/^class GEM$/;"	c
GEM	include/machine/riscv/riscv_nic.h	/^class GEM {$/;"	c
GET_ATM_DEVICE_STATISTICS	include/machine/usb.h	/^            GET_ATM_DEVICE_STATISTICS                    = 0x51,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_ATM_VC_STATISTICS	include/machine/usb.h	/^            GET_ATM_VC_STATISTICS                        = 0x53,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_COMM_FEATURE	include/machine/usb.h	/^            GET_COMM_FEATURE                             = 0x03,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_CONFIGURATION	include/machine/usb.h	/^        GET_CONFIGURATION = 8,$/;"	e	enum:USB_2_0::BREQUEST
GET_CRC_MODE	include/machine/usb.h	/^            GET_CRC_MODE                                 = 0x89,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_DESCRIPTOR	include/machine/usb.h	/^        GET_DESCRIPTOR    = 6,$/;"	e	enum:USB_2_0::BREQUEST
GET_ENCAPSULATED_RESPONSE	include/machine/usb.h	/^            GET_ENCAPSULATED_RESPONSE                    = 0x01,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_ETHERNET_POWER_MANAGEMENT_PATTERN_FILTER	include/machine/usb.h	/^            GET_ETHERNET_POWER_MANAGEMENT_PATTERN_FILTER = 0x42,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_ETHERNET_STATISTIC	include/machine/usb.h	/^            GET_ETHERNET_STATISTIC                       = 0x44,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_FIRMWARE_VERSION	include/machine/engine/cm1101.h	/^        GET_FIRMWARE_VERSION    = 0x1e,$/;"	e	enum:CM1101::__anon9c3f22aa0103
GET_INTERFACE	include/machine/usb.h	/^        GET_INTERFACE     = 10,$/;"	e	enum:USB_2_0::BREQUEST
GET_LINE_CODING	include/machine/usb.h	/^            GET_LINE_CODING                              = 0x21,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_LINE_PARMS	include/machine/usb.h	/^            GET_LINE_PARMS                               = 0x35,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_MAX_DATAGRAM_SIZE	include/machine/usb.h	/^            GET_MAX_DATAGRAM_SIZE                        = 0x87,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_NET_ADDRESS	include/machine/usb.h	/^            GET_NET_ADDRESS                              = 0x81,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_NTB_FORMAT	include/machine/usb.h	/^            GET_NTB_FORMAT                               = 0x83,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_NTB_INPUT_SIZE	include/machine/usb.h	/^            GET_NTB_INPUT_SIZE                           = 0x85,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_NTB_PARAMETERS	include/machine/usb.h	/^            GET_NTB_PARAMETERS                           = 0x80,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_OPERATION_PARMS	include/machine/usb.h	/^            GET_OPERATION_PARMS                          = 0x33,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_PROFILE	include/machine/usb.h	/^            GET_PROFILE                                  = 0x3A,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_RINGER_PARMS	include/machine/usb.h	/^            GET_RINGER_PARMS                             = 0x31,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GET_SERIAL_NUMBER	include/machine/engine/cm1101.h	/^        GET_SERIAL_NUMBER       = 0x1f$/;"	e	enum:CM1101::__anon9c3f22aa0103
GET_STATUS	include/machine/usb.h	/^        GET_STATUS        = 0,$/;"	e	enum:USB_2_0::BREQUEST
GET_UNIT_PARAMETER	include/machine/usb.h	/^            GET_UNIT_PARAMETER                           = 0x38,$/;"	e	enum:USB_2_0::CDC::BREQUEST
GIC	include/machine/cortex/engine/cortex_a9/gic.h	/^class GIC: public IC_Common$/;"	c
GICCPU	include/machine/cortex/engine/cortex_a9/gic.h	/^        GICCPU                      = 0x0100,$/;"	e	enum:GIC::__anonebe3eccb0203
GICDIST	include/machine/cortex/engine/cortex_a9/gic.h	/^        GICDIST                     = 0x1000$/;"	e	enum:GIC::__anonebe3eccb0203
GIC_CPU	include/machine/cortex/engine/cortex_a9/gic.h	/^class GIC_CPU: public GIC$/;"	c
GIC_CPU_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        GIC_CPU_BASE            = 0x1f000100,$/;"	e	enum:Memory_Map::__anonea063a4a0103
GIC_CPU_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        GIC_CPU_BASE                = 0xF8F00100,$/;"	e	enum:Zynq::__anonae32835d0103
GIC_CPU_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        GIC_CPU_BASE            = 0xf8f00100,$/;"	e	enum:Memory_Map::__anona1c271de0103
GIC_DIST_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        GIC_DIST_BASE           = 0x1f001000,$/;"	e	enum:Memory_Map::__anonea063a4a0103
GIC_DIST_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        GIC_DIST_BASE               = 0xF8F01000$/;"	e	enum:Zynq::__anonae32835d0103
GIC_DIST_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        GIC_DIST_BASE           = 0xf8f01000,$/;"	e	enum:Memory_Map::__anona1c271de0103
GIC_Distributor	include/machine/cortex/engine/cortex_a9/gic.h	/^class GIC_Distributor: public GIC$/;"	c
GLB	include/architecture/ia32/ia32_mmu.h	/^            GLB  = 1 <<  8, \/\/ Global Page (0=local, 1=global)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
GLOBAL_CTRL	include/architecture/ia32/ia32_pmu.h	/^        GLOBAL_CTRL   = 0x038f,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
GLOBAL_OVF	include/architecture/ia32/ia32_pmu.h	/^        GLOBAL_OVF    = 0x0390,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
GLOBAL_STATUS	include/architecture/ia32/ia32_pmu.h	/^        GLOBAL_STATUS = 0x038e,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
GLOBAL_TIMER_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        GLOBAL_TIMER_BASE       = 0x1f000200,$/;"	e	enum:Memory_Map::__anonea063a4a0103
GLOBAL_TIMER_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        GLOBAL_TIMER_BASE           = 0xF8F00200,$/;"	e	enum:Zynq::__anonae32835d0103
GLOBAL_TIMER_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        GLOBAL_TIMER_BASE       = 0xf8f00200,$/;"	e	enum:Memory_Map::__anona1c271de0103
GMAC0_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        GMAC0_BASE      = 0x16030000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
GMAC1_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        GMAC1_BASE      = 0x16040000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
GND	include/machine/cortex/emote3/emote3_adc.h	/^        GND               = 12,$/;"	e	enum:CC2538_ADC::Channel
GPCLR0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPCLR0          = 0x00028,      \/\/ GPIO Pin Output Clear 0              wo            /;"	e	enum:BCM_UART::__anon89c15c740103
GPCLR1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPCLR1          = 0x0002c,      \/\/ GPIO Pin Output Clear 1              wo            /;"	e	enum:BCM_UART::__anon89c15c740103
GPEDS0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPEDS0          = 0x00040,      \/\/ GPIO Pin Event Detect State 0        r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPEDS1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPEDS1          = 0x00044,      \/\/ GPIO Pin Event Detect State 1        r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPFSEL0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPFSEL0         = 0x00000,      \/\/ GPIO Function Select 0               r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPFSEL1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPFSEL1         = 0x00004,      \/\/ GPIO Function Select 1               r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPFSEL2	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPFSEL2         = 0x00008,      \/\/ GPIO Function Select 2               r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPFSEL3	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPFSEL3         = 0x0000c,      \/\/ GPIO Function Select 3               r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPFSEL4	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPFSEL4         = 0x00010,      \/\/ GPIO Function Select 4               r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPFSEL5	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPFSEL5         = 0x00014,      \/\/ GPIO Function Select 5               r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPF_F	include/utility/pcap.h	/^        GPF_F                      = 171,$/;"	e	enum:PCAP::Link_Type
GPF_T	include/utility/pcap.h	/^        GPF_T                      = 170,$/;"	e	enum:PCAP::Link_Type
GPIO	include/machine/cortex/cortex_gpio.h	/^    GPIO(Port port, Pin pin, Direction dir, Pull pull = UP, Edge int_edge = NONE)$/;"	f	class:GPIO
GPIO	include/machine/cortex/cortex_gpio.h	/^class GPIO: public GPIO_Engine, public Observed$/;"	c
GPIOA_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        GPIOA_BASE              = 0x400d9000, \/\/ PL061 GPIO Port A$/;"	e	enum:Memory_Map::__anon74629cb40103
GPIOA_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        GPIOA_BASE              = 0x40004000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anona531b8cc0103
GPIOA_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        GPIOA_BASE              = 0x10013000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anonea063a4a0103
GPIOB_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        GPIOB_BASE              = 0x400da000, \/\/ PL061 GPIO Port B$/;"	e	enum:Memory_Map::__anon74629cb40103
GPIOB_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        GPIOB_BASE              = 0x40005000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anona531b8cc0103
GPIOB_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        GPIOB_BASE              = 0x10014000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anonea063a4a0103
GPIOC_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        GPIOC_BASE              = 0x400db000, \/\/ PL061 GPIO Port C$/;"	e	enum:Memory_Map::__anon74629cb40103
GPIOC_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        GPIOC_BASE              = 0x40006000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anona531b8cc0103
GPIOC_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        GPIOC_BASE              = 0x10015000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anonea063a4a0103
GPIOD_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        GPIOD_BASE              = 0x400dc000, \/\/ PL061 GPIO Port D$/;"	e	enum:Memory_Map::__anon74629cb40103
GPIOD_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        GPIOD_BASE              = 0x40007000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anona531b8cc0103
GPIOE_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        GPIOE_BASE              = 0x40024000, \/\/ PrimeCell PL061 GPIO$/;"	e	enum:Memory_Map::__anona531b8cc0103
GPIO_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        GPIO_BASE       = 0x3f200000,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
GPIO_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        GPIO_BASE       = 0x10012000,   \/\/ SiFive-E GPIO$/;"	e	enum:Memory_Map::__anona1c77a600103
GPIO_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        GPIO_BASE       = 0x10060000,   \/\/ SiFive-U GPIO$/;"	e	enum:Memory_Map::__anond92500800103
GPIO_Common	include/machine/gpio.h	/^    GPIO_Common() {}$/;"	f	class:GPIO_Common
GPIO_Common	include/machine/gpio.h	/^class GPIO_Common$/;"	c
GPIO_Engine	include/machine/cortex/emote3/emote3_gpio.h	/^    GPIO_Engine(Port port, Pin pin, Direction dir, Pull p, Edge int_edge)$/;"	f	class:GPIO_Engine
GPIO_Engine	include/machine/cortex/emote3/emote3_gpio.h	/^class GPIO_Engine: public GPIO_Common$/;"	c
GPIO_Engine	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    GPIO_Engine(const Port & port, const Pin & pin, const Direction & dir, const Pull & p, const/;"	f	class:GPIO_Engine
GPIO_Engine	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^class GPIO_Engine: public GPIO_Common$/;"	c
GPIO_INT0	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPIO_INT0                       = 49,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
GPIO_INT1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPIO_INT1                       = 50,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
GPIO_INT2	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPIO_INT2                       = 51,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
GPIO_INT3	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPIO_INT3                       = 52,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
GPIO_PIN_14	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPIO_PIN_14     = 7 << 12,      \/\/ Maps TXD to GPIO_PIN_14                  r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740303
GPIO_PIN_15	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPIO_PIN_15     = 7 << 15,      \/\/ Maps TXD to GPIO_PIN_15                  r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740303
GPIO_PORTS	include/machine/cortex/zynq/zynq_machine.h	/^    static const unsigned int GPIO_PORTS = 5;$/;"	m	class:Zynq	typeref:typename:const unsigned int
GPLEV0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPLEV0          = 0x00034,      \/\/ GPIO Pin Level 0                     ro            /;"	e	enum:BCM_UART::__anon89c15c740103
GPLEV1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPLEV1          = 0x00038,      \/\/ GPIO Pin Level 1                     ro            /;"	e	enum:BCM_UART::__anon89c15c740103
GPPUD	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPPUD           = 0x00094,      \/\/ GPIO Pin Pull-up\/down Enable         r\/w         /;"	e	enum:BCM_UART::__anon89c15c740103
GPPUDCLK0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPPUDCLK0       = 0x00098,      \/\/ GPIO Pin Pull-up\/down Enable Clock 0 r\/w         /;"	e	enum:BCM_UART::__anon89c15c740103
GPPUDCLK1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPPUDCLK1       = 0x0009c,      \/\/ GPIO Pin Pull-up\/down Enable Clock 1 r\/w         /;"	e	enum:BCM_UART::__anon89c15c740103
GPREN0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPREN0          = 0x0004c,      \/\/ GPIO Pin Rising Edge Detect Enable 0 r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPREN1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPREN1          = 0x00050,      \/\/ GPIO Pin Rising Edge Detect Enable 1 r\/w          /;"	e	enum:BCM_UART::__anon89c15c740103
GPRS_LLC	include/utility/pcap.h	/^        GPRS_LLC                   = 169,$/;"	e	enum:PCAP::Link_Type
GPSET0	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPSET0          = 0x0001c,      \/\/ GPIO Pin Output Set 0                wo            /;"	e	enum:BCM_UART::__anon89c15c740103
GPSET1	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        GPSET1          = 0x00020,      \/\/ GPIO Pin Output Set 1                wo            /;"	e	enum:BCM_UART::__anon89c15c740103
GPT0CP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT0CP1         =  0x0d,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT0CP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT0CP2         =  0x0e,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT0OCP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT0OCP1       = 0x134,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT0OCP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT0OCP2       = 0x138,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT1CP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT1CP1         =  0x0f,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT1CP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT1CP2         =  0x10,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT1OCP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT1OCP1       = 0x13c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT1OCP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT1OCP2       = 0x140,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT2CP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT2CP1         =  0x11,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT2CP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT2CP2         =  0x12,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT2OCP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT2OCP1       = 0x144,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT2OCP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT2OCP2       = 0x148,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT3CP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT3CP1         =  0x13,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT3CP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT3CP2         =  0x14$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
GPT3OCP1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT3OCP1       = 0x14c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPT3OCP2	include/machine/cortex/emote3/emote3_ioctrl.h	/^        GPT3OCP2       = 0x150          \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
GPTM	include/machine/cortex/engine/cortex_m3/gptm.h	/^class GPTM: public Timer_Common$/;"	c
GPTMCFG	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMCFG            = 0x00,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMCTL	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMCTL            = 0x0c,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMICR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMICR            = 0x24,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMIMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMIMR            = 0x18,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMMIS	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMMIS            = 0x20,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMPP	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMPP             = 0xfc0,     \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMRIS	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMRIS            = 0x1c,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAILR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAILR          = 0x28,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAMATCHR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAMATCHR       = 0x30,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAMR           = 0x04,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAPMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAPMR          = 0x40,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAPR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAPR           = 0x38,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAPS	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAPS           = 0x5c,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAPV	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAPV           = 0x64,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAR	include/architecture/armv7/armv7_tsc.h	/^        GPTMTAR = 0x48, \/\/ Counter$/;"	e	enum:TSC::__anon9e1c26120103
GPTMTAR	include/architecture/armv8/armv8_tsc.h	/^        GPTMTAR = 0x48, \/\/ Counter$/;"	e	enum:TSC::__anon3a756c540103
GPTMTAR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAR            = 0x48,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTAV	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTAV            = 0x50,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBILR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBILR          = 0x2c,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBMATCHR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBMATCHR       = 0x34,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBMR           = 0x08,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBPMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBPMR          = 0x44,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBPR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBPR           = 0x3c,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBPS	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBPS           = 0x60,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBPV	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBPV           = 0x68,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBR            = 0x4c,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPTMTBV	include/machine/cortex/engine/cortex_m3/gptm.h	/^        GPTMTBV            = 0x54,      \/\/                                                    /;"	e	enum:GPTM::__anon5534d7d60103
GPU_0_HALTED_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPU_0_HALTED_IRQ                = 68,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
GPU_1_HALTED_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPU_1_HALTED_IRQ                = 69,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
GPU_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        GPU_BASE        = 0x18000000,   \/\/ RW A         1MB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
GPU_INT_ROUTING	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        GPU_INT_ROUTING         = 0x0c,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
GRIS	include/machine/cortex/engine/pl061.h	/^        GRIS            = 0x414,        \/\/ Raw Interrupt Status                 ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
GTCLR	include/architecture/armv7/armv7_tsc.h	/^        GTCLR  = 0x08, \/\/ Control$/;"	e	enum:TSC::__anon9e1c26120203
GTCLR	include/architecture/armv8/armv8_tsc.h	/^        GTCLR  = 0x08, \/\/ Control$/;"	e	enum:TSC::__anon3a756c540203
GTCLR	include/machine/cortex/engine/cortex_a9/global_timer.h	/^        GTCLR                       = 0x08,     \/\/ Control$/;"	e	enum:A9_Global_Timer::__anond0ab71690103
GTCLR	include/machine/cortex/zynq/zynq_machine.h	/^        GTCLR                       = 0x08,     \/\/ Control$/;"	e	enum:Zynq::__anonae32835d0d03
GTCTRH	include/architecture/armv7/armv7_tsc.h	/^        GTCTRH = 0x04, \/\/ High Counter$/;"	e	enum:TSC::__anon9e1c26120203
GTCTRH	include/architecture/armv8/armv8_tsc.h	/^        GTCTRH = 0x04, \/\/ High Counter$/;"	e	enum:TSC::__anon3a756c540203
GTCTRH	include/machine/cortex/engine/cortex_a9/global_timer.h	/^        GTCTRH                      = 0x04,     \/\/ High Counter$/;"	e	enum:A9_Global_Timer::__anond0ab71690103
GTCTRH	include/machine/cortex/zynq/zynq_machine.h	/^        GTCTRH                      = 0x04,     \/\/ High Counter$/;"	e	enum:Zynq::__anonae32835d0d03
GTCTRL	include/architecture/armv7/armv7_tsc.h	/^        GTCTRL = 0x00, \/\/ Low Counter$/;"	e	enum:TSC::__anon9e1c26120203
GTCTRL	include/architecture/armv8/armv8_tsc.h	/^        GTCTRL = 0x00, \/\/ Low Counter$/;"	e	enum:TSC::__anon3a756c540203
GTCTRL	include/machine/cortex/engine/cortex_a9/global_timer.h	/^        GTCTRL                      = 0x00,     \/\/ Low Counter$/;"	e	enum:A9_Global_Timer::__anond0ab71690103
GTCTRL	include/machine/cortex/zynq/zynq_machine.h	/^        GTCTRL                      = 0x00,     \/\/ Low Counter$/;"	e	enum:Zynq::__anonae32835d0d03
GTISR	include/architecture/armv7/armv7_tsc.h	/^        GTISR  = 0x0C  \/\/ Interrupt Status$/;"	e	enum:TSC::__anon9e1c26120203
GTISR	include/architecture/armv8/armv8_tsc.h	/^        GTISR  = 0x0C  \/\/ Interrupt Status$/;"	e	enum:TSC::__anon3a756c540203
GTISR	include/machine/cortex/engine/cortex_a9/global_timer.h	/^        GTISR                       = 0x0C      \/\/ Interrupt Status$/;"	e	enum:A9_Global_Timer::__anond0ab71690103
GTISR	include/machine/cortex/zynq/zynq_machine.h	/^        GTISR                       = 0x0C      \/\/ Interrupt Status$/;"	e	enum:Zynq::__anonae32835d0d03
Get	include/system/meta.h	/^    struct Get$/;"	s	class:LIST
Get	include/system/meta.h	/^    struct Get<Index, Current, true>$/;"	s	class:LIST
Get_Descriptor	include/machine/usb.h	/^        struct Get_Descriptor$/;"	s	class:USB_2_0::Request
Get_Line_Coding	include/machine/usb.h	/^            struct Get_Line_Coding$/;"	s	class:USB_2_0::CDC::Request
Global_Header	include/utility/pcap.h	/^        Global_Header(unsigned int mtu, const Link_Type & link, int time_zone = -3, unsigned int/;"	f	class:PCAP::Global_Header
Global_Header	include/utility/pcap.h	/^    class Global_Header$/;"	c	class:PCAP
Grouping_List	include/utility/list.h	/^    Grouping_List(): _grouped_size(0) {}$/;"	f	class:Grouping_List
Grouping_List	include/utility/list.h	/^class Grouping_List: public List<T, El>$/;"	c
H8	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
HALTTX	app/hello/hello_traits.h	/^    HALTTX = 0x00400,      \/**< Halt transmission after current frame *\/$/;"	e	enum:GEM::__anon4cccbbd80503
HALTTX	include/machine/riscv/riscv_nic.h	/^    HALTTX = 0x00400,      \/**< Halt transmission after current frame *\/$/;"	e	enum:GEM::__anon5ce19f280503
HARD_INT	include/machine/pc/pc_ic.h	/^    static const unsigned int HARD_INT = 32;$/;"	m	class:i8259A	typeref:typename:const unsigned int
HARD_INT	include/machine/pc/pc_ic.h	/^    static const unsigned int HARD_INT = i8259A::HARD_INT;$/;"	m	class:APIC	typeref:typename:const unsigned int
HASHH	app/hello/hello_traits.h	/^    HASHH = 0x0084,       \/**< Hash High address reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
HASHH	include/machine/riscv/riscv_nic.h	/^    HASHH = 0x0084,       \/**< Hash High address reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
HASHL	app/hello/hello_traits.h	/^    HASHL = 0x0080,       \/**< Hash Low address reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
HASHL	include/machine/riscv/riscv_nic.h	/^    HASHL = 0x0080,       \/**< Hash Low address reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
HDRXEN	app/hello/hello_traits.h	/^    HDRXEN = 0x02000000,      \/**< RX half duplex *\/$/;"	e	enum:GEM::__anon4cccbbd80603
HDRXEN	include/machine/riscv/riscv_nic.h	/^    HDRXEN = 0x02000000,      \/**< RX half duplex *\/$/;"	e	enum:GEM::__anon5ce19f280603
HEADER_SIZE	include/network/ethernet.h	/^    static const unsigned int HEADER_SIZE = 14;$/;"	m	class:Ethernet	typeref:typename:const unsigned int
HEADER_TYPE	include/machine/pci.h	/^        HEADER_TYPE		= 0x0e, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
HEADER_TYPE_BRIDGE	include/machine/pci.h	/^        HEADER_TYPE_BRIDGE	= 1,$/;"	e	enum:PCI_Common::__anon0966c1ce0403
HEADER_TYPE_CARDBUS	include/machine/pci.h	/^        HEADER_TYPE_CARDBUS	= 2,$/;"	e	enum:PCI_Common::__anon0966c1ce0403
HEADER_TYPE_NORMAL	include/machine/pci.h	/^        HEADER_TYPE_NORMAL	= 0,$/;"	e	enum:PCI_Common::__anon0966c1ce0403
HEAP_SIZE	app/hello/hello_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	app/hello/hello_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int HEAP_SIZE         = 2 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int HEAP_SIZE         = 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int HEAP_SIZE         = 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int HEAP_SIZE         = 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int HEAP_SIZE         = 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int HEAP_SIZE         = 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int HEAP_SIZE         = 8192;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int HEAP_SIZE         = 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int HEAP_SIZE         = 4 * 1024 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	src/init/init_application.cc	/^    static const unsigned int HEAP_SIZE = Traits<Application>::HEAP_SIZE;$/;"	m	class:Init_Application	typeref:typename:const unsigned int	file:
HEAP_SIZE	src/init/init_system.cc	/^    static const unsigned int HEAP_SIZE = Traits<System>::HEAP_SIZE;$/;"	m	class:Init_System	typeref:typename:const unsigned int	file:
HEAP_SIZE	tests/active_test/active_test_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/active_test/active_test_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int HEAP_SIZE = (Traits<Application>::MAX_THREADS + 1) * Traits<Applic/;"	m	struct:Traits	typeref:typename:const unsigned int
HEAP_SIZE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int HEAP_SIZE = Traits<Machine>::HEAP_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
HFCLK	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long HFCLK            =   33330000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
HFCLK	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long HFCLK            =   33330000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
HFSR	include/machine/cortex/engine/cortex_m3/scb.h	/^        HFSR            = 0xd2c,        \/\/ Hard Fault Status Register$/;"	e	enum:SCB::__anon31f252560103
HIGH	include/machine/gpio.h	/^        HIGH,$/;"	e	enum:GPIO_Common::Level
HIGH	include/process.h	/^        HIGH    = Criterion::HIGH,$/;"	e	enum:Thread::__anon50c1086d0103
HIGH	include/scheduler.h	/^        HIGH   = 0,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0103
HITM	include/architecture/ia32/ia32_pmu.h	/^      HITM           = 0x1000000000LLU, \/\/ bit 36 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
HIT_FWD	include/architecture/ia32/ia32_pmu.h	/^      HIT_FWD        = 0x0800000000LLU, \/\/ bit 35 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
HIT_NO_FWD	include/architecture/ia32/ia32_pmu.h	/^      HIT_NO_FWD     = 0x0400000000LLU, \/\/ bit 34 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
HLTA	include/machine/mifare.h	/^        HLTA              = 0x50,    \/\/ Halt command, Type A. Instructs an ACTIVE PICC to go t/;"	e	enum:MIFARE::PICC_Command
HOST_TO_DEVICE	include/machine/usb.h	/^        HOST_TO_DEVICE = 0,$/;"	e	enum:USB_2_0::DATA_TRANSFER_DIRECTION
HOUR	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
HOURS	include/machine/pc/pc_rtc.h	/^        HOURS		    = 0x04,$/;"	e	enum:MC146818::__anon80dec0ef0203
HOUR_24	include/machine/pc/pc_rtc.h	/^        HOUR_24		= 0x02, \/\/ Hour format 24\/12$/;"	e	enum:MC146818::__anon80dec0ef0403
HPIRQ	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        HPIRQ           = 2,    \/\/ Hypervisor IRQ Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390503
HROS	include/machine/pc/pc_timer.h	/^        HROS            = 0x02, \/\/ Hardware Retriggerable One-Shot$/;"	e	enum:i8253::__anonb4b1c2070203
HTS	include/machine/pc/pc_timer.h	/^        HTS             = 0x0a, \/\/ Hardware Triggered Strobe$/;"	e	enum:i8253::__anonb4b1c2070203
HW_PRE_REQ_DL1_MISS	include/architecture/ia32/ia32_pmu.h	/^        HW_PRE_REQ_DL1_MISS                             = 0x4e | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
Handler	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef void (* Handler)(unsigned int);$/;"	t	class:IEEE802_15_4_Engine	typeref:typename:void (*)(unsigned int)
Handler	include/machine/timer.h	/^    typedef IC_Common::Interrupt_Handler Handler;$/;"	t	class:Timer_Common	typeref:typename:IC_Common::Interrupt_Handler
Handler	include/utility/handler.h	/^    Handler() {}$/;"	f	class:Handler
Handler	include/utility/handler.h	/^class Handler$/;"	c
Hash	include/utility/hash.h	/^    Hash() {}$/;"	f	class:Hash
Hash	include/utility/hash.h	/^class Hash$/;"	c
Head	include/system/meta.h	/^    typedef T1 Head;$/;"	t	class:LIST	typeref:typename:T1
Header	include/machine/pci.h	/^    struct Header {$/;"	s	class:PCI_Common
Header	include/machine/usb.h	/^            struct Header$/;"	s	class:USB_2_0::CDC::Functional_Descriptor
Header	include/network/ethernet.h	/^        Header() {}$/;"	f	class:Ethernet::Header
Header	include/network/ethernet.h	/^        Header(const Address & src, const Address & dst, const Protocol & prot): _dst(dst), _src/;"	f	class:Ethernet::Header
Header	include/network/ethernet.h	/^    class Header$/;"	c	class:Ethernet
Heap	include/utility/heap.h	/^    Heap() {$/;"	f	class:Heap
Heap	include/utility/heap.h	/^    Heap(void * addr, unsigned long bytes) {$/;"	f	class:Heap
Heap	include/utility/heap.h	/^class Heap: private Grouping_List<char>$/;"	c
Hertz	include/system/traits.h	/^typedef unsigned long Hertz;$/;"	t	typeref:typename:unsigned long
Hex	include/utility/ostream.h	/^    struct Hex {};$/;"	s	class:OStream
History	include/utility/predictor.h	/^    class History: public Circular_Buffer<Record<TYPE, Tn ...>, SIZE> {};$/;"	c	class:Predictor_Common
History_Type	include/utility/predictor.h	/^    enum History_Type { TEMPORAL, ATEMPORAL };$/;"	g	class:Predictor_Common
Huge_Page	include/architecture/mmu.h	/^    typedef unsigned char Huge_Page[AT_SPAN];$/;"	t	class:MMU_Common	typeref:typename:unsigned char[AT_SPAN]
I2C	include/machine/cortex/cortex_i2c.h	/^    I2C(unsigned int unit = 0, const Role & role = MASTER): I2C_Engine(unit, role) {}$/;"	f	class:I2C
I2C	include/machine/cortex/cortex_i2c.h	/^class I2C: private I2C_Engine$/;"	c
I2C0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        I2C0_BASE               = 0x40002000, \/\/ I2C$/;"	e	enum:Memory_Map::__anona531b8cc0103
I2C0_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C0_BASE       = 0x10030000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2C1_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        I2C1_BASE               = 0x40020000, \/\/ I2C$/;"	e	enum:Memory_Map::__anona531b8cc0103
I2C1_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C1_BASE       = 0x10040000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2C2_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        I2C2_BASE               = 0x40021000, \/\/ I2C$/;"	e	enum:Memory_Map::__anona531b8cc0103
I2C2_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C2_BASE       = 0x10050000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2C3_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C3_BASE       = 0x12030000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2C4_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C4_BASE       = 0x12040000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2C5_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C5_BASE       = 0x12050000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2C6_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        I2C6_BASE       = 0x12060000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
I2CMSSCL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        I2CMSSCL       = 0x130,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
I2CMSSDA	include/machine/cortex/emote3/emote3_ioctrl.h	/^        I2CMSSDA       = 0x12c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
I2CM_CR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_CR         = 0x20,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_CTRL	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_CTRL       = 0x04,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_DR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_DR         = 0x08,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_ICR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_ICR        = 0x1c,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_IMR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_IMR        = 0x10,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_MIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_MIS        = 0x18,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_RIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_RIS        = 0x14,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_SA	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_SA         = 0x00,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_STAT	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_STAT       = I2CM_CTRL,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CM_TPR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CM_TPR        = 0x0c,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0103
I2CS_CTRL	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_CTRL       = 0x04,      \/\/ Control and Status$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_DR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_DR         = 0x08,      \/\/ Data$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_ICR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_ICR        = 0x18,      \/\/ Interrupt Clear$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_IMR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_IMR        = 0x0c,      \/\/ Interrupt Mask$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_MIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_MIS        = 0x14,      \/\/ Masked Interrupt Status$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_OAR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_OAR        = 0x00,      \/\/ Own Address$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_RIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_RIS        = 0x10,      \/\/ Raw Interrupt Status$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2CS_STAT	include/machine/cortex/emote3/emote3_i2c.h	/^        I2CS_STAT       = I2CS_CTRL, \/\/ Control and Status$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0203
I2C_ACC_ADDR	include/machine/engine/lsm330.h	/^        I2C_ACC_ADDR        = 0x1d, \/\/ The 7-bit base slave address for the linear acceleratio/;"	e	enum:LSM330::__anon448862b90103
I2C_ADDR	include/machine/engine/si7020.h	/^        I2C_ADDR        = 0x40, \/\/ The 7-bit base slave address is 0x40$/;"	e	enum:SI7020::__anon3a616d7c0103
I2C_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        I2C_BASE                = 0x10002000, \/\/ Versatile I2C$/;"	e	enum:Memory_Map::__anonea063a4a0103
I2C_CR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CR         = 0x20,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_CR_LPBK	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CR_LPBK = 1 << 0, \/\/ I2C Loopback (RW)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0b03
I2C_CR_MFE	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CR_MFE  = 1 << 4, \/\/ I2C Master Function Enable (RW)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0b03
I2C_CR_SFE	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CR_SFE  = 1 << 5, \/\/ I2C Slave Function Enable (RW)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0b03
I2C_CTRL	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CTRL       = 0x04,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_CTRL_ACK	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CTRL_ACK   = 1 << 3,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0503
I2C_CTRL_DA	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CTRL_DA = 0x01, \/\/ Device Active (WO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0d03
I2C_CTRL_RUN	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CTRL_RUN   = 1 << 0,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0503
I2C_CTRL_START	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CTRL_START = 1 << 1,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0503
I2C_CTRL_STOP	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_CTRL_STOP  = 1 << 2,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0503
I2C_Common	include/machine/i2c.h	/^    I2C_Common() {}$/;"	f	class:I2C_Common
I2C_Common	include/machine/i2c.h	/^class I2C_Common$/;"	c
I2C_DR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_DR         = 0x08,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_Engine	include/machine/cortex/emote3/emote3_i2c.h	/^    I2C_Engine(unsigned int unit, const Role & role) {$/;"	f	class:I2C_Engine
I2C_Engine	include/machine/cortex/emote3/emote3_i2c.h	/^class I2C_Engine: public CC2538_I2C$/;"	c
I2C_GYRO_ADDR	include/machine/engine/lsm330.h	/^        I2C_GYRO_ADDR       = 0x6b, \/\/ The 7-bit base slave address for the angular rate senso/;"	e	enum:LSM330::__anon448862b90103
I2C_ICR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_ICR        = 0x1c,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_ICR_DATAIC	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_ICR_DATAIC   = 1 << 0, \/\/ Data Interrupt Clear (WO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc1103
I2C_ICR_IC	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_ICR_IC = 0x01, \/\/ Interrupt Clear (WO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0a03
I2C_ICR_STARTIC	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_ICR_STARTIC  = 1 << 1, \/\/ Start Condition Interrupt Clear (WO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc1103
I2C_ICR_STOPIC	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_ICR_STOPIC   = 1 << 2, \/\/ Stop Condition Interrupt Clear (WO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc1103
I2C_IMR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_IMR        = 0x10,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_IMR_DATAIM	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_IMR_DATAIM  = 1 << 0, \/\/ Data Interrupt Mask (RW)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0e03
I2C_IMR_IM	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_IMR_IM = 0x01, \/\/ Interrupt Mask (RW)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0703
I2C_IMR_STARTIM	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_IMR_STARTIM = 1 << 1, \/\/ Start Condition Interrupt Mask (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0e03
I2C_IMR_STOPIM	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_IMR_STOPIM  = 1 << 2, \/\/ Stop Condition Interrupt Mask (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0e03
I2C_INT	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        I2C_INT                         = 53,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
I2C_MASTER_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        I2C_MASTER_BASE         = 0x40020000,$/;"	e	enum:Memory_Map::__anon74629cb40103
I2C_MIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_MIS        = 0x18,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_MIS_DATAMIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_MIS_DATAMIS  = 1 << 0, \/\/ Data Masked Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc1003
I2C_MIS_MIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_MIS_MIS = 0x01, \/\/ Masked Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0903
I2C_MIS_STARTMIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_MIS_STARTMIS = 1 << 1, \/\/ Start Condition Masked Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc1003
I2C_MIS_STOPMIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_MIS_STOPMIS  = 1 << 2, \/\/ Stop Condition Masked Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc1003
I2C_OAR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_OAR        = I2C_SA,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_RIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_RIS        = 0x14,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_RIS_BIT	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_RIS_BIT = 0x01, \/\/ Raw Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0803
I2C_RIS_DATARIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_RIS_DATARIS  = 1 << 0, \/\/ Data Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0f03
I2C_RIS_STARTRIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_RIS_STARTRIS = 1 << 1, \/\/ Start Condition Raw Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0f03
I2C_RIS_STOPRIS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_RIS_STOPRIS  = 1 << 2, \/\/ Stop Condition Raw Interrupt Status (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0f03
I2C_SA	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_SA         = 0x00,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_SA_RS	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_SA_RS              = 0x01,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0403
I2C_SCL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        I2C_SCL         =  0x0c,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
I2C_SDA	include/machine/cortex/emote3/emote3_ioctrl.h	/^        I2C_SDA         =  0x0b,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
I2C_SLAVE_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        I2C_SLAVE_BASE          = 0x40028000,$/;"	e	enum:Memory_Map::__anon74629cb40103
I2C_SPI_SLV_INT	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        I2C_SPI_SLV_INT                 = 43,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
I2C_STAT	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT       = I2C_CTRL,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I2C_STAT_ADRACK	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_ADRACK = 1 << 2, \/\/ Acknowledge Address (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_ARBLST	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_ARBLST = 1 << 4, \/\/ Arbitration Lost (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_BUSBSY	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_BUSBSY = 1 << 6, \/\/ Bus Busy (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_BUSY	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_BUSY   = 1 << 0, \/\/ I2C Busy (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_DATACK	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_DATACK = 1 << 3, \/\/ Acknowledge Data (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_ERROR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_ERROR  = 1 << 1, \/\/ Error (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_FBR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_FBR  = 1 << 2, \/\/ First Byte Received (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0c03
I2C_STAT_IDLE	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_IDLE   = 1 << 5, \/\/ I2C Idle (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0603
I2C_STAT_RREQ	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_RREQ = 1 << 0, \/\/ Receive Request (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0c03
I2C_STAT_TREQ	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_STAT_TREQ = 1 << 1, \/\/ Transmit Request (RO)$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0c03
I2C_TPR	include/machine/cortex/emote3/emote3_i2c.h	/^        I2C_TPR        = 0x0c,$/;"	e	enum:CC2538_I2C::__anon9a8be3fc0303
I8253_GATE2	include/machine/pc/pc_timer.h	/^        I8253_GATE2             = 0x01  \/\/ R\/W, i8253 CH 2 (speaker)$/;"	e	enum:i8255::__anonb4b1c2070503
I8253_OUT1	include/machine/pc/pc_timer.h	/^        I8253_OUT1              = 0x10, \/\/ R\/O, i8253 CH 1 (DRAM refresh)$/;"	e	enum:i8255::__anonb4b1c2070503
I8253_OUT2	include/machine/pc/pc_timer.h	/^        I8253_OUT2              = 0x20, \/\/ R\/O, i8253 CH 2 (speaker)$/;"	e	enum:i8255::__anonb4b1c2070503
IA32	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
IA32_APIC_BASE_MSR	include/machine/pc/pc_ic.h	/^        IA32_APIC_BASE_MSR = 0x1b$/;"	e	enum:APIC::__anon3a300d520803
IADR_H	include/machine/pc/pc_pcnet32.h	/^        IADR_H   =   2, \/\/ Upper IADR (maps to loc. 17)$/;"	e	enum:Am79C970A::__anon99cdeac50203
IADR_L	include/machine/pc/pc_pcnet32.h	/^        IADR_L   =   1, \/\/ Lower IADR (maps to loc. 16)$/;"	e	enum:Am79C970A::__anon99cdeac50203
IBE	include/machine/cortex/engine/pl061.h	/^        IBE             = 0x408,        \/\/ Interrupt Both Edges                 rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
IBRD	include/machine/cortex/engine/pl011.h	/^        IBRD            = 0x024,        \/\/ Integer Baud-Rate Divisor    r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
IC	include/machine/cortex/cortex_ic.h	/^    IC() {}$/;"	f	class:IC
IC	include/machine/cortex/cortex_ic.h	/^class IC: private IC_Engine$/;"	c
IC	include/machine/pc/pc_ic.h	/^    IC() {}$/;"	f	class:IC
IC	include/machine/pc/pc_ic.h	/^class IC: private IC_Common, private i8259A$/;"	c
IC	include/machine/riscv/riscv_ic.h	/^    IC() {}$/;"	f	class:IC
IC	include/machine/riscv/riscv_ic.h	/^class IC: private IC_Common, private CLINT$/;"	c
ICACHE	include/architecture/armv7/armv7_cpu.h	/^        ICACHE      = 1 << 12, \/\/ Instruction cache enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00703
ICACHE_DEPENDENT_STALL_CYCLES	include/architecture/armv7/armv7_pmu.h	/^        ICACHE_DEPENDENT_STALL_CYCLES           = 0x60,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
ICACHE_MISSES	include/architecture/ia32/ia32_pmu.h	/^        ICACHE_MISSES                                   = 0x80 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ICACHE_THROTTLE	include/architecture/armv7/armv7_pmu.h	/^        ICACHE_THROTTLE                         = 0xc3,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
ICCEOIR	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICCEOIR                     = 0x010     \/\/ End Of Interrupt             w\/o     -$/;"	e	enum:GIC::__anonebe3eccb0303
ICCEOIR	include/machine/cortex/zynq/zynq_machine.h	/^        ICCEOIR                     = 0x010     \/\/ End Of Interrupt$/;"	e	enum:Zynq::__anonae32835d0b03
ICCIAR	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICCIAR                      = 0x00c,    \/\/ Interrupt Acknowledge        r\/o     0x000/;"	e	enum:GIC::__anonebe3eccb0303
ICCIAR	include/machine/cortex/zynq/zynq_machine.h	/^        ICCIAR                      = 0x00C,    \/\/ Interrupt Ack$/;"	e	enum:Zynq::__anonae32835d0b03
ICCICR	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICCICR                      = 0x000,    \/\/ CPU Interface Control        r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0303
ICCICR	include/machine/cortex/zynq/zynq_machine.h	/^        ICCICR                      = 0x000,    \/\/ CPU Interface Control$/;"	e	enum:Zynq::__anonae32835d0b03
ICCPMR	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICCPMR                      = 0x004,    \/\/ Interrupt Priority Mask      r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0303
ICCPMR	include/machine/cortex/zynq/zynq_machine.h	/^        ICCPMR                      = 0x004,    \/\/ Interrupt Priority Mask$/;"	e	enum:Zynq::__anonae32835d0b03
ICDDCR	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDDCR                      = 0x000,    \/\/ Distributor Control          r\/w     0$/;"	e	enum:GIC::__anonebe3eccb0503
ICDDCR	include/machine/cortex/zynq/zynq_machine.h	/^        ICDDCR                      = 0x000,    \/\/ Distributor Control$/;"	e	enum:Zynq::__anonae32835d1103
ICDICER0	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDICER0                    = 0x180,    \/\/ Interrupt Clear-Enable       r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDICER0	include/machine/cortex/zynq/zynq_machine.h	/^        ICDICER0                    = 0x180,    \/\/ Interrupt Clear-Enable$/;"	e	enum:Zynq::__anonae32835d1103
ICDICER1	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDICER1                    = 0x184,    \/\/ Interrupt Clear-Enable       r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDICER1	include/machine/cortex/zynq/zynq_machine.h	/^        ICDICER1                    = 0x184,    \/\/ Interrupt Clear-Enable$/;"	e	enum:Zynq::__anonae32835d1103
ICDICER2	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDICER2                    = 0x188,    \/\/ Interrupt Clear-Enable       r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDICER2	include/machine/cortex/zynq/zynq_machine.h	/^        ICDICER2                    = 0x188     \/\/ Interrupt Clear-Enable$/;"	e	enum:Zynq::__anonae32835d1103
ICDICERn	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDICERn                    = 0x19c,    \/\/ Interrupt Clear-Enable       r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDISER0	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDISER0                    = 0x100,    \/\/ Interrupt Set-Enable         r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDISER0	include/machine/cortex/zynq/zynq_machine.h	/^        ICDISER0                    = 0x100,    \/\/ Interrupt Set-Enable$/;"	e	enum:Zynq::__anonae32835d1103
ICDISER1	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDISER1                    = 0x104,    \/\/ Interrupt Set-Enable         r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDISER1	include/machine/cortex/zynq/zynq_machine.h	/^        ICDISER1                    = 0x104,    \/\/ Interrupt Set-Enable$/;"	e	enum:Zynq::__anonae32835d1103
ICDISER2	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDISER2                    = 0x108,    \/\/ Interrupt Set-Enable         r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDISER2	include/machine/cortex/zynq/zynq_machine.h	/^        ICDISER2                    = 0x108,    \/\/ Interrupt Set-Enable$/;"	e	enum:Zynq::__anonae32835d1103
ICDISERn	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDISERn                    = 0x11c,    \/\/ Interrupt Set-Enable         r\/w     0x000/;"	e	enum:GIC::__anonebe3eccb0503
ICDSGIR	include/machine/cortex/engine/cortex_a9/gic.h	/^        ICDSGIR                     = 0xf00     \/\/ Software Generated Interrupt$/;"	e	enum:GIC::__anonebe3eccb0503
ICR	include/machine/cortex/engine/pl011.h	/^        ICR             = 0x044,        \/\/ Interrupt Clear              w1c     0x00000000$/;"	e	enum:PL011::__anone33d09690103
ICR	include/machine/cortex/engine/pl022.h	/^        ICR    = 0x020,$/;"	e	enum:PL022::__anone33d9a0b0103
ICR	include/machine/cortex/engine/pl061.h	/^        ICR             = 0x41c,        \/\/ Interrupt Clear                      w1c     0x0000/;"	e	enum:PL061::__anone33fc74e0103
ICR0_31	include/machine/pc/pc_ic.h	/^        ICR0_31       = 0x300,  \/\/ Interrupt command$/;"	e	enum:APIC::__anon3a300d520703
ICR32_63	include/machine/pc/pc_ic.h	/^        ICR32_63      = 0x310,  \/\/ Interrupt command$/;"	e	enum:APIC::__anon3a300d520703
ICR_ALL	include/machine/pc/pc_ic.h	/^        ICR_ALL                 = (1 << 19),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_ASSERT	include/machine/pc/pc_ic.h	/^        ICR_ASSERT              = (1 << 14),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_ASSERTED	include/machine/pc/pc_ic.h	/^        ICR_ASSERTED            = (1 << 14),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_DEASSERT	include/machine/pc/pc_ic.h	/^        ICR_DEASSERT            = (0 << 14),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_DELMODE	include/machine/pc/pc_ic.h	/^        ICR_DELMODE             = (7 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_DEST	include/machine/pc/pc_ic.h	/^        ICR_DEST                = (3 << 18),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_DESTMODE	include/machine/pc/pc_ic.h	/^        ICR_DESTMODE            = (1 << 11),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_EDGE	include/machine/pc/pc_ic.h	/^        ICR_EDGE                = (0 << 15),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_FIXED	include/machine/pc/pc_ic.h	/^        ICR_FIXED               = (0 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_IDLE	include/machine/pc/pc_ic.h	/^        ICR_IDLE                = (0 << 12),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_INIT	include/machine/pc/pc_ic.h	/^        ICR_INIT                = (5 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_LEVEL	include/machine/pc/pc_ic.h	/^        ICR_LEVEL               = (1 << 15),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_LOG	include/machine/pc/pc_ic.h	/^        ICR_LOG                 = (1 << 11),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_LOWPRI	include/machine/pc/pc_ic.h	/^        ICR_LOWPRI              = (1 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_NMI	include/machine/pc/pc_ic.h	/^        ICR_NMI                 = (4 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_OTHERS	include/machine/pc/pc_ic.h	/^        ICR_OTHERS              = (3 << 18),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_PENDING	include/machine/pc/pc_ic.h	/^        ICR_PENDING             = (1 << 12),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_PHY	include/machine/pc/pc_ic.h	/^        ICR_PHY                 = (0 << 11),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_SELF	include/machine/pc/pc_ic.h	/^        ICR_SELF                = (1 << 18),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_SMI	include/machine/pc/pc_ic.h	/^        ICR_SMI                 = (2 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_STARTUP	include/machine/pc/pc_ic.h	/^        ICR_STARTUP             = (6 <<  8),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_STATUS	include/machine/pc/pc_ic.h	/^        ICR_STATUS              = (1 << 12),$/;"	e	enum:APIC::__anon3a300d520a03
ICR_TRIGMOD	include/machine/pc/pc_ic.h	/^        ICR_TRIGMOD             = (1 << 15),$/;"	e	enum:APIC::__anon3a300d520a03
ICSR_ACTIVE	include/machine/cortex/engine/cortex_m3/scb.h	/^        ICSR_ACTIVE     = 1 <<  0,      \/\/ Active exceptions (IPSR mirror, 0 -> thread mode)  /;"	e	enum:SCB::__anon31f252560203
ICSR_ISRPENDING	include/machine/cortex/engine/cortex_m3/scb.h	/^        ICSR_ISRPENDING = 1 << 22,      \/\/ Pending NVIC IRQ                                   /;"	e	enum:SCB::__anon31f252560203
ICSR_PENDING	include/machine/cortex/engine/cortex_m3/scb.h	/^        ICSR_PENDING    = 1 << 12,      \/\/ Pending exceptions (0 -> none)                     /;"	e	enum:SCB::__anon31f252560203
ICSR_SYSPENDING	include/machine/cortex/engine/cortex_m3/scb.h	/^        ICSR_SYSPENDING = 1 << 25       \/\/ Clear pending SysTick                              /;"	e	enum:SCB::__anon31f252560203
ICTR	include/machine/cortex/engine/cortex_m3/scb.h	/^        ICTR            = 0x004,        \/\/ Interrupt Controller Type Register                 /;"	e	enum:SCB::__anon31f252560103
ICW1	include/machine/pc/pc_ic.h	/^        ICW1        = 0x11, \/\/ flank, cascaded, more ICWs$/;"	e	enum:i8259A::__anon3a300d520203
ICW4	include/machine/pc/pc_ic.h	/^        ICW4        = 0x01,$/;"	e	enum:i8259A::__anon3a300d520203
IC_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        IC_BASE         = 0x3f00b200,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
IC_Common	include/machine/ic.h	/^    IC_Common() {}$/;"	f	class:IC_Common
IC_Common	include/machine/ic.h	/^class IC_Common$/;"	c
IC_Engine	include/machine/cortex/emote3/emote3_ic.h	/^class IC_Engine: public IC_Common$/;"	c
IC_Engine	include/machine/cortex/lm3s811/lm3s811_ic.h	/^class IC_Engine: public IC_Common$/;"	c
IC_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^class IC_Engine: public BCM_IC_Common$/;"	c
IC_Engine	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^class IC_Engine: public IC_Common$/;"	c
IC_Engine	include/machine/cortex/zynq/zynq_ic.h	/^class IC_Engine: public IC_Common$/;"	c
IC_ID	include/system/types.h	/^    IC_ID,$/;"	e	enum:__anond508eab70103
ID	include/architecture/armv7/armv7_mmu.h	/^            ID   = 0b10 << 0,   \/\/ memory section identifier$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
ID	include/machine/pc/pc_ic.h	/^        ID            = 0x020,  \/\/ Task priority$/;"	e	enum:APIC::__anon3a300d520703
ID	include/system/types.h	/^template<> struct Type<Active> { static const Type_Id ID = ACTIVE_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Address_Space> { static const Type_Id ID = ADDRESS_SPACE_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Alarm> { static const Type_Id ID = ALARM_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<CPU> { static const Type_Id ID = CPU_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Chronometer> { static const Type_Id ID = CHRONOMETER_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Clock> { static const Type_Id ID = CLOCK_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Condition> { static const Type_Id ID = CONDITION_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Delay> { static const Type_Id ID = ALARM_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Display> { static const Type_Id ID = DISPLAY_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Ethernet> { static const Type_Id ID = NIC_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<FPU> { static const Type_Id ID = FPU_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<IC> { static const Type_Id ID = IC_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<IEEE802_15_4> { static const Type_Id ID = NIC_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Keyboard> { static const Type_Id ID = KEYBOARD_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<MMU> { static const Type_Id ID = MMU_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Machine> { static const Type_Id ID = MACHINE_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Mutex> { static const Type_Id ID = MUTEX_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<PCI> { static const Type_Id ID = PCI_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<PMU> { static const Type_Id ID = PMU_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Periodic_Thread> { static const Type_Id ID = THREAD_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<RTC> { static const Type_Id ID = RTC_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<RT_Thread> { static const Type_Id ID = THREAD_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Scratchpad> { static const Type_Id ID = SCRATCHPAD_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Segment> { static const Type_Id ID = SEGMENT_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Semaphore> { static const Type_Id ID = SEMAPHORE_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<TSC> { static const Type_Id ID = TSC_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Task> { static const Type_Id ID = TASK_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Thread> { static const Type_Id ID = THREAD_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Timer> { static const Type_Id ID = TIMER_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<UART> { static const Type_Id ID = UART_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<> struct Type<Utility> { static const Type_Id ID = UTILITY_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
ID	include/system/types.h	/^template<typename T> struct Type { static const Type_Id ID = UNKNOWN_TYPE_ID; };$/;"	m	struct:Type	typeref:typename:const Type_Id
IDLE	include/process.h	/^        IDLE    = Criterion::IDLE$/;"	e	enum:Thread::__anon50c1086d0103
IDLE	include/scheduler.h	/^        IDLE   = (unsigned(1) << (sizeof(int) * 8 - 1)) - 1$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0103
IDQ_DSB_UOPS	include/architecture/ia32/ia32_pmu.h	/^        IDQ_DSB_UOPS                                    = 0x79 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDQ_EMPTY	include/architecture/ia32/ia32_pmu.h	/^        IDQ_EMPTY                                       = 0x79 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDQ_MITE_UOPS	include/architecture/ia32/ia32_pmu.h	/^        IDQ_MITE_UOPS                                   = 0x79 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDQ_MS_DSB_UOPS	include/architecture/ia32/ia32_pmu.h	/^        IDQ_MS_DSB_UOPS                                 = 0x79 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDQ_MS_MITE_UOPS	include/architecture/ia32/ia32_pmu.h	/^        IDQ_MS_MITE_UOPS                                = 0x79 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDQ_MS_UOPS	include/architecture/ia32/ia32_pmu.h	/^        IDQ_MS_UOPS                                     = 0x79 | (0x30 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDQ_UOPS_NOT_DELIVERED_CORE	include/architecture/ia32/ia32_pmu.h	/^        IDQ_UOPS_NOT_DELIVERED_CORE                     = 0x9c | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IDR	app/hello/hello_traits.h	/^    IDR = 0x002C,         \/**< Interrupt Disable reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
IDR	include/machine/riscv/riscv_nic.h	/^    IDR = 0x002C,         \/**< Interrupt Disable reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
IDT	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        IDT             = SYS + 0x00000000,$/;"	e	enum:Memory_Map::__anona81ccb260103
IDT	src/setup/setup_legacy_pc.cc	/^    static const unsigned long IDT              = Memory_Map::IDT;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
IDT_ENTRIES	include/architecture/ia32/ia32_cpu.h	/^    static const unsigned int IDT_ENTRIES = 256;$/;"	m	class:CPU	typeref:typename:const unsigned int
IDT_Entry	include/architecture/ia32/ia32_cpu.h	/^        IDT_Entry() {}$/;"	f	class:CPU::IDT_Entry
IDT_Entry	include/architecture/ia32/ia32_cpu.h	/^        IDT_Entry(Reg16 s, Reg32 o, Reg16 f)$/;"	f	class:CPU::IDT_Entry
IDT_Entry	include/architecture/ia32/ia32_cpu.h	/^    class IDT_Entry {$/;"	c	class:CPU
IDT_Entry	src/setup/setup_legacy_pc.cc	/^    typedef CPU::IDT_Entry IDT_Entry;$/;"	t	class:Setup	typeref:typename:CPU::IDT_Entry	file:
ID_MASK	include/machine/pc/pc_ic.h	/^        ID_MASK                 = 0xff000000,$/;"	e	enum:APIC::__anon3a300d520a03
ID_SHIFT	include/machine/pc/pc_ic.h	/^        ID_SHIFT                = 24,$/;"	e	enum:APIC::__anon3a300d520a03
IE	include/machine/riscv/riscv_spi.h	/^        IE      = 0x70, \/\/ Interrupt enable$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
IE	include/machine/riscv/riscv_uart.h	/^        IE      = 0x10,$/;"	e	enum:SiFive_UART::__anon08e238ea0103
IEEE802_11	include/utility/pcap.h	/^        IEEE802_11                 = 105,$/;"	e	enum:PCAP::Link_Type
IEEE802_11_AVS	include/utility/pcap.h	/^        IEEE802_11_AVS             = 163,$/;"	e	enum:PCAP::Link_Type
IEEE802_11_PRISM	include/utility/pcap.h	/^        IEEE802_11_PRISM           = 119,$/;"	e	enum:PCAP::Link_Type
IEEE802_11_RADIOTAP	include/utility/pcap.h	/^        IEEE802_11_RADIOTAP        = 127,$/;"	e	enum:PCAP::Link_Type
IEEE802_15_4	include/utility/pcap.h	/^        IEEE802_15_4               = 195,$/;"	e	enum:PCAP::Link_Type
IEEE802_15_4_Engine	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    IEEE802_15_4_Engine() {$/;"	f	class:IEEE802_15_4_Engine
IEEE802_15_4_Engine	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^class IEEE802_15_4_Engine$/;"	c
IEEE802_15_4_NIC	include/machine/cortex/cortex_ieee802_15_4.h	/^class IEEE802_15_4_NIC: public NIC<IEEE802_15_4>, private IEEE802_15_4_MAC<IEEE802_15_4_Engine>$/;"	c
IEEE802_15_4_NOFCS	include/utility/pcap.h	/^        IEEE802_15_4_NOFCS         = 230,$/;"	e	enum:PCAP::Link_Type
IEEE802_15_4_NONASK_PHY	include/utility/pcap.h	/^        IEEE802_15_4_NONASK_PHY    = 215,$/;"	e	enum:PCAP::Link_Type
IEEE802_5	include/utility/pcap.h	/^        IEEE802_5                  = 6,$/;"	e	enum:PCAP::Link_Type
IEEE_ADDR	include/machine/cortex/emote3/emote3_machine.h	/^        IEEE_ADDR       = 0x00280028,$/;"	e	enum:eMote3::__anonbf38adf30303
IER	app/hello/hello_traits.h	/^    IER = 0x0028,         \/**< Interrupt Enable reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
IER	include/machine/pc/pc_uart.h	/^        IER = 1, \/\/ Interrupt Enable	R\/W, DLAB = 0 [0=DR,1=THRE,2=LI,3=MO]$/;"	e	enum:NS16550AF::__anona267e3820103
IER	include/machine/riscv/riscv_nic.h	/^    IER = 0x0028,         \/**< Interrupt Enable reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
IER	include/machine/riscv/riscv_uart.h	/^        IER             = 0x04,$/;"	e	enum:DW8250::__anon08e238ea0503
IER	include/machine/riscv/riscv_uart.h	/^        IER             = 1,$/;"	e	enum:NS16500A::__anon08e238ea0303
IEV	include/machine/cortex/engine/pl061.h	/^        IEV             = 0x40c,        \/\/ Interrupt Event                      rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
IF	include/system/meta.h	/^struct IF$/;"	s
IF	include/system/meta.h	/^struct IF<false, Then, Else>$/;"	s
IFLS	include/machine/cortex/engine/pl011.h	/^        IFLS            = 0x034,        \/\/ Interrupt FIFO Level Select  r\/w     0x00000012$/;"	e	enum:PL011::__anone33d09690103
IF_INT	include/system/meta.h	/^struct IF_INT$/;"	s
IF_INT	include/system/meta.h	/^struct IF_INT<false, Then, Else>$/;"	s
IGNORE	include/machine/pc/pc_keyboard.h	/^        IGNORE          = 0x04, \/\/ Ignored bit$/;"	e	enum:i8042::__anondfef52170203
IGNORE_TX_UNDERF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        IGNORE_TX_UNDERF   = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881103
IIE	include/machine/cortex/emote3/emote3_usb.h	/^        IIE       = 0x1C, \/\/   RW   32     0x0000 003F    0x4008 901C$/;"	e	enum:USB_Engine::__anon9b88aa680103
IIF	include/machine/cortex/emote3/emote3_usb.h	/^        IIF       = 0x08, \/\/   RO   32     0x0000 0000    0x4008 9008$/;"	e	enum:USB_Engine::__anon9b88aa680103
IIR	include/machine/pc/pc_uart.h	/^        IIR = 2, \/\/ Interrupt Id	R   [0=PEN,12=ID,3=FIFOTO,67=1]$/;"	e	enum:NS16550AF::__anona267e3820103
ILD_STALL_IQ_FULL	include/architecture/ia32/ia32_pmu.h	/^        ILD_STALL_IQ_FULL                               = 0x87 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ILD_STALL_LCP	include/architecture/ia32/ia32_pmu.h	/^        ILD_STALL_LCP                                   = 0x87 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IM	include/machine/cortex/engine/pl022.h	/^        IM     = 0x014,$/;"	e	enum:PL022::__anone33d9a0b0103
IM	include/machine/cortex/engine/pl061.h	/^        IM              = 0x410,        \/\/ Interrupt Mask                       rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
IMAGE	img/makefile	/^IMAGE		:= $(addsuffix $(MACH_IMGSUFF),$(APPLICATION))$/;"	m
IMAGE	include/machine/cortex/cortex_memory_map.h	/^        IMAGE           = Traits<Machine>::IMAGE,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
IMAGE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int IMAGE             = ROM_BASE;     \/\/ image on FLASH (max 512 KB)$/;"	m	struct:Traits	typeref:typename:const unsigned int
IMAGE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int IMAGE             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IMAGE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int IMAGE             = library ? NOT_USED : (armv7 ? 0x00100000 : 0x0/;"	m	struct:Traits	typeref:typename:const unsigned int
IMAGE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int IMAGE             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IMAGE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int IMAGE             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IMAGE	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        IMAGE           = Traits<Machine>::IMAGE,$/;"	e	enum:Memory_Map::__anona81ccb260103
IMAGE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int IMAGE             = 0x00008000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IMAGE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        IMAGE           = Traits<Machine>::IMAGE,$/;"	e	enum:Memory_Map::__anona1c77a600103
IMAGE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long IMAGE            = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
IMAGE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        IMAGE           = Traits<Machine>::IMAGE,$/;"	e	enum:Memory_Map::__anond92500800103
IMAGE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long IMAGE            = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
IMAGE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        IMAGE           = Traits<Machine>::IMAGE,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
IMAGE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long IMAGE            = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
IMAGE	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long IMAGE            = Memory_Map::IMAGE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
IMAGES	img/makefile	/^IMAGES		:= $(subst .img,,$(shell find . -name \\*.img -printf "%f\\n")) \\$/;"	m
IMC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         IMC             = 0x054,        \/\/ Interrupt Mask Control                            /;"	e	enum:SysCtrl::__anon8ce179ea0103
IMDC	include/machine/pc/pc_pcnet32.h	/^        IMDC     =   3, \/\/ Interrupt Masks and Deferral Control$/;"	e	enum:Am79C970A::__anon99cdeac50203
IMMEDIATE_BRANCH	include/architecture/armv7/armv7_pmu.h	/^        IMMEDIATE_BRANCH                        = 0x0d,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
IMMEDIATE_BRANCHES	include/system/traits.h	/^    IMMEDIATE_BRANCHES,$/;"	e	enum:PMU_Event
IMR	app/hello/hello_traits.h	/^    IMR = 0x0030,         \/**< Interrupt Mask reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
IMR	include/machine/pc/pc_rtl8139.h	/^        IMR        = 0x3C,      \/\/ Interrupt Mask Register$/;"	e	enum:RTL8139::__anon2b7d05ed0103
IMR	include/machine/riscv/riscv_nic.h	/^    IMR = 0x0030,         \/**< Interrupt Mask reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
IN	include/machine/gpio.h	/^        IN,$/;"	e	enum:GPIO_Common::Direction
INARRAY	include/system/meta.h	/^constexpr bool INARRAY(const T (& array)[N], const T & value) {$/;"	f	typeref:typename:bool
INCREMENT	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        INCREMENT       = 9,$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390603
INDBLBUF	include/machine/cortex/emote3/emote3_usb.h	/^        INDBLBUF     = 1 << 0, \/\/ IN endpoint FIFO double-buffering enable.                   /;"	e	enum:USB_Engine::__anon9b88aa680703
INDEX	include/machine/cortex/emote3/emote3_usb.h	/^        INDEX     = 0x38, \/\/   RW   32     0x0000 0000    0x4008 9038$/;"	e	enum:USB_Engine::__anon9b88aa680103
INDEXED	include/machine/riscv/riscv_ic.h	/^        INDEXED = 1$/;"	e	enum:CLINT::Mode
IND_BR_MISP	include/architecture/armv7/armv7_pmu.h	/^        IND_BR_MISP                             = 0xca,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
IND_BR_MISP_ADDRESS_MISCOMPARE	include/architecture/armv7/armv7_pmu.h	/^        IND_BR_MISP_ADDRESS_MISCOMPARE          = 0xcb,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INF	include/utility/debug.h	/^enum Debug_Info {INF = 3};$/;"	e	enum:Debug_Info
INFINIBAND	include/utility/pcap.h	/^        INFINIBAND                 = 247,$/;"	e	enum:PCAP::Link_Type
INFINITE	include/system/types.h	/^enum Infinity : Time_Base { INFINITE = -1U };$/;"	e	enum:Infinity
INFO	include/system/traits.h	/^    enum {STATIC, MAC, INFO, RARP, DHCP};$/;"	e	enum:Traits_Tokens::__anon389b43b90803
INIT	include/machine/cortex/cortex_memory_map.h	/^        INIT            = Traits<Machine>::INIT,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
INIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int INIT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
INIT	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int INIT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
INIT	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int INIT              = library ? NOT_USED : 0x00200000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
INIT	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int INIT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
INIT	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int INIT              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
INIT	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        INIT            = Traits<Machine>::INIT,$/;"	e	enum:Memory_Map::__anona81ccb260103
INIT	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int INIT              = 0x00200000;   \/\/ 2 MB (only used during boot/;"	m	struct:Traits	typeref:typename:const unsigned int
INIT	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        INIT            = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
INIT	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        INIT            = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
INIT	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        INIT            = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
INIT	src/setup/setup_legacy_pc.cc	/^    static const unsigned long INIT             = Memory_Map::INIT;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
INITS	src/api/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/architecture/armv7/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/architecture/armv8/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/architecture/common/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/architecture/ia32/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/architecture/rv32/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/architecture/rv64/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/cortex/emote3/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/cortex/lm3s811/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/cortex/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/cortex/raspberry_pi3/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/cortex/realview_pbx/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/cortex/zynq/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/pc/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INITS	src/machine/riscv/makefile	/^INITS := $(subst .cc,.o,$(shell find *.cc | grep _init))$/;"	m
INNER_SHAREABLE	include/architecture/armv8/armv8_mmu.h	/^            INNER_SHAREABLE     = 0b11  << 8,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
INOUT	include/machine/gpio.h	/^        INOUT$/;"	e	enum:GPIO_Common::Direction
INSTRUCTIONS_ARCHITECTURALLY_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        INSTRUCTIONS_ARCHITECTURALLY_EXECUTED   = 0x08,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INSTRUCTIONS_RETIRED	include/architecture/ia32/ia32_pmu.h	/^        INSTRUCTIONS_RETIRED            = 0xc0 | (0x00 << 8),$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        INSTRUCTIONS_RETIRED                            = 2,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INSTRUCTIONS_RETIRED	include/system/traits.h	/^    INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
INSTRUCTION_CACHE_ITIM_BUSY	include/architecture/rv32/rv32_pmu.h	/^        INSTRUCTION_CACHE_ITIM_BUSY                     = 1 << 11 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INSTRUCTION_CACHE_MISS	include/architecture/rv32/rv32_pmu.h	/^        INSTRUCTION_CACHE_MISS                          = 1 <<  8 | 2,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INSTRUCTION_CACHE_MISSES	include/system/traits.h	/^    L1_INSTRUCTION_CACHE_MISSES,                    INSTRUCTION_CACHE_MISSES = L1_INSTRUCTION_CA/;"	e	enum:PMU_Event
INSTRUCTION_MEMORY_ACCESSES	include/system/traits.h	/^    INSTRUCTION_MEMORY_ACCESSES,$/;"	e	enum:PMU_Event
INSTRUCTION_SPECULATIVELY_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        INSTRUCTION_SPECULATIVELY_EXECUTED      = 0x1b,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INSTRUCTION_TLB_MISSES	include/system/traits.h	/^    INSTRUCTION_TLB_MISSES,$/;"	e	enum:PMU_Event
INSTS_WRITTEN_TO_IQ_INSTS	include/architecture/ia32/ia32_pmu.h	/^        INSTS_WRITTEN_TO_IQ_INSTS                       = 0x17 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
INST_RETIRED_ANY_P	include/architecture/ia32/ia32_pmu.h	/^        INST_RETIRED_ANY_P                              = 0xc0 | (0x00 << 8), \/\/ table 19-1 ar/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
INST_RETIRED_PREC_DIST	include/architecture/ia32/ia32_pmu.h	/^        INST_RETIRED_PREC_DIST                          = 0xc0 | (0x01 << 8), \/\/ PMC1 only; mu/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
INT	include/architecture/ia32/ia32_pmu.h	/^        INT     = 1 << 20,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
INT	include/architecture/pmu.h	/^        INT$/;"	e	enum:PMU_Common::Flags
INT	include/machine/cortex/emote3/emote3_watchdog.h	/^        INT = 1 << 0, \/\/ Timer interval select                                                /;"	e	enum:Watchdog_Engine::__anonfb30544f0203
INTCTRL	include/machine/cortex/engine/cortex_m3/scb.h	/^        INTCTRL         = 0xd04,        \/\/ Interrupt Control and State Register               /;"	e	enum:SCB::__anon31f252560103
INTEGER_ARITHMETIC_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        INTEGER_ARITHMETIC_INSTRUCTIONS_RETIRED         = 1 << 13,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INTEGER_ARITHMETIC_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    INTEGER_ARITHMETIC_INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
INTEGER_CLOCK_ENABLED	include/architecture/armv7/armv7_pmu.h	/^        INTEGER_CLOCK_ENABLED                   = 0x8a,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INTEGER_DIVISION_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        INTEGER_DIVISION_INSTRUCTIONS_RETIRED           = 1 << 18,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INTEGER_DIVISION_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    INTEGER_DIVISION_INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
INTEGER_LOAD_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        INTEGER_LOAD_INSTRUCTIONS_RETIRED               = 1 << 9,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INTEGER_LOAD_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    LOAD_INSTRUCTIONS_RETIRED,                      INTEGER_LOAD_INSTRUCTIONS_RETIRED = LOAD_INS/;"	e	enum:PMU_Event
INTEGER_MULTIPLICATION_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        INTEGER_MULTIPLICATION_INSTRUCTIONS_RETIRED     = 1 << 17,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INTEGER_MULTIPLICATION_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    INTEGER_MULTIPLICATION_INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
INTEGER_MULTIPLICATION_INTERLOCK	include/architecture/rv32/rv32_pmu.h	/^        INTEGER_MULTIPLICATION_INTERLOCK                = 1 << 17 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INTEGER_STORE_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        INTEGER_STORE_INSTRUCTIONS_RETIRED              = 1 << 10,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
INTEGER_STORE_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    STORE_INSTRUCTIONS_RETIRED,                     INTEGER_STORE_INSTRUCTIONS_RETIRED = STORE_I/;"	e	enum:PMU_Event
INTEN	include/machine/cortex/engine/cortex_m3/systick.h	/^        INTEN           = 1 << 1,       \/\/ Interrupt pending                                  /;"	e	enum:SysTick::STCTRL
INTERFACE	include/machine/usb.h	/^        INTERFACE = 1,$/;"	e	enum:USB_2_0::RECIPIENT
INTERLOCK_CYCLE_ADV_SIMD_FP_INST	include/architecture/armv7/armv7_pmu.h	/^        INTERLOCK_CYCLE_ADV_SIMD_FP_INST        = 0xe6,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INTERLOCK_CYCLE_LD_ST_WAIT_AGU_ADDRESS	include/architecture/armv7/armv7_pmu.h	/^        INTERLOCK_CYCLE_LD_ST_WAIT_AGU_ADDRESS  = 0xe5,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INTERLOCK_CYCLE_NOT_GUILTY	include/architecture/armv7/armv7_pmu.h	/^        INTERLOCK_CYCLE_NOT_GUILTY              = 0xe4,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INTERLOCK_CYCLE_WR_STAGE_STALL_BC_MISS	include/architecture/armv7/armv7_pmu.h	/^        INTERLOCK_CYCLE_WR_STAGE_STALL_BC_MISS  = 0xe7,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INTERLOCK_CYCLE_WR_STAGE_STALL_BC_STR	include/architecture/armv7/armv7_pmu.h	/^        INTERLOCK_CYCLE_WR_STAGE_STALL_BC_STR   = 0xe8,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
INTERMEDIATE_ADDR_SIZE_32	include/architecture/armv8/armv8_cpu.h	/^        INTERMEDIATE_ADDR_SIZE_32   = 0b0ULL    << 32,$/;"	e	enum:ARMv8_A::__anon394073320503
INTERMEDIATE_ADDR_SIZE_36	include/architecture/armv8/armv8_cpu.h	/^        INTERMEDIATE_ADDR_SIZE_36   = 0b1ULL    << 32,$/;"	e	enum:ARMv8_A::__anon394073320503
INTERMEDIATE_ADDR_SIZE_40	include/architecture/armv8/armv8_cpu.h	/^        INTERMEDIATE_ADDR_SIZE_40   = 0b10ULL   << 32,$/;"	e	enum:ARMv8_A::__anon394073320503
INTERMEDIATE_ADDR_SIZE_42	include/architecture/armv8/armv8_cpu.h	/^        INTERMEDIATE_ADDR_SIZE_42   = 0b11ULL   << 32, $/;"	e	enum:ARMv8_A::__anon394073320503
INTERMEDIATE_ADDR_SIZE_44	include/architecture/armv8/armv8_cpu.h	/^        INTERMEDIATE_ADDR_SIZE_44   = 0b100ULL  << 32, $/;"	e	enum:ARMv8_A::__anon394073320503
INTERMEDIATE_ADDR_SIZE_48	include/architecture/armv8/armv8_cpu.h	/^        INTERMEDIATE_ADDR_SIZE_48   = 0b101ULL  << 32, $/;"	e	enum:ARMv8_A::__anon394073320503
INTERNAL	include/machine/adc.h	/^        INTERNAL,$/;"	e	enum:ADC_Common::Reference
INTERNAL_REF	include/machine/cortex/emote3/emote3_adc.h	/^        INTERNAL_REF   = 0,$/;"	e	enum:CC2538_ADC::__anon9a168ae60703
INTERRUPT	include/machine/riscv/riscv_ic.h	/^        INTERRUPT               = 1UL << (Traits<CPU>::WORD_SIZE - 1),$/;"	e	enum:CLINT::__anone3c5e8ba0103
INTERRUPTS	include/system/traits.h	/^    INTERRUPTS,$/;"	e	enum:PMU_Event
INTERRUPT_ENABLE	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        INTERRUPT_ENABLE    = 29,$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390403
INTERRUPT_F	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        INTERRUPT_F = 1 << 31, \/\/ clear interrupt flag$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390303
INTERRUPT_LINE	include/machine/pci.h	/^        INTERRUPT_LINE		= 0x3c, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
INTERRUPT_PIN	include/machine/pci.h	/^        INTERRUPT_PIN		= 0x3d, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
INTQ1_IDR	app/hello/hello_traits.h	/^    INTQ1_IDR = 0x0620,      \/**< Interrupt Q1 Disable reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
INTQ1_IDR	include/machine/riscv/riscv_nic.h	/^    INTQ1_IDR = 0x0620,      \/**< Interrupt Q1 Disable reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
INTQ1_IER	app/hello/hello_traits.h	/^    INTQ1_IER = 0x0600,      \/**< Interrupt Q1 Enable reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
INTQ1_IER	include/machine/riscv/riscv_nic.h	/^    INTQ1_IER = 0x0600,      \/**< Interrupt Q1 Enable reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
INTQ1_IMR	app/hello/hello_traits.h	/^    INTQ1_IMR = 0x0640       \/**< Interrupt Q1 Mask reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
INTQ1_IMR	include/machine/riscv/riscv_nic.h	/^    INTQ1_IMR = 0x0640       \/**< Interrupt Q1 Mask reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
INTQ1_STS	app/hello/hello_traits.h	/^    INTQ1_STS = 0x0400,      \/**< Interrupt Q1 Status reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
INTQ1_STS	include/machine/riscv/riscv_nic.h	/^    INTQ1_STS = 0x0400,      \/**< Interrupt Q1 Status reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
INTRPT_DIS_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        INTRPT_DIS_REG0             = 0x0C,     \/\/ Interrupt disable        r\/w     0x0000000/;"	e	enum:Zynq::__anonae32835d0203
INTRPT_DIS_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        INTRPT_DIS_REG0             = 0x0c,     \/\/ Interrupt disable        r\/w     0x0000000/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
INTRPT_EN_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        INTRPT_EN_REG0              = 0x08,     \/\/ Interrupt enable         r\/w     0x0000000/;"	e	enum:Zynq::__anonae32835d0203
INTRPT_EN_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        INTRPT_EN_REG0              = 0x08,     \/\/ Interrupt enable         r\/w     0x0000000/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
INTRPT_RTRIG	include/machine/cortex/zynq/zynq_machine.h	/^        INTRPT_RTRIG                = 1 << 0,   \/\/ Receiver FIFO empty      wo      0$/;"	e	enum:Zynq::__anonae32835d0503
INTRPT_RTRIG	include/machine/cortex/zynq/zynq_uart.h	/^        INTRPT_RTRIG                = 1 << 0,   \/\/ Receiver FIFO empty      wo      0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40403
INTRPT_TTRIG	include/machine/cortex/zynq/zynq_machine.h	/^        INTRPT_TTRIG                = 1 << 10   \/\/ Transmitter FIFO trigger wo      0$/;"	e	enum:Zynq::__anonae32835d0503
INTRPT_TTRIG	include/machine/cortex/zynq/zynq_uart.h	/^        INTRPT_TTRIG                = 1 << 10   \/\/ Transmitter FIFO trigger wo      0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40403
INTS	include/machine/cortex/emote3/emote3_ic.h	/^    static const unsigned int INTS = EXCS + IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
INTS	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static const unsigned int INTS = EXCS + IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
INTS	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static const unsigned int INTS = EXCS + IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
INTS	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static const unsigned int INTS = EXCS + IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
INTS	include/machine/cortex/zynq/zynq_ic.h	/^    static const unsigned int INTS = EXCS + IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
INTS	include/machine/pc/pc_ic.h	/^    static const unsigned int INTS = LAST_INT;$/;"	m	class:IC	typeref:typename:const unsigned int
INTS	include/machine/riscv/riscv_ic.h	/^    static const unsigned int INTS = EXCS + IRQS;$/;"	m	class:IC	typeref:typename:const unsigned int
INT_ACT_UNUSED	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_ACT_UNUSED      = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_ADC0	include/machine/ic.h	/^        INT_ADC0        = UNSUPPORTED_INTERRUPT$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_AIX	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_AIX                 = EXCS + MAILBOX_AIX_IRQ$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_ALARM	include/machine/pc/pc_rtc.h	/^        INT_ALARM	= 0x20, \/\/ When alarm time is reached$/;"	e	enum:MC146818::__anon80dec0ef0403
INT_CLR	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        INT_CLR                     = 1 << 0    \/\/ Interrupt clear bit          r\/w     0$/;"	e	enum:A9_Private_Timer::__anonbdb656530303
INT_CLR	include/machine/cortex/zynq/zynq_machine.h	/^        INT_CLR                     = 1 << 0    \/\/ Interrupt clear bit          r\/w     0$/;"	e	enum:Zynq::__anonae32835d1003
INT_COMPARE1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_COMPARE1          = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_COMPARE2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_COMPARE2          = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_CSP_MANINT	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_CSP_MANINT = 1 << 3,$/;"	e	enum:CC2538RF::__anon1a159e881503
INT_CSP_STOP	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_CSP_STOP   = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e881503
INT_CSP_WAIT	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_CSP_WAIT   = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e881503
INT_DATA_ABORT	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_DATA_ABORT          = CPU::EXC_DATA_ABORT,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_EN	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        INT_EN      = 1    << 5,$/;"	e	enum:ARM_Timer::__anonbbe195780203
INT_FIFOP	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_FIFOP           = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_FIRST_HARD	include/machine/pc/pc_ic.h	/^        INT_FIRST_HARD  = Engine::INT_FIRST_HARD,$/;"	e	enum:IC::__anon3a300d520b03
INT_FIRST_HARD	include/machine/pc/pc_ic.h	/^        INT_FIRST_HARD  = HARD_INT,$/;"	e	enum:i8259A::__anon3a300d520403
INT_FIRST_HARD	include/machine/pc/pc_ic.h	/^        INT_FIRST_HARD  = i8259A::INT_FIRST_HARD,$/;"	e	enum:APIC::__anon3a300d520503
INT_FIRST_SOFT	include/machine/pc/pc_ic.h	/^        INT_FIRST_SOFT  = i8259A::INT_FIRST_SOFT$/;"	e	enum:APIC::__anon3a300d520503
INT_FIRST_SOFT	include/machine/pc/pc_ic.h	/^        INT_FIRST_SOFT$/;"	e	enum:i8259A::__anon3a300d520403
INT_FRAME_ACCEPTED	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_FRAME_ACCEPTED  = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_FREQ	include/machine/pc/pc_rtc.h	/^  	    INT_FREQ	= 0x40, \/\/ Periodic (freq in CRTL A)$/;"	e	enum:MC146818::__anon80dec0ef0403
INT_FREQ_MASK	include/machine/pc/pc_rtc.h	/^        INT_FREQ_MASK	= 0x0f, \/\/ Interrupt frequency$/;"	e	enum:MC146818::__anon80dec0ef0303
INT_GPIOA	include/machine/cortex/emote3/emote3_ic.h	/^        INT_GPIOA       = EXCS + NVIC::IRQ_GPIOA,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_GPIOA	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_GPIOA       = EXCS + NVIC::IRQ_GPIOA,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_GPIOA	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_GPIOA               = EXCS + GPIO_INT0,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_GPIOA	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_GPIOA       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_GPIOA	include/machine/cortex/zynq/zynq_ic.h	/^        INT_GPIOA       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_GPIOA	include/machine/ic.h	/^        INT_GPIOA       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_GPIOB	include/machine/cortex/emote3/emote3_ic.h	/^        INT_GPIOB       = EXCS + NVIC::IRQ_GPIOB,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_GPIOB	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_GPIOB       = EXCS + NVIC::IRQ_GPIOB,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_GPIOB	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_GPIOB               = EXCS + GPIO_INT1,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_GPIOB	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_GPIOB       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_GPIOB	include/machine/cortex/zynq/zynq_ic.h	/^        INT_GPIOB       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_GPIOB	include/machine/ic.h	/^        INT_GPIOB       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_GPIOC	include/machine/cortex/emote3/emote3_ic.h	/^        INT_GPIOC       = EXCS + NVIC::IRQ_GPIOC,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_GPIOC	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_GPIOC       = EXCS + NVIC::IRQ_GPIOC,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_GPIOC	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_GPIOC               = EXCS + GPIO_INT2,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_GPIOC	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_GPIOC       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_GPIOC	include/machine/cortex/zynq/zynq_ic.h	/^        INT_GPIOC       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_GPIOC	include/machine/ic.h	/^        INT_GPIOC       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_GPIOD	include/machine/cortex/emote3/emote3_ic.h	/^        INT_GPIOD       = EXCS + NVIC::IRQ_GPIOD,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_GPIOD	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_GPIOD       = EXCS + NVIC::IRQ_GPIOD,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_GPIOD	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_GPIOD               = EXCS + GPIO_INT3,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_GPIOD	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_GPIOD       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_GPIOD	include/machine/cortex/zynq/zynq_ic.h	/^        INT_GPIOD       = EXCS + GIC::IRQ_GPIO,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_GPIOD	include/machine/ic.h	/^        INT_GPIOD       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_GPIOE	include/machine/ic.h	/^        INT_GPIOE       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_GPIOF	include/machine/ic.h	/^        INT_GPIOF       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_GPU	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_GPU                 = EXCS + MAILBOX_GPU_IRQ,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_HARD_FAULT	include/machine/cortex/emote3/emote3_ic.h	/^        INT_HARD_FAULT  = CPU::EXC_HARD,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_HARD_FAULT	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_HARD_FAULT  = CPU::EXC_HARD,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_I2C0	include/machine/ic.h	/^        INT_I2C0        = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_ID_MASK	include/machine/cortex/engine/cortex_a9/gic.h	/^    static const unsigned int INT_ID_MASK = 0x3ff;$/;"	m	class:GIC	typeref:typename:const unsigned int
INT_IPI	include/machine/pc/pc_ic.h	/^        INT_IPI         = HARD_INT + IRQ_LAST + 1, \/\/ in multicores, IPIs must be acknowledged/;"	e	enum:i8259A::__anon3a300d520403
INT_IPI	include/machine/pc/pc_ic.h	/^        INT_IPI         = i8259A::INT_IPI,$/;"	e	enum:APIC::__anon3a300d520503
INT_KEYBOARD	include/machine/pc/pc_ic.h	/^        INT_KEYBOARD    = Engine::INT_KEYBOARD,$/;"	e	enum:IC::__anon3a300d520b03
INT_KEYBOARD	include/machine/pc/pc_ic.h	/^        INT_KEYBOARD    = HARD_INT + IRQ_KEYBOARD,$/;"	e	enum:i8259A::__anon3a300d520403
INT_KEYBOARD	include/machine/pc/pc_ic.h	/^        INT_KEYBOARD    = i8259A::INT_KEYBOARD,$/;"	e	enum:APIC::__anon3a300d520503
INT_LAST_HARD	include/machine/pc/pc_ic.h	/^        INT_LAST_HARD   = Engine::INT_LAST_HARD,$/;"	e	enum:IC::__anon3a300d520b03
INT_LAST_HARD	include/machine/pc/pc_ic.h	/^        INT_LAST_HARD   = INT_IPI,$/;"	e	enum:i8259A::__anon3a300d520403
INT_LAST_HARD	include/machine/pc/pc_ic.h	/^        INT_LAST_HARD   = i8259A::INT_LAST_HARD,$/;"	e	enum:APIC::__anon3a300d520503
INT_MASK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_MASK              = 0x3f,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_MASK	include/machine/pc/pc_rtc.h	/^        INT_MASK	= 0x70, \/\/ Interrupt masks$/;"	e	enum:MC146818::__anon80dec0ef0403
INT_MASK	include/machine/riscv/riscv_ic.h	/^        INT_MASK                = ~INTERRUPT$/;"	e	enum:CLINT::__anone3c5e8ba0103
INT_MISC_RAT_STALL_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        INT_MISC_RAT_STALL_CYCLES                       = 0x0d | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
INT_MISC_RECOVERY_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        INT_MISC_RECOVERY_CYCLES                        = 0x0d | (0x03 << 8), \/\/ set edge to c/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
INT_NIC0	include/machine/ic.h	/^        INT_NIC0        = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_NIC0_ERR	include/machine/cortex/emote3/emote3_ic.h	/^        INT_NIC0_ERR    = EXCS + NVIC::IRQ_RFERR,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_NIC0_ERR	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_NIC0_ERR    = EXCS + NVIC::IRQ_RFERR,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_NIC0_ERR	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_NIC0_ERR    = EXCS + GIC::IRQ_ETHERNET0,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_NIC0_ERR	include/machine/cortex/zynq/zynq_ic.h	/^        INT_NIC0_ERR    = EXCS + GIC::IRQ_ETHERNET0,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_NIC0_ERR	include/machine/ic.h	/^        INT_NIC0_ERR    = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_NIC0_RX	include/machine/cortex/emote3/emote3_ic.h	/^        INT_NIC0_RX     = EXCS + NVIC::IRQ_RFTXRX,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_NIC0_RX	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_NIC0_RX     = EXCS + NVIC::IRQ_RFTXRX,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_NIC0_RX	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_NIC0_RX     = EXCS + GIC::IRQ_ETHERNET0,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_NIC0_RX	include/machine/cortex/zynq/zynq_ic.h	/^        INT_NIC0_RX     = EXCS + GIC::IRQ_ETHERNET0,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_NIC0_RX	include/machine/ic.h	/^        INT_NIC0_RX     = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_NIC0_TIMER	include/machine/cortex/emote3/emote3_ic.h	/^        INT_NIC0_TIMER  = EXCS + NVIC::IRQ_MACTIMER,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_NIC0_TIMER	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_NIC0_TIMER  = EXCS + NVIC::IRQ_MACTIMER,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_NIC0_TIMER	include/machine/ic.h	/^        INT_NIC0_TIMER  = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_NIC0_TX	include/machine/cortex/emote3/emote3_ic.h	/^        INT_NIC0_TX     = EXCS + NVIC::IRQ_RFTXRX,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_NIC0_TX	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_NIC0_TX     = EXCS + NVIC::IRQ_RFTXRX,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_NIC0_TX	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_NIC0_TX     = EXCS + GIC::IRQ_ETHERNET0,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_NIC0_TX	include/machine/cortex/zynq/zynq_ic.h	/^        INT_NIC0_TX     = EXCS + GIC::IRQ_ETHERNET0,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_NIC0_TX	include/machine/ic.h	/^        INT_NIC0_TX     = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_NLOCK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_NLOCK     = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_OVERFLOW_COMPARE1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_OVERFLOW_COMPARE1 = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_OVERFLOW_COMPARE2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_OVERFLOW_COMPARE2 = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_OVERFLOW_PER	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_OVERFLOW_PER      = 1 << 3,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_PER	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_PER               = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e881b03
INT_PMU	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_PMU                 = EXCS + MAILBOX_PMU_IRQ,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_PMU	include/machine/pc/pc_ic.h	/^        INT_PMU,$/;"	e	enum:IC::__anon3a300d520b03
INT_PREFETCH_ABORT	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_PREFETCH_ABORT      = CPU::EXC_PREFETCH_ABORT,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_RESET	include/machine/cortex/emote3/emote3_usb.h	/^        INT_RESET   = 1 << 2, \/\/ Reset interrupt flag\/enable$/;"	e	enum:USB_Engine::__anon9b88aa680403
INT_RESUME	include/machine/cortex/emote3/emote3_usb.h	/^        INT_RESUME  = 1 << 1, \/\/ Resume interrupt flag\/enable$/;"	e	enum:USB_Engine::__anon9b88aa680403
INT_RFIDLE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_RFIDLE     = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e881503
INT_RXABO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_RXABO     = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_RXMASKZERO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_RXMASKZERO      = 1 << 7,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_RXOVERF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_RXOVERF   = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_RXPKTDONE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_RXPKTDONE       = 1 << 6,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_RXUNDERF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_RXUNDERF  = 1 << 3,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_SECOND	include/machine/pc/pc_rtc.h	/^        INT_SECOND	= 0x10, \/\/ Every time update (second)$/;"	e	enum:MC146818::__anon80dec0ef0403
INT_SFD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_SFD             = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_SOF	include/machine/cortex/emote3/emote3_usb.h	/^        INT_SOF     = 1 << 3, \/\/ Start-of-Frame interrupt flag\/enable$/;"	e	enum:USB_Engine::__anon9b88aa680403
INT_SPI	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_SPI                 = EXCS + SPI_INT,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_SPI0	include/machine/ic.h	/^        INT_SPI0        = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_SRC_MATCH_DONE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_SRC_MATCH_DONE  = 1 << 3,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_SRC_MATCH_FOUND	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_SRC_MATCH_FOUND = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e881403
INT_STAT_ALARM	include/machine/pc/pc_rtc.h	/^        INT_STAT_ALARM	= 0x20, \/\/ Alarm$/;"	e	enum:MC146818::__anon80dec0ef0503
INT_STAT_FREQ	include/machine/pc/pc_rtc.h	/^      	INT_STAT_FREQ	= 0x40  \/\/ Periodic$/;"	e	enum:MC146818::__anon80dec0ef0503
INT_STAT_MASK	include/machine/pc/pc_rtc.h	/^        INT_STAT_MASK	= 0x70, \/\/ What caused an interrupt?$/;"	e	enum:MC146818::__anon80dec0ef0503
INT_STAT_SECOND	include/machine/pc/pc_rtc.h	/^        INT_STAT_SECOND	= 0x10, \/\/ Time update (second)$/;"	e	enum:MC146818::__anon80dec0ef0503
INT_STROBEERR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_STROBEERR = 1 << 6,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_SUSPEND	include/machine/cortex/emote3/emote3_usb.h	/^        INT_SUSPEND = 1 << 0, \/\/ Suspend interrupt flag\/enable$/;"	e	enum:USB_Engine::__anon9b88aa680403
INT_SYS_TIMER	include/machine/cortex/emote3/emote3_ic.h	/^        INT_SYS_TIMER   = CPU::EXC_SYSTICK,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_SYS_TIMER	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_SYS_TIMER   = CPU::EXC_SYSTICK,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_SYS_TIMER	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_SYS_TIMER           = Traits<Machine>::emulated ? INT_TIMER5 : INT_TIMER1,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_SYS_TIMER	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_SYS_TIMER   = EXCS + GIC::IRQ_PRIVATE_TIMER,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_SYS_TIMER	include/machine/cortex/zynq/zynq_ic.h	/^        INT_SYS_TIMER   = EXCS + GIC::IRQ_PRIVATE_TIMER,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_SYS_TIMER	include/machine/ic.h	/^        INT_SYS_TIMER   = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_SYS_TIMER	include/machine/pc/pc_ic.h	/^        INT_SYS_TIMER   = Engine::INT_TIMER,$/;"	e	enum:IC::__anon3a300d520b03
INT_SYS_TIMER	include/machine/riscv/riscv_ic.h	/^        INT_SYS_TIMER = EXCS + IRQ_MAC_TIMER$/;"	e	enum:IC::__anone3c5e8ba0303
INT_TIMER	include/machine/pc/pc_ic.h	/^        INT_TIMER       = HARD_INT + IRQ_TIMER,$/;"	e	enum:i8259A::__anon3a300d520403
INT_TIMER	include/machine/pc/pc_ic.h	/^        INT_TIMER       = i8259A::INT_TIMER,$/;"	e	enum:APIC::__anon3a300d520503
INT_TIMER0	include/machine/cortex/emote3/emote3_ic.h	/^        INT_TIMER0      = EXCS + NVIC::IRQ_GPT0A,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_TIMER0	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_TIMER0      = EXCS + NVIC::IRQ_GPT0A,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_TIMER0	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TIMER0              = EXCS + SYSTEM_TIMER_MATCH0, \/\/ used by the GPU$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TIMER0	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_TIMER0      = EXCS + GIC::IRQ_GLOBAL_TIMER,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_TIMER0	include/machine/cortex/zynq/zynq_ic.h	/^        INT_TIMER0      = EXCS + GIC::IRQ_GLOBAL_TIMER,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_TIMER0	include/machine/ic.h	/^        INT_TIMER0      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER1	include/machine/cortex/emote3/emote3_ic.h	/^        INT_TIMER1      = EXCS + NVIC::IRQ_GPT1A,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_TIMER1	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_TIMER1      = EXCS + NVIC::IRQ_GPT1A,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_TIMER1	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TIMER1              = EXCS + SYSTEM_TIMER_MATCH1,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TIMER1	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_TIMER1      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_TIMER1	include/machine/cortex/zynq/zynq_ic.h	/^        INT_TIMER1      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_TIMER1	include/machine/ic.h	/^        INT_TIMER1      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER2	include/machine/cortex/emote3/emote3_ic.h	/^        INT_TIMER2      = EXCS + NVIC::IRQ_GPT2A,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_TIMER2	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_TIMER2      = EXCS + NVIC::IRQ_GPT2A,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_TIMER2	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TIMER2              = EXCS + SYSTEM_TIMER_MATCH2, \/\/ used by the GPU$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TIMER2	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_TIMER2      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_TIMER2	include/machine/cortex/zynq/zynq_ic.h	/^        INT_TIMER2      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_TIMER2	include/machine/ic.h	/^        INT_TIMER2      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER3	include/machine/cortex/emote3/emote3_ic.h	/^        INT_TIMER3      = EXCS + NVIC::IRQ_GPT3A,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_TIMER3	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_TIMER3      = EXCS + NVIC::IRQ_GPT3A,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_TIMER3	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TIMER3              = EXCS + SYSTEM_TIMER_MATCH3,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TIMER3	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_TIMER3      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_TIMER3	include/machine/cortex/zynq/zynq_ic.h	/^        INT_TIMER3      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_TIMER3	include/machine/ic.h	/^        INT_TIMER3      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER4	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TIMER4              = EXCS + ARM_TIMER_IRQ,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TIMER4	include/machine/ic.h	/^        INT_TIMER4      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER5	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TIMER5              = EXCS + MAILBOX_TIMER_IRQ,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TIMER5	include/machine/ic.h	/^        INT_TIMER5      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER6	include/machine/ic.h	/^        INT_TIMER6      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TIMER7	include/machine/ic.h	/^        INT_TIMER7      = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_TSC_TIMER	include/machine/cortex/emote3/emote3_ic.h	/^        INT_TSC_TIMER   = INT_TIMER3,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_TSC_TIMER	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_TSC_TIMER   = INT_TIMER3,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_TSC_TIMER	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_TSC_TIMER           = INT_TIMER4,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_TSC_TIMER	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_TSC_TIMER   = INT_TIMER0, \/\/ TSC must be disabled to use User_Timer$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_TSC_TIMER	include/machine/cortex/zynq/zynq_ic.h	/^        INT_TSC_TIMER   = INT_TIMER0, \/\/ TSC must be disabled to use User_Timer$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_TXACKDONE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_TXACKDONE  = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e881503
INT_TXDONE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_TXDONE     = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881503
INT_TXOVERF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_TXOVERF   = 1 << 4,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_TXUNDERF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        INT_TXUNDERF  = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e881603
INT_UART0	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_UART0               = EXCS + UART_AUX_INT,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_UART0	include/machine/ic.h	/^        INT_UART0       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_UART1	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_UART1               = EXCS + UART_INT0,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_UART1	include/machine/ic.h	/^        INT_UART1       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_UART2	include/machine/ic.h	/^        INT_UART2       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_UART3	include/machine/ic.h	/^        INT_UART3       = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_UNKNOWN	include/machine/ic.h	/^        INT_UNKNOWN     = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_USB0	include/machine/cortex/emote3/emote3_ic.h	/^        INT_USB0        = EXCS + NVIC::IRQ_USB$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_USB0	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_USB0        = EXCS + NVIC::IRQ_USB$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_USB0	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_USB0                = EXCS + USB_CONTROLLER,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_USB0	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_USB0        = EXCS + GIC::IRQ_USB0$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_USB0	include/machine/cortex/zynq/zynq_ic.h	/^        INT_USB0        = EXCS + GIC::IRQ_USB0$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_USB0	include/machine/ic.h	/^        INT_USB0        = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INT_USR_TIMER	include/machine/cortex/emote3/emote3_ic.h	/^        INT_USR_TIMER   = INT_TIMER0,$/;"	e	enum:IC_Engine::__anon98148aea0103
INT_USR_TIMER	include/machine/cortex/lm3s811/lm3s811_ic.h	/^        INT_USR_TIMER   = INT_TIMER0,$/;"	e	enum:IC_Engine::__anond2f50f020103
INT_USR_TIMER	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^        INT_USR_TIMER           = INT_TIMER3,$/;"	e	enum:IC_Engine::__anonbc44989a0103
INT_USR_TIMER	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^        INT_USR_TIMER   = INT_TIMER0,$/;"	e	enum:IC_Engine::__anon9956f2800103
INT_USR_TIMER	include/machine/cortex/zynq/zynq_ic.h	/^        INT_USR_TIMER   = INT_TIMER0,$/;"	e	enum:IC_Engine::__anonf9eed6140103
INT_USR_TIMER	include/machine/ic.h	/^        INT_USR_TIMER   = UNSUPPORTED_INTERRUPT,$/;"	e	enum:IC_Common::__anone13d4e9e0103
INV	include/architecture/ia32/ia32_pmu.h	/^        INV     = 1 << 23, \/\/ invert the CMASK$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
INVALID	include/architecture/armv8/armv8_mmu.h	/^            INVALID             = 0UL   << 0,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
INVALID	include/machine/pci.h	/^        static const Reg8 INVALID = ~0;$/;"	m	struct:PCI_Common::Locator	typeref:typename:const Reg8
IN_BUF_FULL	include/machine/pc/pc_keyboard.h	/^        IN_BUF_FULL     = 0x02, \/\/ A byte is ready in the input buffer$/;"	e	enum:i8042::__anondfef52170203
IN_TIME_OUT	include/machine/pc/pc_keyboard.h	/^        IN_TIME_OUT     = 0x40, \/\/ Error: time out when inputing$/;"	e	enum:i8042::__anondfef52170203
IO	include/architecture/armv8/armv8_mmu.h	/^            IO                  = (nG | RW_USR | DEV | PTE),                            \/\/ Dev/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
IO	include/architecture/ia32/ia32_mmu.h	/^            IO   = 1 << 11, \/\/ User Def. (0=memory, 1=I\/O)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
IO	include/architecture/mmu.h	/^            IO   = 1 << 8, \/\/ Memory Mapped I\/O (0=memory, 1=I\/O)$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
IO	include/machine/cortex/cortex_memory_map.h	/^        IO              = Traits<Machine>::IO,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
IO	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int IO                = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int IO                = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        IO              = Traits<Machine>::IO,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
IO	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int IO                = 0x70000000;   \/\/ 2 GB - 256 MB (max 247 MB)$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int IO                = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int IO                = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        IO              = Traits<Machine>::IO,$/;"	e	enum:Memory_Map::__anona81ccb260103
IO	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int IO                = 0x70000000; 	\/\/ 2 GB - 256 MB  (max 244 MB)$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        IO              = Traits<Machine>::IO,$/;"	e	enum:Memory_Map::__anona1c77a600103
IO	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long IO               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
IO	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        IO              = Traits<Machine>::IO,$/;"	e	enum:Memory_Map::__anond92500800103
IO	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long IO               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
IO	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        IO              = Traits<Machine>::IO,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
IO	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long IO               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
IO	src/setup/setup_legacy_pc.cc	/^    static const unsigned long IO               = Memory_Map::IO;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
IOC_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        IOC_BASE                = 0x400d4000,$/;"	e	enum:Memory_Map::__anon74629cb40103
IOCtrl	include/machine/cortex/emote3/emote3_ioctrl.h	/^class IOCtrl$/;"	c
IOCtrl	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^class IOCtrl$/;"	c
IOTC	include/machine/pc/pc_timer.h	/^        IOTC            = 0x00, \/\/ Interrupt on Terminal Count$/;"	e	enum:i8253::__anonb4b1c2070203
IO_APIC	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        IO_APIC         = APIC    +  4 * 1024,$/;"	e	enum:Memory_Map::__anona81ccb260103
IO_APIC_LOG_ADDR	include/machine/pc/pc_ic.h	/^        IO_APIC_LOG_ADDR    = Memory_Map::IO_APIC,$/;"	e	enum:APIC::__anon3a300d520603
IO_APIC_PHY	src/setup/setup_legacy_pc.cc	/^    static const unsigned long IO_APIC_PHY      = APIC::IO_APIC_PHY_ADDR;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
IO_APIC_PHY_ADDR	include/machine/pc/pc_ic.h	/^        IO_APIC_PHY_ADDR    = 0xfec00000,$/;"	e	enum:APIC::__anon3a300d520603
IO_APIC_SIZE	include/machine/pc/pc_ic.h	/^        IO_APIC_SIZE        = Memory_Map::VGA - Memory_Map::IO_APIC$/;"	e	enum:APIC::__anon3a300d520603
IO_APIC_SIZE	src/setup/setup_legacy_pc.cc	/^    static const unsigned long IO_APIC_SIZE     = APIC::IO_APIC_SIZE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
IO_BASE	include/machine/pci.h	/^        IO_BASE			= 0x1c, \/\/ I\/O range behind the bridge$/;"	e	enum:PCI_Common::__anon0966c1ce0703
IO_BASE_UPPER16	include/machine/pci.h	/^        IO_BASE_UPPER16		= 0x30, \/\/ Upper half of I\/O addresses$/;"	e	enum:PCI_Common::__anon0966c1ce0703
IO_CHECK	include/machine/pc/pc_timer.h	/^        IO_CHECK                = 0x40, \/\/ R\/O$/;"	e	enum:i8255::__anonb4b1c2070503
IO_CHECK_ENABLE	include/machine/pc/pc_timer.h	/^        IO_CHECK_ENABLE         = 0x08, \/\/ R\/W$/;"	e	enum:i8255::__anonb4b1c2070503
IO_DIV	include/machine/cortex/emote3/emote3_sysctrl.h	/^        IO_DIV        = 1 <<  8,  \/\/ I\/O clock rate setting                           rw     /;"	e	enum:SysCtrl::__anon6512a6d20203
IO_Irq	include/architecture/ia32/ia32_cpu.h	/^    typedef Reg16 IO_Irq;$/;"	t	class:CPU	typeref:typename:Reg16
IO_Irq	include/machine/pc/pc_e100.h	/^    typedef CPU::IO_Irq IO_Irq;$/;"	t	class:i8255x	typeref:typename:CPU::IO_Irq
IO_Irq	include/machine/pc/pc_fpga.h	/^    typedef CPU::IO_Irq IO_Irq;$/;"	t	class:XAP1052	typeref:typename:CPU::IO_Irq
IO_Irq	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::IO_Irq IO_Irq;$/;"	t	class:Am79C970A	typeref:typename:CPU::IO_Irq
IO_Irq	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::IO_Irq IO_Irq;$/;"	t	class:RTL8139	typeref:typename:CPU::IO_Irq
IO_LIMIT	include/machine/pci.h	/^        IO_LIMIT		= 0x1d,$/;"	e	enum:PCI_Common::__anon0966c1ce0703
IO_LIMIT_UPPER16	include/machine/pci.h	/^        IO_LIMIT_UPPER16	= 0x32,$/;"	e	enum:PCI_Common::__anon0966c1ce0703
IO_PLL_CLOCK	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int IO_PLL_CLOCK      = 1000000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO_PLL_CLOCK	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int IO_PLL_CLOCK      = 1000000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO_PLL_CLOCK	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int IO_PLL_CLOCK      = 1000000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
IO_Port	include/architecture/ia32/ia32_cpu.h	/^    typedef Reg16 IO_Port;$/;"	t	class:CPU	typeref:typename:Reg16
IO_Port	include/machine/pc/pc_display.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:MC6845	typeref:typename:CPU::IO_Port
IO_Port	include/machine/pc/pc_e100.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:i8255x	typeref:typename:CPU::IO_Port
IO_Port	include/machine/pc/pc_fpga.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:XAP1052	typeref:typename:CPU::IO_Port
IO_Port	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:Am79C970A	typeref:typename:CPU::IO_Port
IO_Port	include/machine/pc/pc_rtc.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:MC146818	typeref:typename:CPU::IO_Port
IO_Port	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:RTL8139	typeref:typename:CPU::IO_Port
IO_Port	include/machine/pc/pc_uart.h	/^    typedef CPU::IO_Port IO_Port;$/;"	t	class:NS16550AF	typeref:typename:CPU::IO_Port
IO_RANGE_MASK	include/machine/pci.h	/^        IO_RANGE_MASK		= ~0x0fUL$/;"	e	enum:PCI_Common::__anon0966c1ce0903
IO_RANGE_TYPE_16	include/machine/pci.h	/^        IO_RANGE_TYPE_16	= 0x00,$/;"	e	enum:PCI_Common::__anon0966c1ce0903
IO_RANGE_TYPE_32	include/machine/pci.h	/^        IO_RANGE_TYPE_32	= 0x01,$/;"	e	enum:PCI_Common::__anon0966c1ce0903
IO_RANGE_TYPE_MASK	include/machine/pci.h	/^        IO_RANGE_TYPE_MASK	= 0x0fUL, \/\/ I\/O bridging type$/;"	e	enum:PCI_Common::__anon0966c1ce0903
IP	include/machine/riscv/riscv_spi.h	/^        IP      = 0x74, \/\/ Interrupt pending$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
IP	include/machine/riscv/riscv_uart.h	/^        IP      = 0x14,$/;"	e	enum:SiFive_UART::__anon08e238ea0103
IPDSTRETCH	app/hello/hello_traits.h	/^    IPDSTRETCH = 0x10000000,  \/**< enable transmit IPG *\/$/;"	e	enum:GEM::__anon4cccbbd80603
IPDSTRETCH	include/machine/riscv/riscv_nic.h	/^    IPDSTRETCH = 0x10000000,  \/**< enable transmit IPG *\/$/;"	e	enum:GEM::__anon5ce19f280603
IPMB_LINUX	include/utility/pcap.h	/^        IPMB_LINUX                 = 209,$/;"	e	enum:PCAP::Link_Type
IPMI_HPM_2	include/utility/pcap.h	/^        IPMI_HPM_2                 = 260,$/;"	e	enum:PCAP::Link_Type
IPNET	include/utility/pcap.h	/^        IPNET                      = 226,$/;"	e	enum:PCAP::Link_Type
IPOIB	include/utility/pcap.h	/^        IPOIB                      = 242,$/;"	e	enum:PCAP::Link_Type
IPV4	include/utility/pcap.h	/^        IPV4                       = 228,$/;"	e	enum:PCAP::Link_Type
IPV6	include/utility/pcap.h	/^        IPV6                       = 229,$/;"	e	enum:PCAP::Link_Type
IP_OVER_FC	include/utility/pcap.h	/^        IP_OVER_FC                 = 122,$/;"	e	enum:PCAP::Link_Type
IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    typedef Interrupt_Id IRQ;$/;"	t	class:BCM_IC_Common	typeref:typename:Interrupt_Id
IRQ	include/machine/cortex/engine/cortex_a9/gic.h	/^    typedef Interrupt_Id IRQ;$/;"	t	class:GIC	typeref:typename:Interrupt_Id
IRQ	include/machine/cortex/engine/cortex_m3/nvic.h	/^    typedef Interrupt_Id IRQ;$/;"	t	class:NVIC	typeref:typename:Interrupt_Id
IRQ	include/machine/pc/pc_ic.h	/^    typedef unsigned int IRQ;$/;"	t	class:i8259A	typeref:typename:unsigned int
IRQS	include/machine/cortex/emote3/emote3_ic.h	/^    static const unsigned int IRQS = NVIC::IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
IRQS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    static const unsigned int IRQS = 128;$/;"	m	class:BCM_IC_Common	typeref:typename:const unsigned int
IRQS	include/machine/cortex/engine/cortex_a9/gic.h	/^    static const unsigned int IRQS = 92;$/;"	m	class:GIC	typeref:typename:const unsigned int
IRQS	include/machine/cortex/engine/cortex_m3/nvic.h	/^    static const unsigned int IRQS = 48;$/;"	m	class:NVIC	typeref:typename:const unsigned int
IRQS	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static const unsigned int IRQS = NVIC::IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
IRQS	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static const unsigned int IRQS = BCM_IC_Common::IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
IRQS	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static const unsigned int IRQS = GIC::IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
IRQS	include/machine/cortex/zynq/zynq_ic.h	/^    static const unsigned int IRQS = GIC::IRQS;$/;"	m	class:IC_Engine	typeref:typename:const unsigned int
IRQS	include/machine/cortex/zynq/zynq_machine.h	/^    static const unsigned int IRQS = 96;$/;"	m	class:Zynq	typeref:typename:const unsigned int
IRQS	include/machine/pc/pc_ic.h	/^    static const unsigned int IRQS = 16;$/;"	m	class:i8259A	typeref:typename:const unsigned int
IRQS	include/machine/riscv/riscv_ic.h	/^    static const unsigned int IRQS = 16;$/;"	m	class:CLINT	typeref:typename:const unsigned int
IRQS	include/machine/riscv/riscv_ic.h	/^    static const unsigned int IRQS = CLINT::IRQS;$/;"	m	class:IC	typeref:typename:const unsigned int
IRQ_AC	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_AC          = 25,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_ACTIVE0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ACTIVE0     = 0x300,        \/\/ Interrupt  0-31 Active Bit                         /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_ACTIVE0	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_ACTIVE0     = 0x300,        \/\/ Interrupt  0-31 Active Bit                         /;"	e	enum:SCB::__anon31f252560103
IRQ_ACTIVE1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ACTIVE1     = 0x304,        \/\/ Interrupt 32-63 Active Bit                         /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_ACTIVE1	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_ACTIVE1     = 0x304,        \/\/ Interrupt 32-63 Active Bit                         /;"	e	enum:SCB::__anon31f252560103
IRQ_ACTIVE2	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ACTIVE2     = 0x308,        \/\/ Interrupt 64-95 Active Bit                         /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_ACTIVE2	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_ACTIVE2     = 0x308,        \/\/ Interrupt 64-95 Active Bit                         /;"	e	enum:SCB::__anon31f252560103
IRQ_ADC	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ADC         = 14,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_AES	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_AES         = 30,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_APU0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_APU0                = 32,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_APU1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_APU1                = 33,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_AWDT	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_AWDT                = 30,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_BASIC_PENDING	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        IRQ_BASIC_PENDING           = 0x000, \/\/ r       0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
IRQ_CAN0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_CAN0                = 60,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_CAN1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_CAN1                = 83,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_CASCADE	include/machine/pc/pc_ic.h	/^        IRQ_CASCADE     = 2,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_CLR	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        IRQ_CLR = 0x00c, \/\/ EOI$/;"	e	enum:ARM_Timer::__anonbbe195780103
IRQ_DETECT_ACK	include/machine/cortex/engine/pl061.h	/^        IRQ_DETECT_ACK  = 0x718,        \/\/ Power-up Interrupt Status\/Clear      rw      0x000/;"	e	enum:PL061::__anone33fc74e0103
IRQ_DEVC	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DEVC                = 40,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DISABLE0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_DISABLE0    = 0x180,        \/\/ Interrupt  0-31 Clear Enable                       /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_DISABLE0	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_DISABLE0    = 0x180,        \/\/ Interrupt  0-31 Clear Enable                       /;"	e	enum:SCB::__anon31f252560103
IRQ_DISABLE1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_DISABLE1    = 0x184,        \/\/ Interrupt 32-63 Clear Enable                       /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_DISABLE1	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_DISABLE1    = 0x184,        \/\/ Interrupt 32-63 Clear Enable                       /;"	e	enum:SCB::__anon31f252560103
IRQ_DISABLE2	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_DISABLE2    = 0x188,        \/\/ Interrupt 64-95 Clear Enable                       /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_DISABLE2	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_DISABLE2    = 0x188,        \/\/ Interrupt 64-95 Clear Enable                       /;"	e	enum:SCB::__anon31f252560103
IRQ_DISK1	include/machine/pc/pc_ic.h	/^        IRQ_DISK1       = 14,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_DISK2	include/machine/pc/pc_ic.h	/^        IRQ_DISK2       = 15,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_DMAC0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC0               = 46,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC1               = 47,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC2	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC2               = 48,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC3	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC3               = 49,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC4	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC4               = 72,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC5	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC5               = 73,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC6	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC6               = 74,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC7	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC7               = 75,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_DMAC_ABORT	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_DMAC_ABORT          = 45,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_EN	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        IRQ_EN                      = 1 << 2    \/\/ Enable interrupt             r\/w     0$/;"	e	enum:A9_Private_Timer::__anonbdb656530203
IRQ_EN	include/machine/cortex/zynq/zynq_machine.h	/^        IRQ_EN                      = 1 << 2    \/\/ Enable interrupt             r\/w     0$/;"	e	enum:Zynq::__anonae32835d0f03
IRQ_ENABLE0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ENABLE0     = 0x100,        \/\/ Interrupt  0-31 Set Enable                         /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_ENABLE0	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_ENABLE0     = 0x100,        \/\/ Interrupt  0-31 Set Enable                         /;"	e	enum:SCB::__anon31f252560103
IRQ_ENABLE1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ENABLE1     = 0x104,        \/\/ Interrupt 32-63 Set Enable                         /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_ENABLE1	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_ENABLE1     = 0x104,        \/\/ Interrupt 32-63 Set Enable                         /;"	e	enum:SCB::__anon31f252560103
IRQ_ENABLE2	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_ENABLE2     = 0x108,        \/\/ Interrupt 64-95 Set Enable                         /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_ENABLE2	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_ENABLE2     = 0x108,        \/\/ Interrupt 64-95 Set Enable                         /;"	e	enum:SCB::__anon31f252560103
IRQ_ETHERNET0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_ETHERNET0           = 54,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_ETHERNET0_WAKEUP	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_ETHERNET0_WAKEUP    = 55,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_ETHERNET1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_ETHERNET1           = 76,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_ETHERNET1_WAKEUP	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_ETHERNET1_WAKEUP    = 78,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_FC	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_FC          = 29,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_FLOPPY	include/machine/pc/pc_ic.h	/^        IRQ_FLOPPY      = 6,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_GLOBAL_TIMER	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_GLOBAL_TIMER        = 27,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_GPIO	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_GPIO                = 52,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_GPIOA	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPIOA       = 0,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPIOB	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPIOB       = 1,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPIOC	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPIOC       = 2,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPIOD	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPIOD       = 3,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPIOE	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPIOE       = 4,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT0A	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT0A       = 19,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT0B	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT0B       = 20,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT1A	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT1A       = 21,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT1B	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT1B       = 22,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT2A	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT2A       = 23,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT2B	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT2B       = 24,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT3A	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT3A       = 35,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_GPT3B	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_GPT3B       = 36,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_I2C	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_I2C         = 8,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_I2C0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_I2C0                = 57,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_I2C1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_I2C1                = 80,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_KEYBOARD	include/machine/pc/pc_ic.h	/^        IRQ_KEYBOARD    = 1,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_L2	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_L2                  = 34,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_LAST	include/machine/pc/pc_ic.h	/^        IRQ_LAST        = IRQ_DISK2$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_MACTIMER	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_MACTIMER    = 33,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_MAC_EXT	include/machine/riscv/riscv_ic.h	/^        IRQ_MAC_EXT             = 11,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_MAC_SOFT	include/machine/riscv/riscv_ic.h	/^        IRQ_MAC_SOFT            = 3,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_MAC_TIMER	include/machine/riscv/riscv_ic.h	/^        IRQ_MAC_TIMER           = 7,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_MATH	include/machine/pc/pc_ic.h	/^        IRQ_MATH        = 13,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_MOUSE	include/machine/pc/pc_ic.h	/^        IRQ_MOUSE       = 12,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_NFIQ	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_NFIQ                = 28,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_NIRQ	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_NIRQ                = 31,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_OCM	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_OCM                 = 35,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PARALLEL1	include/machine/pc/pc_ic.h	/^        IRQ_PARALLEL1   = 7,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_PARALLEL23	include/machine/pc/pc_ic.h	/^        IRQ_PARALLEL23  = 5,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_PARITY	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PARITY              = 92$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PEND0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_PEND0       = 0x200,        \/\/ Interrupt  0-31 Set Pending                        /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_PEND0	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_PEND0       = 0x200,        \/\/ Interrupt  0-31 Set Pending                        /;"	e	enum:SCB::__anon31f252560103
IRQ_PEND1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_PEND1       = 0x204,        \/\/ Interrupt 32-63 Set Pending                        /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_PEND1	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_PEND1       = 0x204,        \/\/ Interrupt 32-63 Set Pending                        /;"	e	enum:SCB::__anon31f252560103
IRQ_PEND2	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_PEND2       = 0x208,        \/\/ Interrupt 64-95 Set Pending                        /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_PEND2	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_PEND2       = 0x208,        \/\/ Interrupt 64-95 Set Pending                        /;"	e	enum:SCB::__anon31f252560103
IRQ_PENDING_1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        IRQ_PENDING_1               = 0x004, \/\/ r       0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
IRQ_PENDING_2	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        IRQ_PENDING_2               = 0x008, \/\/ r\/w     0x000$/;"	e	enum:BCM_IRQ::__anon892d5dc40203
IRQ_PKA	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_PKA         = 31,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_PL0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL0                 = 61,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL1                 = 62,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL10	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL10                = 86,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL11	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL11                = 87,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL12	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL12                = 88,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL13	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL13                = 89,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL14	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL14                = 90,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL15	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL15                = 91,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL2	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL2                 = 63,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL3	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL3                 = 64,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL4	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL4                 = 65,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL5	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL5                 = 66,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL6	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL6                 = 67,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL7	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL7                 = 68,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL8	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL8                 = 84,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PL9	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PL9                 = 85,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PMU0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PMU0                = 37,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PMU1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PMU1                = 38,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_PRIVATE_TIMER	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_PRIVATE_TIMER       = 29,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_QSPI	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_QSPI                = 51,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_RFERR	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_RFERR       = 27,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_RFTXRX	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_RFTXRX      = 26,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_RTC	include/machine/pc/pc_ic.h	/^        IRQ_RTC         = 8,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_SC	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_SC          = 28,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_SDIO0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SDIO0               = 56,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SDIO1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SDIO1               = 79,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SERIAL13	include/machine/pc/pc_ic.h	/^        IRQ_SERIAL13    = 4,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_SERIAL24	include/machine/pc/pc_ic.h	/^        IRQ_SERIAL24    = 3,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_SMC	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SMC                 = 50,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SMT	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_SMT         = 32,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_SOFTWARE0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE0           = 0,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE1           = 1,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE10	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE10          = 10,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE11	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE11          = 11,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE12	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE12          = 12,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE13	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE13          = 13,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE14	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE14          = 14,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE15	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE15          = 15,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE2	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE2           = 2,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE3	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE3           = 3,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE4	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE4           = 4,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE5	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE5           = 5,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE6	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE6           = 6,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE7	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE7           = 7,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE8	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE8           = 8,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SOFTWARE9	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SOFTWARE9           = 9,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SPI0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SPI0                = 58,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SPI1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SPI1                = 81,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_SSI0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_SSI0        = 7,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_SSI1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_SSI1        = 34,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_SUP_EXT	include/machine/riscv/riscv_ic.h	/^        IRQ_SUP_EXT             = 9,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_SUP_SOFT	include/machine/riscv/riscv_ic.h	/^        IRQ_SUP_SOFT            = 1,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_SUP_TIMER	include/machine/riscv/riscv_ic.h	/^        IRQ_SUP_TIMER           = 5,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_SWDT	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_SWDT                = 41,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_TIMER	include/machine/pc/pc_ic.h	/^        IRQ_TIMER       = 0,$/;"	e	enum:i8259A::__anon3a300d520303
IRQ_TTC0_0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_TTC0_0              = 42,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_TTC0_1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_TTC0_1              = 43,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_TTC0_2	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_TTC0_2              = 44,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_TTC1_0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_TTC1_0              = 69,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_TTC1_1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_TTC1_1              = 70,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_TTC1_2	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_TTC1_2              = 71,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_UART0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_UART0               = 59,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_UART0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UART0       = 5,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_UART1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_UART1               = 82,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_UART1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UART1       = 6,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_UDMAERR	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UDMAERR     = 47$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_UDMASW	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UDMASW      = 46,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_UNPEND0	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UNPEND0     = 0x280,        \/\/ Interrupt  0-31 Clear Pending                      /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_UNPEND0	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_UNPEND0     = 0x280,        \/\/ Interrupt  0-31 Clear Pending                      /;"	e	enum:SCB::__anon31f252560103
IRQ_UNPEND1	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UNPEND1     = 0x284,        \/\/ Interrupt 32-63 Clear Pending                      /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_UNPEND1	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_UNPEND1     = 0x284,        \/\/ Interrupt 32-63 Clear Pending                      /;"	e	enum:SCB::__anon31f252560103
IRQ_UNPEND2	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_UNPEND2     = 0x288,        \/\/ Interrupt 64-95 Clear Pending                      /;"	e	enum:NVIC::__anon65ef548e0203
IRQ_UNPEND2	include/machine/cortex/engine/cortex_m3/scb.h	/^        IRQ_UNPEND2     = 0x288,        \/\/ Interrupt 64-95 Clear Pending                      /;"	e	enum:SCB::__anon31f252560103
IRQ_USB	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_USB         = 44, \/\/ Using alternate interrupt mapping$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_USB0	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_USB0                = 53,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_USB1	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_USB1                = 76,$/;"	e	enum:GIC::__anonebe3eccb0103
IRQ_USR_EXT	include/machine/riscv/riscv_ic.h	/^        IRQ_USR_EXT             = 8,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_USR_SOFT	include/machine/riscv/riscv_ic.h	/^        IRQ_USR_SOFT            = 0,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_USR_TIMER	include/machine/riscv/riscv_ic.h	/^        IRQ_USR_TIMER           = 4,$/;"	e	enum:CLINT::__anone3c5e8ba0103
IRQ_WATCHDOG	include/machine/cortex/engine/cortex_m3/nvic.h	/^        IRQ_WATCHDOG    = 18,$/;"	e	enum:NVIC::__anon65ef548e0103
IRQ_XADC	include/machine/cortex/engine/cortex_a9/gic.h	/^        IRQ_XADC                = 39,$/;"	e	enum:GIC::__anonebe3eccb0103
IRR0_31	include/machine/pc/pc_ic.h	/^        IRR0_31       = 0x200,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR128_159	include/machine/pc/pc_ic.h	/^        IRR128_159    = 0x240,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR160_191	include/machine/pc/pc_ic.h	/^        IRR160_191    = 0x250,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR192_223	include/machine/pc/pc_ic.h	/^        IRR192_223    = 0x260,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR224_255	include/machine/pc/pc_ic.h	/^        IRR224_255    = 0x270,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR32_63	include/machine/pc/pc_ic.h	/^        IRR32_63      = 0x210,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR64_95	include/machine/pc/pc_ic.h	/^        IRR64_95      = 0x220,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IRR96_127	include/machine/pc/pc_ic.h	/^        IRR96_127     = 0x230,  \/\/ Interrupt request$/;"	e	enum:APIC::__anon3a300d520703
IS	include/machine/cortex/engine/pl061.h	/^        IS              = 0x404,        \/\/ Interrupt Sense                      rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
ISB_INSTRUCTIONS	include/architecture/armv7/armv7_pmu.h	/^        ISB_INSTRUCTIONS                        = 0x90,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
ISCLEAR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISCLEAR     = 0xff,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISFLUSHRX	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISFLUSHRX   = 0xed,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISFLUSHTX	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISFLUSHTX   = 0xee,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISO	include/machine/cortex/emote3/emote3_usb.h	/^        ISO          = 1 << 6, \/\/ Selects IN endpoint type: 0: Bulk\/interrupt 1: Isochronous /;"	e	enum:USB_Engine::__anon9b88aa680703
ISOWAITSOF	include/machine/cortex/emote3/emote3_usb.h	/^        ISOWAITSOF = 1 << 7, \/\/ For isochronous mode IN endpoints:                            /;"	e	enum:USB_Engine::__anon9b88aa680303
ISO_14443	include/utility/pcap.h	/^        ISO_14443                  = 264,$/;"	e	enum:PCAP::Link_Type
ISO_14443_4	include/machine/mifare.h	/^        ISO_14443_4  = 0x20, \/\/ PICC compliant with ISO\/IEC 14443-4$/;"	e	enum:MIFARE::PICC_Type
ISO_18092	include/machine/mifare.h	/^        ISO_18092    = 0x40, \/\/ PICC compliant with ISO\/IEC 18092$/;"	e	enum:MIFARE::PICC_Type
ISR	app/hello/hello_traits.h	/^    ISR = 0x0024,         \/**< Interrupt Status reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
ISR	include/architecture/armv7/armv7_cpu.h	/^    typedef void (ISR)();$/;"	t	class:ARMv7	typeref:typename:void ()()
ISR	include/architecture/ia32/ia32_cpu.h	/^    typedef void (ISR)();$/;"	t	class:CPU	typeref:typename:void ()()
ISR	include/architecture/rv32/rv32_cpu.h	/^    typedef void (ISR)();$/;"	t	class:CPU	typeref:typename:void ()()
ISR	include/architecture/rv64/rv64_cpu.h	/^    typedef void (ISR)();$/;"	t	class:CPU	typeref:typename:void ()()
ISR	include/machine/pc/pc_rtl8139.h	/^        ISR        = 0x3E,      \/\/ Interrupt Status Register$/;"	e	enum:RTL8139::__anon2b7d05ed0103
ISR	include/machine/riscv/riscv_nic.h	/^    ISR = 0x0024,         \/**< Interrupt Status reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
ISR	include/machine/riscv/riscv_uart.h	/^        ISR             = 0x08,$/;"	e	enum:DW8250::__anon08e238ea0503
ISR	include/machine/riscv/riscv_uart.h	/^        ISR             = 2,$/;"	e	enum:NS16500A::__anon08e238ea0303
ISR0_31	include/machine/pc/pc_ic.h	/^        ISR0_31       = 0x100,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR128_159	include/machine/pc/pc_ic.h	/^        ISR128_159    = 0x140,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR160_191	include/machine/pc/pc_ic.h	/^        ISR160_191    = 0x150,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR192_223	include/machine/pc/pc_ic.h	/^        ISR192_223    = 0x160,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR224_255	include/machine/pc/pc_ic.h	/^        ISR224_255    = 0x170,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR32_63	include/machine/pc/pc_ic.h	/^        ISR32_63      = 0x110,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR64_95	include/machine/pc/pc_ic.h	/^        ISR64_95      = 0x120,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISR96_127	include/machine/pc/pc_ic.h	/^        ISR96_127     = 0x130,  \/\/ In-service$/;"	e	enum:APIC::__anon3a300d520703
ISRFOFF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISRFOFF     = 0xef,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISRXON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISRXON      = 0xe3,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISSAMPLECCA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISSAMPLECCA = 0xeb,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISSTART	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISSTART     = 0xe1,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISSTOP	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISSTOP      = 0xe2,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISSUE_CORE_RENAMING	include/architecture/armv7/armv7_pmu.h	/^        ISSUE_CORE_RENAMING                     = 0x68,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
ISSUE_DOESNT_DISPATCH	include/architecture/armv7/armv7_pmu.h	/^        ISSUE_DOESNT_DISPATCH                   = 0x66,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
ISSUE_EMPTY	include/architecture/armv7/armv7_pmu.h	/^        ISSUE_EMPTY                             = 0x67,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
ISTXON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISTXON      = 0xe9,$/;"	e	enum:CC2538RF::__anon1a159e880803
ISTXONCCA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        ISTXONCCA   = 0xea,$/;"	e	enum:CC2538RF::__anon1a159e880803
ITF_EN_NS	include/machine/cortex/engine/cortex_a9/gic.h	/^        ITF_EN_NS                   = 1 << 1,   \/\/ Enable non-secure signaling  r\/w     0$/;"	e	enum:GIC::__anonebe3eccb0403
ITF_EN_NS	include/machine/cortex/zynq/zynq_machine.h	/^        ITF_EN_NS                   = 1 << 1,   \/\/ Enable non-secure signaling  r\/w     0$/;"	e	enum:Zynq::__anonae32835d0c03
ITF_EN_S	include/machine/cortex/engine/cortex_a9/gic.h	/^        ITF_EN_S                    = 1 << 0,   \/\/ Enable secure signaling      r\/w     0$/;"	e	enum:GIC::__anonebe3eccb0403
ITF_EN_S	include/machine/cortex/zynq/zynq_machine.h	/^        ITF_EN_S                    = 1 << 0,   \/\/ Enable secure signaling      r\/w     0$/;"	e	enum:Zynq::__anonae32835d0c03
ITLB_ITLB_FLUSH	include/architecture/ia32/ia32_pmu.h	/^        ITLB_ITLB_FLUSH                                 = 0xae | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ITLB_MISSES_MISS_CAUSES_A_WALK	include/architecture/ia32/ia32_pmu.h	/^        ITLB_MISSES_MISS_CAUSES_A_WALK                  = 0x85 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ITLB_MISSES_STLB_HIT	include/architecture/ia32/ia32_pmu.h	/^        ITLB_MISSES_STLB_HIT                            = 0x85 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ITLB_MISSES_WALK_COMPLETED	include/architecture/ia32/ia32_pmu.h	/^        ITLB_MISSES_WALK_COMPLETED                      = 0x85 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ITLB_MISSES_WALK_DURATION	include/architecture/ia32/ia32_pmu.h	/^        ITLB_MISSES_WALK_DURATION                       = 0x85 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
IVCTRL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        IVCTRL    = 0x04,$/;"	e	enum:CC2538RF::__anon1a159e880703
IWE	include/machine/cortex/emote3/emote3_sysctrl.h	/^        IWE             = 0x94,$/;"	e	enum:SysCtrl::__anon6512a6d20103
I_MAP	include/machine/cortex/emote3/emote3_sysctrl.h	/^        I_MAP           = 0x98,$/;"	e	enum:SysCtrl::__anon6512a6d20103
I_MAP	include/machine/cortex/emote3/emote3_sysctrl.h	/^    enum I_MAP {$/;"	g	class:SysCtrl
I_MAP_ALTMAP	include/machine/cortex/emote3/emote3_sysctrl.h	/^        I_MAP_ALTMAP = 1 << 0,$/;"	e	enum:SysCtrl::I_MAP
IndicationEnable	include/machine/pc/pc_c905.h	/^        Reg16 IndicationEnable;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
Infinity	include/system/types.h	/^enum Infinity : Time_Base { INFINITE = -1U };$/;"	g	typeref:typename:Time_Base
Init_Application	src/init/init_application.cc	/^    Init_Application() {$/;"	f	class:Init_Application	file:
Init_Application	src/init/init_application.cc	/^class Init_Application$/;"	c	file:
Init_Begin	src/init/init_begin.cc	/^    Init_Begin() { Machine::pre_init(System::info()); }$/;"	f	class:Init_Begin	file:
Init_Begin	src/init/init_begin.cc	/^class Init_Begin$/;"	c	file:
Init_Block	include/machine/pc/pc_pcnet32.h	/^    struct Init_Block {$/;"	s	class:Am79C970A
Init_End	src/init/init_end.cc	/^    Init_End() {$/;"	f	class:Init_End	file:
Init_End	src/init/init_end.cc	/^class Init_End$/;"	c	file:
Init_System	src/init/init_system.cc	/^    Init_System() {$/;"	f	class:Init_System	file:
Init_System	src/init/init_system.cc	/^class Init_System$/;"	c	file:
Initializer	include/machine/machine.h	/^    struct Initializer$/;"	s	class:Machine_Common
Initializer	include/machine/machine.h	/^    struct Initializer<Family, Traits<Family>::DEVICES::Length>$/;"	s	class:Machine_Common
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window0	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window1	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window3	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window6	typeref:typename:Reg16
IntStatus	include/machine/pc/pc_c905.h	/^        Reg16 IntStatus;$/;"	m	struct:C905::Window7	typeref:typename:Reg16
Intel_PMU_V1	include/architecture/ia32/ia32_pmu.h	/^    Intel_PMU_V1() {}$/;"	f	class:Intel_PMU_V1
Intel_PMU_V1	include/architecture/ia32/ia32_pmu.h	/^class Intel_PMU_V1: public PMU_Common$/;"	c
Intel_PMU_V2	include/architecture/ia32/ia32_pmu.h	/^    Intel_PMU_V2() {}$/;"	f	class:Intel_PMU_V2
Intel_PMU_V2	include/architecture/ia32/ia32_pmu.h	/^class Intel_PMU_V2: public Intel_PMU_V1$/;"	c
Intel_PMU_V3	include/architecture/ia32/ia32_pmu.h	/^    Intel_PMU_V3() {}$/;"	f	class:Intel_PMU_V3
Intel_PMU_V3	include/architecture/ia32/ia32_pmu.h	/^class Intel_PMU_V3: public Intel_PMU_V2$/;"	c
Intel_Sandy_Bridge_PMU	include/architecture/ia32/ia32_pmu.h	/^    Intel_Sandy_Bridge_PMU() {}$/;"	f	class:Intel_Sandy_Bridge_PMU
Intel_Sandy_Bridge_PMU	include/architecture/ia32/ia32_pmu.h	/^class Intel_Sandy_Bridge_PMU: public Intel_PMU_V3$/;"	c
Interface	include/machine/usb.h	/^        struct Interface$/;"	s	class:USB_2_0::Descriptor
InternalConfig	include/machine/pc/pc_c905.h	/^        Reg32 InternalConfig;$/;"	m	struct:C905::Window3	typeref:typename:Reg32
InterruptEnable	include/machine/pc/pc_c905.h	/^        Reg16 InterruptEnable;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
Interrupt_Handler	include/machine/ic.h	/^    typedef void (* Interrupt_Handler)(Interrupt_Id);$/;"	t	class:IC_Common	typeref:typename:void (*)(Interrupt_Id)
Interrupt_Id	include/architecture/ia32/ia32_pmu.h	/^    typedef IC::Interrupt_Id Interrupt_Id;$/;"	t	class:Intel_PMU_V1	typeref:typename:IC::Interrupt_Id
Interrupt_Id	include/machine/cortex/cortex_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/cortex_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:User_Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/emote3/emote3_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:System_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/emote3/emote3_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:User_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:ARM_Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:BCM_Mailbox_Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:BCM_Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:A9_Global_Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:A9_Private_Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_m3/gptm.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:GPTM	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/cortex_m3/systick.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:SysTick	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/engine/pl061.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:PL061	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:System_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:User_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:ARM_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:System_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:User_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:System_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:User_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/zynq/zynq_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:System_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/cortex/zynq/zynq_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:User_Timer_Engine	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Id	include/machine/ic.h	/^    typedef unsigned int Interrupt_Id;$/;"	t	class:IC_Common	typeref:typename:unsigned int
Interrupt_Id	include/machine/pc/pc_timer.h	/^    typedef IC::Interrupt_Id Interrupt_Id;$/;"	t	class:Timer	typeref:typename:IC::Interrupt_Id
Interrupt_Id	include/machine/riscv/riscv_timer.h	/^    typedef IC_Common::Interrupt_Id Interrupt_Id;$/;"	t	class:Timer	typeref:typename:IC_Common::Interrupt_Id
Interrupt_Mask	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef CC2538RF::Timer::Interrupt_Mask Interrupt_Mask;$/;"	t	class:IEEE802_15_4_Engine::Timer	typeref:typename:CC2538RF::Timer::Interrupt_Mask
Interrupt_Mask	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef Reg32 Interrupt_Mask;$/;"	t	class:CC2538RF::Timer	typeref:typename:Reg32
Iterator	include/utility/hash.h	/^    typedef Forward Iterator;$/;"	t	class:Simple_Hash	typeref:typename:Forward
Iterator	include/utility/list.h	/^        typedef Bidirecional<El> Iterator;$/;"	t	class:List_Iterators::Bidirecional	typeref:typename:Bidirecional<El>
Iterator	include/utility/list.h	/^        typedef Forward<El> Iterator;$/;"	t	class:List_Iterators::Forward	typeref:typename:Forward<El>
Iterator	include/utility/list.h	/^    typedef List_Iterators::Bidirecional<El> Iterator;$/;"	t	class:Grouping_List	typeref:typename:List_Iterators::Bidirecional<El>
Iterator	include/utility/list.h	/^    typedef List_Iterators::Bidirecional<El> Iterator;$/;"	t	class:List	typeref:typename:List_Iterators::Bidirecional<El>
Iterator	include/utility/list.h	/^    typedef List_Iterators::Bidirecional<El> Iterator;$/;"	t	class:Ordered_List	typeref:typename:List_Iterators::Bidirecional<El>
Iterator	include/utility/list.h	/^    typedef List_Iterators::Forward<El> Iterator;$/;"	t	class:Simple_Grouping_List	typeref:typename:List_Iterators::Forward<El>
Iterator	include/utility/list.h	/^    typedef List_Iterators::Forward<El> Iterator;$/;"	t	class:Simple_List	typeref:typename:List_Iterators::Forward<El>
Iterator	include/utility/list.h	/^    typedef List_Iterators::Forward<El> Iterator;$/;"	t	class:Simple_Ordered_List	typeref:typename:List_Iterators::Forward<El>
Iterator	include/utility/list.h	/^    typedef typename Base::Iterator Iterator;$/;"	t	class:Multihead_Scheduling_List	typeref:typename:Base::Iterator
Iterator	include/utility/list.h	/^    typedef typename Base::Iterator Iterator;$/;"	t	class:Scheduling_List	typeref:typename:Base::Iterator
Iterator	include/utility/list.h	/^    typedef typename L::Iterator Iterator;$/;"	t	class:Scheduling_Multilist	typeref:typename:L::Iterator
JALR_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        JALR_INSTRUCTIONS_RETIRED                       = 1 << 16,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
JAL_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        JAL_INSTRUCTIONS_RETIRED                        = 1 << 15,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
JAVA_BYTECODE_EXECUTE	include/architecture/armv7/armv7_pmu.h	/^        JAVA_BYTECODE_EXECUTE                   = 0x40,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
JAZELLE_BACKWARDS_BRANCHES_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        JAZELLE_BACKWARDS_BRANCHES_EXECUTED     = 0x42,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
JUMBO	app/hello/hello_traits.h	/^    JUMBO = 0x00000008,       \/**< Jumbo frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
JUMBO	include/machine/riscv/riscv_nic.h	/^    JUMBO = 0x00000008,       \/**< Jumbo frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
JUMBOMAXLEN	app/hello/hello_traits.h	/^    JUMBOMAXLEN = 0x0048, \/**< Jumbo max length reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
JUMBOMAXLEN	include/machine/riscv/riscv_nic.h	/^    JUMBOMAXLEN = 0x0048, \/**< Jumbo max length reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
KBD0_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        KBD0_BASE               = 0x10006000, \/\/ PrimeCell PL050 PS2 Keyboard\/Mouse Interface$/;"	e	enum:Memory_Map::__anonea063a4a0103
KBD1_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        KBD1_BASE               = 0x10007000, \/\/ PrimeCell PL050 PS2 Keyboard\/Mouse Interface$/;"	e	enum:Memory_Map::__anonea063a4a0103
KERNEL	include/system/traits.h	/^    enum {LIBRARY, BUILTIN, KERNEL};$/;"	e	enum:Traits_Tokens::__anon389b43b90103
KEYBOARD_ID	include/system/types.h	/^    KEYBOARD_ID,$/;"	e	enum:__anond508eab70103
KEY_SIZE	include/machine/mifare.h	/^        static const unsigned int KEY_SIZE = 6;$/;"	m	class:MIFARE::Key	typeref:typename:const unsigned int
KEY_SIZE	include/utility/aes.h	/^    static const unsigned int KEY_SIZE = 16;$/;"	m	class:SWAES	typeref:typename:const unsigned int
Kernel_Load_Map	include/system/info.h	/^    struct Kernel_Load_Map$/;"	s	struct:System_Info_Common
Key	include/machine/mifare.h	/^        Key() {}$/;"	f	class:MIFARE::Key
Key	include/machine/mifare.h	/^        Key(const void * key, Key_Type type) : _type(type) {$/;"	f	class:MIFARE::Key
Key	include/machine/mifare.h	/^    class Key$/;"	c	class:MIFARE
Key_Type	include/machine/mifare.h	/^        enum Key_Type {$/;"	g	class:MIFARE::Key
Keyboard	include/machine/keyboard.h	/^class Keyboard: public IF<Traits<Serial_Keyboard>::enabled, Serial_Keyboard, Dummy<>>::Result {}/;"	c
Keyboard	include/machine/pc/pc_keyboard.h	/^class Keyboard: public IF<Traits<Serial_Keyboard>::enabled, Serial_Keyboard, PS2_Keyboard>::Resu/;"	c
Keyboard_Common	include/machine/keyboard.h	/^    Keyboard_Common() {}$/;"	f	class:Keyboard_Common
Keyboard_Common	include/machine/keyboard.h	/^class Keyboard_Common$/;"	c
L1D_ACCESS	include/architecture/armv7/armv7_pmu.h	/^        L1D_ACCESS                              = 0x04,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1D_ALLOCATED_IN_M	include/architecture/ia32/ia32_pmu.h	/^        L1D_ALLOCATED_IN_M                              = 0x51 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L1D_ALL_M_REPLACEMENT	include/architecture/ia32/ia32_pmu.h	/^        L1D_ALL_M_REPLACEMENT                           = 0x51 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L1D_BLOCKS_BANK_CONFLICT_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        L1D_BLOCKS_BANK_CONFLICT_CYCLES                 = 0xbf | (0x05 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L1D_EVICTION	include/architecture/ia32/ia32_pmu.h	/^        L1D_EVICTION                                    = 0x51 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L1D_PEND_MISS_PENDING	include/architecture/ia32/ia32_pmu.h	/^        L1D_PEND_MISS_PENDING                           = 0x48 | (0x01 << 8), \/\/counter 2 only/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L1D_REFILL	include/architecture/armv7/armv7_pmu.h	/^        L1D_REFILL                              = 0x03,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1D_REPLACEMENT	include/architecture/ia32/ia32_pmu.h	/^        L1D_REPLACEMENT                                 = 0x51 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L1D_TLB_REFILL	include/architecture/armv7/armv7_pmu.h	/^        L1D_TLB_REFILL                          = 0x05,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1D_WRITEBACK	include/architecture/armv7/armv7_pmu.h	/^        L1D_WRITEBACK                           = 0x15,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1I_ACCESS	include/architecture/armv7/armv7_pmu.h	/^        L1I_ACCESS                              = 0x14,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1I_REFILL	include/architecture/armv7/armv7_pmu.h	/^        L1I_REFILL                              = 0x01,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1I_TLB_REFILL	include/architecture/armv7/armv7_pmu.h	/^        L1I_TLB_REFILL                          = 0x02,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1_CACHE_HITS	include/system/traits.h	/^    L1_CACHE_HITS,$/;"	e	enum:PMU_Event
L1_CACHE_MISSES	include/system/traits.h	/^    L1_CACHE_MISSES,$/;"	e	enum:PMU_Event
L1_DATA_CACHE_MISSES	include/system/traits.h	/^    L1_DATA_CACHE_MISSES,$/;"	e	enum:PMU_Event
L1_DATA_CACHE_WRITEBACKS	include/system/traits.h	/^    L1_DATA_CACHE_WRITEBACKS,$/;"	e	enum:PMU_Event
L1_DCACHE_MEM_ERROR	include/architecture/armv7/armv7_pmu.h	/^        L1_DCACHE_MEM_ERROR                     = 0xd1,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1_ICACHE_MEM_ERROR	include/architecture/armv7/armv7_pmu.h	/^        L1_ICACHE_MEM_ERROR                     = 0xd0,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L1_INSTRUCTION_CACHE_MISSES	include/system/traits.h	/^    L1_INSTRUCTION_CACHE_MISSES,                    INSTRUCTION_CACHE_MISSES = L1_INSTRUCTION_CA/;"	e	enum:PMU_Event
L2D_ACCESS	include/architecture/armv7/armv7_pmu.h	/^        L2D_ACCESS                              = 0x16,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L2D_REFILL	include/architecture/armv7/armv7_pmu.h	/^        L2D_REFILL                              = 0x17,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L2D_WRITEBACK	include/architecture/armv7/armv7_pmu.h	/^        L2D_WRITEBACK                           = 0x18,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
L2_CACHE_HITS	include/system/traits.h	/^    L2_CACHE_HITS,$/;"	e	enum:PMU_Event
L2_CACHE_MISSES	include/system/traits.h	/^    L2_CACHE_MISSES,$/;"	e	enum:PMU_Event
L2_DATA_CACHE_MISSES	include/system/traits.h	/^    L2_DATA_CACHE_MISSES,$/;"	e	enum:PMU_Event
L2_DATA_CACHE_WRITEBACKS	include/system/traits.h	/^    L2_DATA_CACHE_WRITEBACKS,$/;"	e	enum:PMU_Event
L2_L1D_WB_RQSTS_HIT_E	include/architecture/ia32/ia32_pmu.h	/^        L2_L1D_WB_RQSTS_HIT_E                           = 0x28 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_L1D_WB_RQSTS_HIT_M	include/architecture/ia32/ia32_pmu.h	/^        L2_L1D_WB_RQSTS_HIT_M                           = 0x28 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_IN_ALL	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_IN_ALL 		                = 0xf1 | (0x07 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_IN_E	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_IN_E 		                        = 0xf1 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_IN_I	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_IN_I 		                        = 0xf1 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_IN_S	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_IN_S 		                        = 0xf1 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_OUT_DEMAND_CLEAN	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_OUT_DEMAND_CLEAN 			= 0xf2 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_OUT_DEMAND_DIRTY	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_OUT_DEMAND_DIRTY 			= 0xf2 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_OUT_DEMAND_DIRTY_ALL	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_OUT_DEMAND_DIRTY_ALL 			= 0xf2 | (0x0a << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_OUT_DEMAND_PF_CLEAN	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_OUT_DEMAND_PF_CLEAN 			= 0xf2 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_LINES_OUT_DEMAND_PF_DIRTY	include/architecture/ia32/ia32_pmu.h	/^        L2_LINES_OUT_DEMAND_PF_DIRTY 			= 0xf2 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_ALL_CODE_RD	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_ALL_CODE_RD                            = 0x24 | (0x30 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_ALL_DEMAND_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_ALL_DEMAND_DATA_RD                     = 0x24 | (0x03 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_ALL_PF	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_ALL_PF                                 = 0x24 | (0xc0 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_ALL_RFO	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_ALL_RFO                                = 0x24 | (0x0c << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_CODE_RD_HIT	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_CODE_RD_HIT                            = 0x24 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_CODE_RD_MISS	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_CODE_RD_MISS                           = 0x24 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_DEMAND_DATA_RD_HIT	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_DEMAND_DATA_RD_HIT                     = 0x24 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_PF_HIT	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_PF_HIT                                 = 0x24 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_PF_MISS	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_PF_MISS                                = 0x24 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_RFO_HITS	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_RFO_HITS                               = 0x24 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_RQSTS_RFO_MISS	include/architecture/ia32/ia32_pmu.h	/^        L2_RQSTS_RFO_MISS                               = 0x24 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_STORE_LOCK_RQSTS_ALL	include/architecture/ia32/ia32_pmu.h	/^        L2_STORE_LOCK_RQSTS_ALL                         = 0x27 | (0x0f << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_STORE_LOCK_RQSTS_HIT_E	include/architecture/ia32/ia32_pmu.h	/^        L2_STORE_LOCK_RQSTS_HIT_E                       = 0x27 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_STORE_LOCK_RQSTS_HIT_M	include/architecture/ia32/ia32_pmu.h	/^        L2_STORE_LOCK_RQSTS_HIT_M                       = 0x27 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_STORE_LOCK_RQSTS_MISS	include/architecture/ia32/ia32_pmu.h	/^        L2_STORE_LOCK_RQSTS_MISS                        = 0x27 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_ALL_PF	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_ALL_PF 		                = 0xf0 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_ALL_REQ_UESTS	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_ALL_REQ_UESTS 		                = 0xf0 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_CODE_RD	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_CODE_RD 		                = 0xf0 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_DEMAND_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_DEMAND_DATA_RD 			= 0xf0 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_L1D_WB	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_L1D_WB 		                = 0xf0 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_L2_FILL	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_L2_FILL 		                = 0xf0 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_L2_WB	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_L2_WB 		                        = 0xf0 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L2_TRANS_RFO	include/architecture/ia32/ia32_pmu.h	/^        L2_TRANS_RFO 		                        = 0xf0 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
L3_CACHE_HITS	include/system/traits.h	/^    L3_CACHE_HITS,$/;"	e	enum:PMU_Event
L3_CACHE_MISSES	include/system/traits.h	/^    L3_CACHE_MISSES,                                LAST_LEVEL_CACHE_HITS = L3_CACHE_HITS, LAST_/;"	e	enum:PMU_Event
LADDR1H	app/hello/hello_traits.h	/^    LADDR1H = 0x008C,     \/**< Specific1 addr high reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR1H	include/machine/riscv/riscv_nic.h	/^    LADDR1H = 0x008C,     \/**< Specific1 addr high reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR1L	app/hello/hello_traits.h	/^    LADDR1L = 0x0088,     \/**< Specific1 addr low reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR1L	include/machine/riscv/riscv_nic.h	/^    LADDR1L = 0x0088,     \/**< Specific1 addr low reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR2H	app/hello/hello_traits.h	/^    LADDR2H = 0x0094,     \/**< Specific2 addr high reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR2H	include/machine/riscv/riscv_nic.h	/^    LADDR2H = 0x0094,     \/**< Specific2 addr high reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR2L	app/hello/hello_traits.h	/^    LADDR2L = 0x0090,     \/**< Specific2 addr low reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR2L	include/machine/riscv/riscv_nic.h	/^    LADDR2L = 0x0090,     \/**< Specific2 addr low reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR3H	app/hello/hello_traits.h	/^    LADDR3H = 0x009C,     \/**< Specific3 addr high reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR3H	include/machine/riscv/riscv_nic.h	/^    LADDR3H = 0x009C,     \/**< Specific3 addr high reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR3L	app/hello/hello_traits.h	/^    LADDR3L = 0x0098,     \/**< Specific3 addr low reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR3L	include/machine/riscv/riscv_nic.h	/^    LADDR3L = 0x0098,     \/**< Specific3 addr low reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR4H	app/hello/hello_traits.h	/^    LADDR4H = 0x00A4,     \/**< Specific4 addr high reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR4H	include/machine/riscv/riscv_nic.h	/^    LADDR4H = 0x00A4,     \/**< Specific4 addr high reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADDR4L	app/hello/hello_traits.h	/^    LADDR4L = 0x00A0,     \/**< Specific4 addr low reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LADDR4L	include/machine/riscv/riscv_nic.h	/^    LADDR4L = 0x00A0,     \/**< Specific4 addr low reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
LADRF0	include/machine/pc/pc_pcnet32.h	/^        LADRF0   =   8, \/\/ Logical Address Filter [15:0]$/;"	e	enum:Am79C970A::__anon99cdeac50203
LADRF1	include/machine/pc/pc_pcnet32.h	/^        LADRF1   =   9, \/\/ Logical Address Filter [31:16]$/;"	e	enum:Am79C970A::__anon99cdeac50203
LADRF2	include/machine/pc/pc_pcnet32.h	/^        LADRF2   =  10, \/\/ Logical Address Filter [47:32]$/;"	e	enum:Am79C970A::__anon99cdeac50203
LADRF3	include/machine/pc/pc_pcnet32.h	/^        LADRF3   =  11, \/\/ Logical Address Filter [63:48]$/;"	e	enum:Am79C970A::__anon99cdeac50203
LALT	include/machine/pc/pc_keyboard.h	/^        LALT    = 0x38,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
LAPD	include/utility/pcap.h	/^        LAPD                       = 203,$/;"	e	enum:PCAP::Link_Type
LARGER	include/system/meta.h	/^struct LARGER {$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<bool> { typedef short Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<char> { typedef short Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<int> { typedef long long Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<long> { typedef long long Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<short> { typedef int Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<unsigned char> { typedef unsigned short Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<unsigned int> { typedef unsigned long long Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<unsigned long> { typedef unsigned long long Result; };$/;"	s
LARGER	include/system/meta.h	/^template<> struct LARGER<unsigned short> { typedef unsigned int Result; };$/;"	s
LAST	app/hello/hello_traits.h	/^    LAST = 0x01B4,           \/**< Last statistic counter offset, for clearing *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LAST	include/machine/riscv/riscv_nic.h	/^    LAST = 0x01B4,           \/**< Last statistic counter offset, for clearing *\/$/;"	e	enum:GEM::__anon5ce19f280403
LAST_COMPONENT_ID	include/system/types.h	/^    LAST_COMPONENT_ID,$/;"	e	enum:__anond508eab70103
LAST_EVENT	include/system/traits.h	/^    LAST_EVENT$/;"	e	enum:PMU_Event
LAST_INT	include/machine/pc/pc_ic.h	/^        LAST_INT$/;"	e	enum:IC::__anon3a300d520b03
LAST_LEVEL_CACHE_HITS	include/system/traits.h	/^    L3_CACHE_MISSES,                                LAST_LEVEL_CACHE_HITS = L3_CACHE_HITS, LAST_/;"	e	enum:PMU_Event
LAST_LEVEL_CACHE_MISSES	include/system/traits.h	/^    L3_CACHE_MISSES,                                LAST_LEVEL_CACHE_HITS = L3_CACHE_HITS, LAST_/;"	e	enum:PMU_Event
LAST_MEDIATOR_ID	include/system/types.h	/^    LAST_MEDIATOR_ID,$/;"	e	enum:__anond508eab70103
LAST_TYPE_ID	include/system/types.h	/^    LAST_TYPE_ID = LAST_MEDIATOR_ID,$/;"	e	enum:__anond508eab70103
LATCH	include/machine/pc/pc_timer.h	/^        LATCH           = 0x00, \/\/ latch counter for reading$/;"	e	enum:i8253::__anonb4b1c2070203
LATECOLLCNT	app/hello/hello_traits.h	/^    LATECOLLCNT = 0x0144,   \/**< Late Collision Frame Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
LATECOLLCNT	include/machine/riscv/riscv_nic.h	/^    LATECOLLCNT = 0x0144,   \/**< Late Collision Frame Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
LATENCY_TIMER	include/machine/pci.h	/^        LATENCY_TIMER		= 0x0d, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
LA_BITS	include/architecture/mmu.h	/^    static const unsigned long LA_BITS  = OFFSET_BITS + PT_BITS + AT_BITS + PD_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
LAddr	include/system/info.h	/^    typedef unsigned long LAddr;$/;"	t	struct:System_Info_Common	typeref:typename:unsigned long
LBE	include/machine/cortex/engine/pl011.h	/^        LBE             = 1 <<  7,      \/\/ Loop Back Enable             r\/w     0$/;"	e	enum:PL011::__anone33d09690403
LBM	include/machine/cortex/engine/pl022.h	/^        LBM             = 1 << 0,   \/\/ loop-back mode                        RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0403
LCAPS	include/machine/pc/pc_keyboard.h	/^        LCAPS   = 0x3a,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
LCD_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        LCD_BASE                = 0x10020000, \/\/ PrimeCell PL110 Color LCD Controller$/;"	e	enum:Memory_Map::__anonea063a4a0103
LCR	include/machine/pc/pc_uart.h	/^        LCR = 3, \/\/ Line Control	R\/W [01=DL,2=SB,345=P,6=BRK,7=DLAB]$/;"	e	enum:NS16550AF::__anona267e3820103
LCR	include/machine/riscv/riscv_uart.h	/^        LCR             = 0x0c,$/;"	e	enum:DW8250::__anon08e238ea0503
LCR	include/machine/riscv/riscv_uart.h	/^        LCR             = 3,$/;"	e	enum:NS16500A::__anon08e238ea0303
LCRH	include/machine/cortex/engine/pl011.h	/^        LCRH            = 0x02c,        \/\/ Line Control                 r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
LCTRL	include/machine/pc/pc_keyboard.h	/^        LCTRL   = 0x1d,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
LDOARST	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         LDOARST         = 0x160         \/\/ Allow Unregulated LDO to Reset the Part           /;"	e	enum:SysCtrl::__anon8ce179ea0103
LDOPCTL	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         LDOPCTL         = 0x034,        \/\/ LDO Power Control                                 /;"	e	enum:SysCtrl::__anon8ce179ea0103
LDR	include/machine/pc/pc_ic.h	/^        LDR           = 0x0d0,  \/\/ Logical destination$/;"	e	enum:APIC::__anon3a300d520703
LD_BLOCKS_ALL_BLOCK	include/architecture/ia32/ia32_pmu.h	/^        LD_BLOCKS_ALL_BLOCK                             = 0x03 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LD_BLOCKS_DATA_UNKNOWN	include/architecture/ia32/ia32_pmu.h	/^        LD_BLOCKS_DATA_UNKNOWN                          = 0x03 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LD_BLOCKS_NO_SR	include/architecture/ia32/ia32_pmu.h	/^        LD_BLOCKS_NO_SR                                 = 0x03 | (0x8 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LD_BLOCKS_PARTIAL_ADDRESS_ALIAS	include/architecture/ia32/ia32_pmu.h	/^        LD_BLOCKS_PARTIAL_ADDRESS_ALIAS                 = 0x07 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LD_BLOCKS_PARTIAL_ALL_STA_BLCOK	include/architecture/ia32/ia32_pmu.h	/^        LD_BLOCKS_PARTIAL_ALL_STA_BLCOK                 = 0x07 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LD_BLOCKS_STORE_FORWARD	include/architecture/ia32/ia32_pmu.h	/^        LD_BLOCKS_STORE_FORWARD                         = 0x03 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LED0	include/machine/pc/pc_pcnet32.h	/^        LED0     =   4, \/\/ Led0 Status$/;"	e	enum:Am79C970A::__anon99cdeac50803
LED1	include/machine/pc/pc_pcnet32.h	/^        LED1     =   5, \/\/ Led1 Status$/;"	e	enum:Am79C970A::__anon99cdeac50803
LED2	include/machine/pc/pc_pcnet32.h	/^        LED2     =   6, \/\/ Led2 Status$/;"	e	enum:Am79C970A::__anon99cdeac50803
LED3	include/machine/pc/pc_pcnet32.h	/^        LED3     =   7, \/\/ Led3 Status$/;"	e	enum:Am79C970A::__anon99cdeac50803
LEN	include/machine/riscv/riscv_spi.h	/^        LEN     = 0x0f << 16,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
LENERRDSCRD	app/hello/hello_traits.h	/^    LENERRDSCRD = 0x00010000, \/**< RX length error discard *\/$/;"	e	enum:GEM::__anon4cccbbd80603
LENERRDSCRD	include/machine/riscv/riscv_nic.h	/^    LENERRDSCRD = 0x00010000, \/**< RX length error discard *\/$/;"	e	enum:GEM::__anon5ce19f280603
LF	include/machine/display.h	/^        LF   = 0x0a,$/;"	e	enum:Serial_Display::__anonaf5f1ee80103
LIBRARY	include/system/traits.h	/^    enum {LIBRARY, BUILTIN, KERNEL};$/;"	e	enum:Traits_Tokens::__anon389b43b90103
LIFE_SPAN	app/hello/hello_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIFE_SPAN	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIFE_SPAN	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIFE_SPAN	tests/active_test/active_test_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIFE_SPAN	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIFE_SPAN	tests/nic_test/nic_test_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIFE_SPAN	tests/segment_test/segment_test_traits.h	/^    static const unsigned long LIFE_SPAN = 1 * YEAR; \/\/ s$/;"	m	struct:Traits	typeref:typename:const unsigned long
LIGHT	include/system/types.h	/^    LIGHT,$/;"	e	enum:Power_Mode
LINEAR	include/utility/predictor.h	/^        LINEAR           = 2,$/;"	e	enum:Predictor_Common::Model_Type
LINES	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const unsigned int
LINES	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/cortex/zynq/zynq_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/display.h	/^    static const int LINES = Traits<Serial_Display>::LINES;$/;"	m	class:Serial_Display	typeref:typename:const int
LINES	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int LINES = 25;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/pc/pc_display.h	/^    static const int LINES = Traits<Display>::LINES;$/;"	m	class:VGA	typeref:typename:const int
LINES	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINES	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const int LINES = 24;$/;"	m	struct:Traits	typeref:typename:const int
LINUX_IRDA	include/utility/pcap.h	/^        LINUX_IRDA                 = 144,$/;"	e	enum:PCAP::Link_Type
LINUX_LAPD	include/utility/pcap.h	/^        LINUX_LAPD                 = 177,$/;"	e	enum:PCAP::Link_Type
LINUX_SLL	include/utility/pcap.h	/^        LINUX_SLL                  = 113,$/;"	e	enum:PCAP::Link_Type
LIST	include/system/meta.h	/^class LIST<>$/;"	c
LIST	include/system/meta.h	/^class LIST<T1, Tn ...>$/;"	c
LISTENER	include/utility/predictor.h	/^    static const bool LISTENER = false;$/;"	m	class:Predictor_Common	typeref:typename:const bool
LITTLE	include/architecture/armv8/armv8_traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits::__anon104b97a10103
LITTLE	include/architecture/rv32/rv32_traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits::__anone728d01f0103
LITTLE	include/architecture/rv64/rv64_traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits::__anonea825f490103
LITTLE	include/system/traits.h	/^    enum {LITTLE, BIG};$/;"	e	enum:Traits_Tokens::__anon389b43b90503
LLC_HITE	include/architecture/ia32/ia32_pmu.h	/^      LLC_HITE       = 0x0000080000LLU, \/\/ bit 19 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
LLC_HITF	include/architecture/ia32/ia32_pmu.h	/^      LLC_HITF       = 0x0000200000LLU, \/\/ bit 21 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
LLC_HITM	include/architecture/ia32/ia32_pmu.h	/^      LLC_HITM       = 0x0000040000LLU, \/\/ bit 18 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
LLC_HITS	include/architecture/ia32/ia32_pmu.h	/^      LLC_HITS       = 0x0000100000LLU, \/\/ bit 20 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
LLC_MISSES	include/architecture/ia32/ia32_pmu.h	/^        LLC_MISSES                      = 0x2e | (0x41 << 8),$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
LLC_REFERENCES	include/architecture/ia32/ia32_pmu.h	/^        LLC_REFERENCES                  = 0x2e | (0x4f << 8),$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
LL_EN_PMC0	include/architecture/ia32/ia32_pmu.h	/^        LL_EN_PMC0           = (0x01LLU << 32),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
LL_EN_PMC1	include/architecture/ia32/ia32_pmu.h	/^        LL_EN_PMC1           = (0x01LLU << 33),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
LL_EN_PMC2	include/architecture/ia32/ia32_pmu.h	/^        LL_EN_PMC2           = (0x01LLU << 34),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
LL_EN_PMC3	include/architecture/ia32/ia32_pmu.h	/^        LL_EN_PMC3           = (0x01LLU << 35),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
LM3S811	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    LM3S811() {}$/;"	f	class:LM3S811
LM3S811	include/machine/cortex/lm3s811/lm3s811_machine.h	/^class LM3S811: private Machine_Common$/;"	c
LM3S811	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
LMSB	include/machine/pc/pc_timer.h	/^        LMSB            = 0x30, \/\/ read\/write LSB then MSB$/;"	e	enum:i8253::__anonb4b1c2070203
LOAD	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        LOAD    = 0x000, \/\/ Load the content to VALUE when VALUE goes to 0 or when this regist/;"	e	enum:ARM_Timer::__anonbbe195780103
LOAD_HIT_PREHW_PF	include/architecture/ia32/ia32_pmu.h	/^        LOAD_HIT_PREHW_PF                               = 0x4c | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LOAD_HIT_PRE_SW_PF	include/architecture/ia32/ia32_pmu.h	/^        LOAD_HIT_PRE_SW_PF                              = 0x4c | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LOAD_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    LOAD_INSTRUCTIONS_RETIRED,                      INTEGER_LOAD_INSTRUCTIONS_RETIRED = LOAD_INS/;"	e	enum:PMU_Event
LOAD_STORE_INSTRUCTIONS	include/architecture/armv7/armv7_pmu.h	/^        LOAD_STORE_INSTRUCTIONS                 = 0x72,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
LOAD_USE_INTERLOCK	include/architecture/rv32/rv32_pmu.h	/^        LOAD_USE_INTERLOCK                              = 1 <<  8 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
LOCAL	include/architecture/ia32/ia32_pmu.h	/^      LOCAL          = 0x0000400000LLU, \/\/ bit 22 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
LOCAL_APIC_LOG_ADDR	include/machine/pc/pc_ic.h	/^        LOCAL_APIC_LOG_ADDR = Memory_Map::APIC,$/;"	e	enum:APIC::__anon3a300d520603
LOCAL_APIC_PHY_ADDR	include/machine/pc/pc_ic.h	/^        LOCAL_APIC_PHY_ADDR = 0xfee00000,$/;"	e	enum:APIC::__anon3a300d520603
LOCAL_APIC_SIZE	include/machine/pc/pc_ic.h	/^        LOCAL_APIC_SIZE     = Memory_Map::IO_APIC - Memory_Map::APIC,$/;"	e	enum:APIC::__anon3a300d520603
LOCAL_INT_ROUTING	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        LOCAL_INT_ROUTING       = 0x24, \/\/ Timer interrupt$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
LOCAL_MEMORY_ERROR	include/architecture/armv7/armv7_pmu.h	/^        LOCAL_MEMORY_ERROR                      = 0x1a,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
LOCAL_TIMER_CS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        LOCAL_TIMER_CS          = 0x34, \/\/ Control\/Status$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
LOCAL_TIMER_WFLAGS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        LOCAL_TIMER_WFLAGS      = 0x38, \/\/$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
LOCK_CYCLES_CACHE_LOCK_DURATION	include/architecture/ia32/ia32_pmu.h	/^        LOCK_CYCLES_CACHE_LOCK_DURATION                 = 0x63 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION	include/architecture/ia32/ia32_pmu.h	/^        LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION         = 0x63 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LOCK_KEY	include/machine/cortex/zynq/zynq_machine.h	/^        LOCK_KEY                    = 0x767B    \/\/ Lock key                     wo      0$/;"	e	enum:Zynq::__anonae32835d0803
LOCK_STATUS	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        LOCK_STATUS = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e881203
LOGICAL	include/architecture/ia32/ia32_pmu.h	/^        LOGICAL = 1 << 21,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
LOG_IO_MEM	include/machine/pc/pc_pci.h	/^    static const unsigned long LOG_IO_MEM = Memory_Map::PCI;$/;"	m	class:PCI	typeref:typename:const unsigned long
LONGEST_LAT_CACHE_MISS	include/architecture/ia32/ia32_pmu.h	/^        LONGEST_LAT_CACHE_MISS                          = 0x2e | (0x41 << 8), \/\/table 19-1 arc/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LONGEST_LAT_CACHE_REFERENCE	include/architecture/ia32/ia32_pmu.h	/^        LONGEST_LAT_CACHE_REFERENCE                     = 0x2e | (0x4f << 8), \/\/table 19-1 arc/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
LONG_LATENCY_INTERLOCK	include/architecture/rv32/rv32_pmu.h	/^        LONG_LATENCY_INTERLOCK                          = 1 <<  9 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
LOOP	include/utility/pcap.h	/^        LOOP                       = 108,$/;"	e	enum:PCAP::Link_Type
LOOPBACK_MASK	include/machine/pc/pc_uart.h	/^        LOOPBACK_MASK       = 1 << 4,$/;"	e	enum:NS16550AF::__anona267e3820203
LOOPBACK_MASK	include/machine/riscv/riscv_uart.h	/^        LOOPBACK_MASK       = 1 << 4,$/;"	e	enum:DW8250::__anon08e238ea0603
LOOPBACK_MASK	include/machine/riscv/riscv_uart.h	/^        LOOPBACK_MASK       = 1 << 4,$/;"	e	enum:NS16500A::__anon08e238ea0403
LOOPEN	app/hello/hello_traits.h	/^    LOOPEN = 0x00002       \/**< local loopback *\/$/;"	e	enum:GEM::__anon4cccbbd80503
LOOPEN	include/machine/riscv/riscv_nic.h	/^    LOOPEN = 0x00002       \/**< local loopback *\/$/;"	e	enum:GEM::__anon5ce19f280503
LOW	include/machine/gpio.h	/^        LOW$/;"	e	enum:GPIO_Common::Level
LOW	include/process.h	/^        LOW     = Criterion::LOW,$/;"	e	enum:Thread::__anon50c1086d0103
LOW	include/scheduler.h	/^        LOW    = (unsigned(1) << (sizeof(int) * 8 - 1)) - 2,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0103
LSB	include/machine/pc/pc_timer.h	/^        LSB             = 0x20, \/\/ read\/write LSB only$/;"	e	enum:i8253::__anonb4b1c2070203
LSB	include/machine/riscv/riscv_spi.h	/^        LSB     =    1 << 2,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
LSHIFT	include/machine/pc/pc_keyboard.h	/^        LSHIFT  = 0x2a,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
LSM330	include/machine/engine/lsm330.h	/^    LSM330(I2C * i2c): _i2c(i2c) {}$/;"	f	class:LSM330
LSM330	include/machine/engine/lsm330.h	/^class LSM330$/;"	c
LSM330_UNIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int LSM330_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
LSR	include/machine/pc/pc_uart.h	/^        LSR = 5, \/\/ Line Status		R\/W [0=DR,1=OE,2=PE,3=FE,4=BI,5=THRE,$/;"	e	enum:NS16550AF::__anona267e3820103
LSR	include/machine/riscv/riscv_uart.h	/^        LSR             = 0x14$/;"	e	enum:DW8250::__anon08e238ea0503
LSR	include/machine/riscv/riscv_uart.h	/^        LSR             = 5$/;"	e	enum:NS16500A::__anon08e238ea0303
LTALK	include/utility/pcap.h	/^        LTALK                      = 114,$/;"	e	enum:PCAP::Link_Type
LVP	include/system/traits.h	/^    enum :unsigned char {NONE, LVP, DBP};$/;"	e	enum:Traits_Tokens::__anon389b43b90903
LVP	include/utility/predictor.h	/^        LVP = Traits<Build>::LVP,$/;"	e	enum:Predictor_Common::__anon7f50955d0103
LVP	include/utility/predictor.h	/^    LVP(Value r = 0, Value a = 0, Time t = 0): _config(r, a, t), _miss_predicted(0) {$/;"	f	class:LVP
LVP	include/utility/predictor.h	/^    LVP(const Configuration & c, bool r = false): _config(c), _miss_predicted(0) {$/;"	f	class:LVP
LVP	include/utility/predictor.h	/^class LVP: public Predictor_Common$/;"	c
LVT_CMCI	include/machine/pc/pc_ic.h	/^        LVT_CMCI      = 0x2f0,  \/\/ LVT CMCI$/;"	e	enum:APIC::__anon3a300d520703
LVT_EDGE	include/machine/pc/pc_ic.h	/^        LVT_EDGE                = (0 << 15),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_ERROR	include/machine/pc/pc_ic.h	/^        LVT_ERROR     = 0x370,  \/\/ LVT error$/;"	e	enum:APIC::__anon3a300d520703
LVT_EXTINT	include/machine/pc/pc_ic.h	/^        LVT_EXTINT              = (7 << 8),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_FIXED	include/machine/pc/pc_ic.h	/^        LVT_FIXED               = (0 << 8),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_INIT	include/machine/pc/pc_ic.h	/^        LVT_INIT                = (5 << 8),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_LEVEL	include/machine/pc/pc_ic.h	/^        LVT_LEVEL               = (1 << 15),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_LINT0	include/machine/pc/pc_ic.h	/^        LVT_LINT0     = 0x350,  \/\/ LVT interrupt line 0$/;"	e	enum:APIC::__anon3a300d520703
LVT_LINT1	include/machine/pc/pc_ic.h	/^        LVT_LINT1     = 0x360,  \/\/ LVT interrupt line 1$/;"	e	enum:APIC::__anon3a300d520703
LVT_MASKED	include/machine/pc/pc_ic.h	/^        LVT_MASKED              = (1 << 16),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_NMI	include/machine/pc/pc_ic.h	/^        LVT_NMI                 = (4 << 8),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_PERF	include/machine/pc/pc_ic.h	/^        LVT_PERF      = 0x340,  \/\/ LVT performance monitor$/;"	e	enum:APIC::__anon3a300d520703
LVT_SMI	include/machine/pc/pc_ic.h	/^        LVT_SMI                 = (2 << 8),$/;"	e	enum:APIC::__anon3a300d520a03
LVT_THERMAL	include/machine/pc/pc_ic.h	/^        LVT_THERMAL   = 0x330,  \/\/ LVT thermal sensor$/;"	e	enum:APIC::__anon3a300d520703
LVT_TIMER	include/machine/pc/pc_ic.h	/^        LVT_TIMER     = 0x320,  \/\/ LVT timer$/;"	e	enum:APIC::__anon3a300d520703
Larger_T	include/utility/geometry.h	/^    typedef typename LARGER<T>::Result Larger_T;$/;"	t	struct:Point	typeref:typename:LARGER<T>::Result
LateCollisions	include/machine/pc/pc_c905.h	/^        Reg8  LateCollisions;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
Legacy_PC	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
Length	include/system/meta.h	/^    enum { Length = 0 };$/;"	e	enum:ALIST::__anon97a16dc91203
Length	include/system/meta.h	/^    enum { Length = 0 };$/;"	e	enum:LIST::__anon97a16dc90c03
Length	include/system/meta.h	/^    enum { Length = ALIST<Tn ...>::Length + 1 };$/;"	e	enum:ALIST::__anon97a16dc91003
Length	include/system/meta.h	/^    enum { Length = ALIST<Tn ...>::Length + 1 };$/;"	e	enum:ALIST::__anon97a16dc91103
Length	include/system/meta.h	/^    enum { Length = Tail::Length + 1 };$/;"	e	enum:LIST::__anon97a16dc90703
Leon	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
Level	include/machine/gpio.h	/^    enum Level {$/;"	g	class:GPIO_Common
Library_Load_Map	include/system/info.h	/^    struct Library_Load_Map$/;"	s	struct:System_Info_Common
Linear	include/utility/predictor.h	/^        Linear(const Value & a = 0, const Value & b = 0, const Time & t0 = 0): _a(a), _b(b), _t0/;"	f	class:Predictor_Common::Linear
Linear	include/utility/predictor.h	/^    class Linear$/;"	c	class:Predictor_Common
Linear_Model	include/utility/predictor.h	/^    using Linear_Model = Model<LINEAR, Linear<Time, Value>>;$/;"	t	class:Predictor_Common	typeref:typename:Model<LINEAR,Linear<Time,Value>>
Link_Type	include/utility/pcap.h	/^    enum Link_Type$/;"	g	class:PCAP
List	include/architecture/ia32/ia32_mmu.h	/^    typedef Grouping_List<Frame> List;$/;"	t	class:MMU	typeref:typename:Grouping_List<Frame>
List	include/architecture/mmu.h	/^    typedef Grouping_List<unsigned int> List;$/;"	t	class:No_MMU	typeref:typename:Grouping_List<unsigned int>
List	include/utility/buffer.h	/^    typedef Simple_List<Buffer<Owner, Data, Shadow, Metadata> > List;$/;"	t	class:Buffer	typeref:typename:Simple_List<Buffer<Owner,Data,Shadow,Metadata>>
List	include/utility/hash.h	/^    typedef L List;$/;"	t	class:Hash	typeref:typename:L
List	include/utility/list.h	/^    List(): _size(0), _head(0), _tail(0) {}$/;"	f	class:List
List	include/utility/list.h	/^class List$/;"	c
List_Element_Rank	include/utility/list.h	/^    List_Element_Rank(int r = 0): _rank(r) {}$/;"	f	class:List_Element_Rank
List_Element_Rank	include/utility/list.h	/^class List_Element_Rank$/;"	c
List_Elements	include/utility/list.h	/^namespace List_Elements$/;"	n
List_Iterators	include/utility/list.h	/^namespace List_Iterators$/;"	n
Loadable	include/utility/elf.h	/^    struct Loadable {$/;"	s	class:ELF
Locator	include/machine/pci.h	/^        Locator() {}$/;"	f	struct:PCI_Common::Locator
Locator	include/machine/pci.h	/^        Locator(Reg8 b, Reg8 d) : bus(b), dev_fn(d) {}$/;"	f	struct:PCI_Common::Locator
Locator	include/machine/pci.h	/^        Locator(Reg8 b, Reg8 d, Reg8 f) : bus(b), dev_fn((d << 3) | f) {}$/;"	f	struct:PCI_Common::Locator
Locator	include/machine/pci.h	/^    struct Locator {$/;"	s	class:PCI_Common
Log_Addr	include/architecture/cpu.h	/^    typedef Address<Reg> Log_Addr;$/;"	t	class:CPU_Common	typeref:typename:Address<Reg>
Log_Addr	include/architecture/ia32/ia32_pmu.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Intel_PMU_V1	typeref:typename:CPU::Log_Addr
Log_Addr	include/architecture/mmu.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:MMU_Common	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/cortex/emote3/emote3_machine.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:eMote3	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:BCM_IC_Common	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:LM3S811	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Raspberry_Pi3	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Realview_PBX	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/cortex/zynq/zynq_machine.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Zynq	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_e100.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:i8255x	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_fpga.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:XAP1052	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_ic.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:APIC	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_ic.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:IC	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_machine.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Machine	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Am79C970A	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:RTL8139	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/pci.h	/^     typedef CPU::Log_Addr Log_Addr;$/;"	t	class:PCI_Common	typeref:typename:CPU::Log_Addr
Log_Addr	include/machine/riscv/riscv_ic.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:CLINT	typeref:typename:CPU::Log_Addr
Log_Addr	include/memory.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Address_Space	typeref:typename:CPU::Log_Addr
Log_Addr	include/memory.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Segment	typeref:typename:CPU::Log_Addr
Log_Addr	include/process.h	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Thread	typeref:typename:CPU::Log_Addr
Log_Addr	src/setup/setup_legacy_pc.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
Log_Addr	src/setup/setup_raspberry_pi3.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
Log_Addr	src/setup/setup_realview_pbx.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
Log_Addr	src/setup/setup_sifive_e.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
Log_Addr	src/setup/setup_sifive_u.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
Log_Addr	src/setup/setup_visionfive2.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
Log_Addr	src/setup/setup_zynq.cc	/^    typedef CPU::Log_Addr Log_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Log_Addr	file:
M	include/machine/pc/pc_e100.h	/^        M             = 0x0100, \/* Bit[24] (Bit[9] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
M	include/utility/random.h	/^    static const unsigned long M = 4294967295U;$/;"	m	class:Random	typeref:typename:const unsigned long
M95	include/machine/cortex/engine/m95.h	/^class M95: public NIC<Modem>$/;"	c
MAC	include/machine/cortex/cortex_ieee802_15_4.h	/^    typedef IEEE802_15_4_MAC<IEEE802_15_4_Engine> MAC;$/;"	t	class:IEEE802_15_4_NIC	typeref:typename:IEEE802_15_4_MAC<IEEE802_15_4_Engine>
MAC	include/system/traits.h	/^    enum {STATIC, MAC, INFO, RARP, DHCP};$/;"	e	enum:Traits_Tokens::__anon389b43b90803
MAC0_5	include/machine/pc/pc_rtl8139.h	/^        MAC0_5     = 0x00,      \/\/ IDR0 --> IDR5    | MAC$/;"	e	enum:RTL8139::__anon2b7d05ed0103
MACEC	include/machine/pc/pc_pcnet32.h	/^        MACEC    = 125, \/\/ MAC Enhanced Configuration Control$/;"	e	enum:Am79C970A::__anon99cdeac50203
MACH	include/system/config.h	/^#define MACH /;"	d
MACHINE	app/hello/hello_traits.h	/^    static const unsigned int MACHINE = RISCV;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int MACHINE = RISCV;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int MACHINE = RISCV;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE	tests/active_test/active_test_traits.h	/^    static const unsigned int MACHINE = RISCV;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int MACHINE = RISCV;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int MACHINE = PC;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int MACHINE = RISCV;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MACHINE_CLEARS_MASKMOV	include/architecture/ia32/ia32_pmu.h	/^        MACHINE_CLEARS_MASKMOV                          = 0xc3 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MACHINE_CLEARS_MEMORY_ORDERING	include/architecture/ia32/ia32_pmu.h	/^        MACHINE_CLEARS_MEMORY_ORDERING                  = 0xc3 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MACHINE_CLEARS_SMC	include/architecture/ia32/ia32_pmu.h	/^        MACHINE_CLEARS_SMC                              = 0xc3 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MACHINE_ID	include/system/types.h	/^    MACHINE_ID,$/;"	e	enum:__anond508eab70103
MACTIMER	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MACTIMER = 0x800,$/;"	e	enum:CC2538RF::__anon1a159e880103
MAC_Address	include/machine/pc/pc_e100.h	/^    typedef Ethernet::Address MAC_Address;$/;"	t	class:i8255x	typeref:typename:Ethernet::Address
MAC_Address	include/machine/pc/pc_pcnet32.h	/^    typedef Ethernet::Address MAC_Address;$/;"	t	class:Am79C970A	typeref:typename:Ethernet::Address
MAC_Address	include/machine/pc/pc_rtl8139.h	/^    typedef Ethernet::Address MAC_Address;$/;"	t	class:RTL8139	typeref:typename:Ethernet::Address
MACaddrCB	include/machine/pc/pc_e100.h	/^    struct MACaddrCB: public Control {$/;"	s	class:i8255x
MAILBOX0_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX0_IRQ                    = 96,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX1_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX1_IRQ                    = 97,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX2_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX2_IRQ                    = 98,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX3_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX3_IRQ                    = 99,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX_AIX_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX_AIX_IRQ                 = 102,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX_FIRST_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX_FIRST_IRQ               = 96,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX_GPU_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX_GPU_IRQ                 = 100,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX_PMU_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX_PMU_IRQ                 = 101,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAILBOX_TIMER_IRQ	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MAILBOX_TIMER_IRQ               = 112$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
MAIN	include/process.h	/^        MAIN    = Criterion::MAIN,$/;"	e	enum:Thread::__anon50c1086d0103
MAIN	include/scheduler.h	/^        MAIN   = -1,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0103
MAINPEND	include/machine/cortex/engine/cortex_m3/scb.h	/^        MAINPEND        = 1 <<  1,      \/\/ SWTRIG can be written to in user mode              /;"	e	enum:SCB::__anon31f252560503
MAIN_EXECUTION_UNIT_RETURNS	include/architecture/armv7/armv7_pmu.h	/^        MAIN_EXECUTION_UNIT_RETURNS             = 0x70,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
MAIN_TLB_MISS_STALL_CYCLES	include/architecture/armv7/armv7_pmu.h	/^        MAIN_TLB_MISS_STALL_CYCLES              = 0x62,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
MAR0_7	include/machine/pc/pc_rtl8139.h	/^        MAR0_7     = 0x08,      \/\/ MAR0 --> MAR7    | Multicast Register$/;"	e	enum:RTL8139::__anon2b7d05ed0103
MASK	include/architecture/ia32/ia32_mmu.h	/^            MASK = (1 << 12) - 1$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
MASTER	include/machine/i2c.h	/^        MASTER,$/;"	e	enum:I2C_Common::Role
MASTER	include/machine/pc/pc_ic.h	/^        MASTER      = 0x20,$/;"	e	enum:i8259A::__anon3a300d520103
MASTER	include/machine/spi.h	/^        MASTER,$/;"	e	enum:SPI_Common::Mode
MASTER_CMD	include/machine/pc/pc_ic.h	/^        MASTER_CMD  = MASTER,$/;"	e	enum:i8259A::__anon3a300d520103
MASTER_DAT	include/machine/pc/pc_ic.h	/^        MASTER_DAT  = MASTER + 1,$/;"	e	enum:i8259A::__anon3a300d520103
MATCH1	app/hello/hello_traits.h	/^    MATCH1 = 0x00A8,      \/**< Type ID1 Match reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MATCH1	include/machine/riscv/riscv_nic.h	/^    MATCH1 = 0x00A8,      \/**< Type ID1 Match reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
MATCH2	app/hello/hello_traits.h	/^    MATCH2 = 0x00AC,      \/**< Type ID2 Match reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MATCH2	include/machine/riscv/riscv_nic.h	/^    MATCH2 = 0x00AC,      \/**< Type ID2 Match reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
MATCH3	app/hello/hello_traits.h	/^    MATCH3 = 0x00B0,      \/**< Type ID3 Match reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MATCH3	include/machine/riscv/riscv_nic.h	/^    MATCH3 = 0x00B0,      \/**< Type ID3 Match reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
MATCH4	app/hello/hello_traits.h	/^    MATCH4 = 0x00B4,      \/**< Type ID4 Match reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MATCH4	include/machine/riscv/riscv_nic.h	/^    MATCH4 = 0x00B4,      \/**< Type ID4 Match reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
MAX	include/system/meta.h	/^struct MAX$/;"	s
MAXI	include/machine/cortex/emote3/emote3_usb.h	/^        MAXI      = 0x40, \/\/   RW   32     0x0000 0000    0x4008 9040$/;"	e	enum:USB_Engine::__anon9b88aa680103
MAXO	include/machine/cortex/emote3/emote3_usb.h	/^        MAXO      = 0x4C, \/\/   RW   32     0x0000 0000    0x4008 904C$/;"	e	enum:USB_Engine::__anon9b88aa680103
MAX_BUS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int MAX_BUS = 16;$/;"	m	struct:Traits	typeref:typename:const int
MAX_BUS	include/machine/pc/pc_pci.h	/^    static const int MAX_BUS = Traits<PCI>::MAX_BUS;$/;"	m	class:PCI	typeref:typename:const int
MAX_CHANNEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int MAX_CHANNEL = 27;$/;"	m	class:CC2538RF	typeref:typename:const unsigned int
MAX_CHANNEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int MAX_CHANNEL = CC2538RF::MAX_CHANNEL;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
MAX_DEV_FN	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int MAX_DEV_FN = 0xff;$/;"	m	struct:Traits	typeref:typename:const int
MAX_DEV_FN	include/machine/pc/pc_pci.h	/^    static const int MAX_DEV_FN = Traits<PCI>::MAX_DEV_FN;$/;"	m	class:PCI	typeref:typename:const int
MAX_FRAME_VERSION	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MAX_FRAME_VERSION = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e880b03
MAX_HASH_BITS	app/hello/hello_traits.h	/^    MAX_HASH_BITS = 64 \/**< Maximum value for hash bits. 2**6 *\/$/;"	e	enum:GEM::__anon4cccbbd80303
MAX_HASH_BITS	include/machine/riscv/riscv_nic.h	/^    MAX_HASH_BITS = 64 \/**< Maximum value for hash bits. 2**6 *\/$/;"	e	enum:GEM::__anon5ce19f280303
MAX_INT	include/system/types.h	/^static const int MAX_INT = -1U\/2;$/;"	v	typeref:typename:const int
MAX_LAT	include/machine/pci.h	/^        MAX_LAT			= 0x3f, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
MAX_LONG_INT	include/system/types.h	/^static const long int MAX_LONG_INT = -1UL\/2;$/;"	v	typeref:typename:const long int
MAX_LONG_LONG_INT	include/system/types.h	/^static const long long int MAX_LONG_LONG_INT = -1ULL\/2;$/;"	v	typeref:typename:const long long int
MAX_MAC_ADDR	app/hello/hello_traits.h	/^    MAX_MAC_ADDR = 4,    \/\/ Maximum number of MAC addresses supported$/;"	e	enum:GEM::__anon4cccbbd80103
MAX_MAC_ADDR	include/machine/riscv/riscv_nic.h	/^    MAX_MAC_ADDR = 4,    \/\/ Maximum number of MAC addresses supported$/;"	e	enum:GEM::__anon5ce19f280103
MAX_REGION_SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int MAX_REGION_SIZE = 0x04000000; \/\/ 64 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_REGION_SIZE	include/machine/pc/pc_pci.h	/^    static const unsigned int MAX_REGION_SIZE = Traits<PCI>::MAX_REGION_SIZE;$/;"	m	class:PCI	typeref:typename:const unsigned int
MAX_RESPONSE_LENGTH	include/machine/engine/cm1101.h	/^    static const unsigned int MAX_RESPONSE_LENGTH = 8;$/;"	m	class:CM1101	typeref:typename:const unsigned int
MAX_RXBD	app/hello/hello_traits.h	/^    MAX_RXBD = 128,    \/**< Size of RX buffer descriptor queues *\/$/;"	e	enum:GEM::__anon4cccbbd80303
MAX_RXBD	include/machine/riscv/riscv_nic.h	/^    MAX_RXBD = 128,    \/**< Size of RX buffer descriptor queues *\/$/;"	e	enum:GEM::__anon5ce19f280303
MAX_SI_LEN	tools/eposmkbi/eposmkbi.cc	/^static const unsigned int MAX_SI_LEN = 512;$/;"	v	typeref:typename:const unsigned int	file:
MAX_THREADS	app/hello/hello_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int MAX_THREADS       = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int MAX_THREADS       = 6;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int MAX_THREADS       = 10;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int MAX_THREADS       = 16;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int MAX_THREADS       = 16;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int MAX_THREADS       = 15;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int MAX_THREADS       = 6;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int MAX_THREADS       = 15;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int MAX_THREADS       = 15;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	tests/active_test/active_test_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	tests/nic_test/nic_test_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_THREADS	tests/segment_test/segment_test_traits.h	/^    static const unsigned int MAX_THREADS = Traits<Machine>::MAX_THREADS;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MAX_TXBD	app/hello/hello_traits.h	/^    MAX_TXBD = 128,    \/**< Size of TX buffer descriptor queues *\/$/;"	e	enum:GEM::__anon4cccbbd80303
MAX_TXBD	include/machine/riscv/riscv_nic.h	/^    MAX_TXBD = 128,    \/**< Size of TX buffer descriptor queues *\/$/;"	e	enum:GEM::__anon5ce19f280303
MAX_TYPE_ID	app/hello/hello_traits.h	/^    MAX_TYPE_ID = 4,     \/\/ Maximum number of Type IDs supported$/;"	e	enum:GEM::__anon4cccbbd80103
MAX_TYPE_ID	include/machine/riscv/riscv_nic.h	/^    MAX_TYPE_ID = 4,     \/\/ Maximum number of Type IDs supported$/;"	e	enum:GEM::__anon5ce19f280103
MAX_UNSIGNED	include/system/types.h	/^static const unsigned MAX_UNSIGNED = -1U;$/;"	v	typeref:typename:const unsigned
MAX_UNSIGNED_LONG	include/system/types.h	/^static const unsigned long MAX_UNSIGNED_LONG = -1UL;$/;"	v	typeref:typename:const unsigned long
MAX_UNSIGNED_LONG_LONG	include/system/types.h	/^static const unsigned long long MAX_UNSIGNED_LONG_LONG = -1ULL;$/;"	v	typeref:typename:const unsigned long long
MAX_WINDOW	include/utility/predictor.h	/^    static const unsigned int MAX_WINDOW = 100;$/;"	m	class:DBP	typeref:typename:const unsigned int
MBOX0_CONFIG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_CONFIG                      = 0x9c,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_OFFSET	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_OFFSET                = 0x80,       \/\/ Mailbox 0, read by ARM$/;"	e	enum:IOCtrl::__anon202912fb0203
MBOX0_PEEK	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_PEEK                        = 0x90,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_READ	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_READ                        = 0x80,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_RSVD0	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_RSVD0                       = 0x84,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_RSVD1	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_RSVD1                       = 0x88,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_RSVD2	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_RSVD2                       = 0x8c,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_SENDER	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_SENDER                      = 0x94,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_STATUS	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_STATUS                      = 0x98,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX0_WRITE	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX0_WRITE                       = 0xa0,$/;"	e	enum:IOCtrl::__anon202912fb0303
MBOX1_OFFSET	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX1_OFFSET                = 0xA0        \/\/ Mailbox 0, read by GPU$/;"	e	enum:IOCtrl::__anon202912fb0203
MBOX_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        MBOX_BASE       = 0x3f00b800,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
MBOX_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        MBOX_BASE       = 0x13060000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
MBOX_COM_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        MBOX_COM_BASE   = 0x3ef00000,             \/\/ RAM memory for device-os communication (m/;"	e	enum:Memory_Map::__anon2fdd5a640103
MBOX_COM_CPU_OFFSET	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX_COM_CPU_OFFSET         = 0x00040000, \/\/ memory offset per cpu$/;"	e	enum:IOCtrl::__anon202912fb0203
MBOX_CTRL_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        MBOX_CTRL_BASE  = 0x40000000,             \/\/ BCM MailBox$/;"	e	enum:Memory_Map::__anon2fdd5a640103
MBOX_EMPTY	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX_EMPTY              = 0x40000000$/;"	e	enum:IOCtrl::__anon202912fb0103
MBOX_FULL	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        MBOX_FULL               = 0x80000000,$/;"	e	enum:IOCtrl::__anon202912fb0103
MBOX_WC	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MBOX_WC                 = 0xc0, \/\/ Each CPU has 4 Mailboxes WRITE-CLEAR registers of 4/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
MBOX_WS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        MBOX_WS                 = 0x80, \/\/ Each CPU has 4 Mailboxes WRITE-SET   registers of 4/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
MC	include/machine/pc/pc_pcnet32.h	/^        MC       =   2, \/\/ Miscellaneous Configuration$/;"	e	enum:Am79C970A::__anon99cdeac50803
MC146818	include/machine/pc/pc_rtc.h	/^    MC146818() {}$/;"	f	class:MC146818
MC146818	include/machine/pc/pc_rtc.h	/^class MC146818$/;"	c
MC6845	include/machine/pc/pc_display.h	/^    MC6845() {}$/;"	f	class:MC6845
MC6845	include/machine/pc/pc_display.h	/^class MC6845$/;"	c
MCASTHASHEN	app/hello/hello_traits.h	/^    MCASTHASHEN = 0x00000040, \/**< Receive multicast hash frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
MCASTHASHEN	include/machine/riscv/riscv_nic.h	/^    MCASTHASHEN = 0x00000040, \/**< Receive multicast hash frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
MCR	include/machine/cortex/engine/cortex_m3/scb.h	/^        MCR             = 0x000,        \/\/ Master Control Register                            /;"	e	enum:SCB::__anon31f252560103
MCR	include/machine/pc/pc_uart.h	/^        MCR = 4, \/\/ Modem Control	R\/W [0=DTR,1=RTS,2=OUT1,3=OUT2,4=LB]$/;"	e	enum:NS16550AF::__anona267e3820103
MCR	include/machine/riscv/riscv_uart.h	/^        MCR             = 0x10,$/;"	e	enum:DW8250::__anon08e238ea0503
MCR	include/machine/riscv/riscv_uart.h	/^        MCR             = 4,$/;"	e	enum:NS16500A::__anon08e238ea0303
MDCCLKDIV	app/hello/hello_traits.h	/^    MDCCLKDIV = 0x001C0000,   \/**< MDC Mask PCLK divisor *\/$/;"	e	enum:GEM::__anon4cccbbd80603
MDCCLKDIV	include/machine/riscv/riscv_nic.h	/^    MDCCLKDIV = 0x001C0000,   \/**< MDC Mask PCLK divisor *\/$/;"	e	enum:GEM::__anon5ce19f280603
MDC_DIV_128	app/hello/hello_traits.h	/^    MDC_DIV_128 = 6,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_128	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_128 = 6,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_16	app/hello/hello_traits.h	/^    MDC_DIV_16 = 1,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_16	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_16 = 1,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_224	app/hello/hello_traits.h	/^    MDC_DIV_224 = 7$/;"	e	enum:GEM::MdcDiv
MDC_DIV_224	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_224 = 7$/;"	e	enum:GEM::MdcDiv
MDC_DIV_32	app/hello/hello_traits.h	/^    MDC_DIV_32 = 2,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_32	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_32 = 2,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_48	app/hello/hello_traits.h	/^    MDC_DIV_48 = 3,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_48	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_48 = 3,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_64	app/hello/hello_traits.h	/^    MDC_DIV_64 = 4,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_64	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_64 = 4,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_8	app/hello/hello_traits.h	/^    MDC_DIV_8 = 0,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_8	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_8 = 0,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_96	app/hello/hello_traits.h	/^    MDC_DIV_96 = 5,$/;"	e	enum:GEM::MdcDiv
MDC_DIV_96	include/machine/riscv/riscv_nic.h	/^    MDC_DIV_96 = 5,$/;"	e	enum:GEM::MdcDiv
MDC_SHIFT	app/hello/hello_traits.h	/^    MDC_SHIFT = 18,           \/**< shift bits for MDC *\/$/;"	e	enum:GEM::__anon4cccbbd80603
MDC_SHIFT	include/machine/riscv/riscv_nic.h	/^    MDC_SHIFT = 18,           \/**< shift bits for MDC *\/$/;"	e	enum:GEM::__anon5ce19f280603
MDEN	app/hello/hello_traits.h	/^    MDEN = 0x00010,        \/**< Enable MDIO port *\/$/;"	e	enum:GEM::__anon4cccbbd80503
MDEN	include/machine/riscv/riscv_nic.h	/^    MDEN = 0x00010,        \/**< Enable MDIO port *\/$/;"	e	enum:GEM::__anon5ce19f280503
MDI	include/machine/pc/pc_e100.h	/^        MDI                  = 0x08, \/* Management Data Interface (MDI) read or write cycle has/;"	e	enum:i8255x::__anon798b6efc0303
MEASUREMENT_LOOKUP	include/machine/engine/cm1101.h	/^        MEASUREMENT_LOOKUP      = 01,$/;"	e	enum:CM1101::__anon9c3f22aa0103
MEI	include/architecture/rv32/rv32_cpu.h	/^        MEI             = 1 << 11       \/\/ Machine External Interrupt$/;"	e	enum:CPU::__anon6a1e4c700203
MEI	include/architecture/rv64/rv64_cpu.h	/^        MEI             = 1 << 11       \/\/ Machine External Interrupt$/;"	e	enum:CPU::__anon18dc1bda0203
MEMORY_ACCESSES	include/system/traits.h	/^    L3_CACHE_MISSES,                                LAST_LEVEL_CACHE_HITS = L3_CACHE_HITS, LAST_/;"	e	enum:PMU_Event
MEMORY_BASE	include/machine/pci.h	/^        MEMORY_BASE		= 0x20, \/\/ Memory range behind$/;"	e	enum:PCI_Common::__anon0966c1ce0703
MEMORY_ERRORS	include/system/traits.h	/^    MEMORY_ERRORS,$/;"	e	enum:PMU_Event
MEMORY_LIMIT	include/machine/pci.h	/^        MEMORY_LIMIT		= 0x22,$/;"	e	enum:PCI_Common::__anon0966c1ce0703
MEMORY_MAPPED_IO_ACCESS	include/architecture/rv32/rv32_pmu.h	/^        MEMORY_MAPPED_IO_ACCESS                         = 1 <<  9 | 2$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
MEMORY_PARITY	include/machine/pc/pc_timer.h	/^        MEMORY_PARITY           = 0x80, \/\/ R\/O$/;"	e	enum:i8255::__anonb4b1c2070503
MEMORY_PARITY_ENABLE	include/machine/pc/pc_timer.h	/^        MEMORY_PARITY_ENABLE    = 0x04, \/\/ R\/W$/;"	e	enum:i8255::__anonb4b1c2070503
MEMORY_RANGE_MASK	include/machine/pci.h	/^        MEMORY_RANGE_MASK	= ~0x0fUL$/;"	e	enum:PCI_Common::__anon0966c1ce0a03
MEMORY_RANGE_TYPE_MASK	include/machine/pci.h	/^        MEMORY_RANGE_TYPE_MASK	= 0x0fUL,$/;"	e	enum:PCI_Common::__anon0966c1ce0a03
MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS	include/architecture/ia32/ia32_pmu.h	/^        MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS  		= 0xd4 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_LOAD_UOPS_RETIRED_HIT_LFB	include/architecture/ia32/ia32_pmu.h	/^        MEM_LOAD_UOPS_RETIRED_HIT_LFB 			= 0xd1 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_LOAD_UOPS_RETIRED_L1_HIT	include/architecture/ia32/ia32_pmu.h	/^        MEM_LOAD_UOPS_RETIRED_L1_HIT 			= 0xd1 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_LOAD_UOPS_RETIRED_L2_HIT	include/architecture/ia32/ia32_pmu.h	/^        MEM_LOAD_UOPS_RETIRED_L2_HIT 			= 0xd1 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_LOAD_UOPS_RETIRED_L3_HIT	include/architecture/ia32/ia32_pmu.h	/^        MEM_LOAD_UOPS_RETIRED_L3_HIT 			= 0xd1 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_TRANS_RETIRED_LOAD_LATENCY	include/architecture/ia32/ia32_pmu.h	/^        MEM_TRANS_RETIRED_LOAD_LATENCY 			= 0xcd | (0x01 << 8), \/\/specify threshold in MSR 0x3/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_TRANS_RETIRED_PRECISE_STORE	include/architecture/ia32/ia32_pmu.h	/^        MEM_TRANS_RETIRED_PRECISE_STORE 		= 0xcd | (0x02 << 8), \/\/see section 18.8.4.3$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOPS_RETIRED_ALL_LOADS	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOPS_RETIRED_ALL_LOADS 			= 0xD0 | (0x81 << 8), \/\/ Supports PEBS. PMC0-3 only rega/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOP_RETIRED_ALL	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOP_RETIRED_ALL 		                = 0xd0 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOP_RETIRED_LOADS	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOP_RETIRED_LOADS 		                = 0xd0 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOP_RETIRED_LOCK	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOP_RETIRED_LOCK 		                = 0xd0 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOP_RETIRED_SPLIT	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOP_RETIRED_SPLIT 		                = 0xd0 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOP_RETIRED_STLB_MISS	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOP_RETIRED_STLB_MISS 			= 0xd0 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MEM_UOP_RETIRED_STORES	include/architecture/ia32/ia32_pmu.h	/^        MEM_UOP_RETIRED_STORES 		                = 0xd0 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MFC	include/machine/pc/pc_pcnet32.h	/^        MFC      = 112, \/\/ Missed Frame Count$/;"	e	enum:Am79C970A::__anon99cdeac50203
MF_ACK	include/machine/mifare.h	/^        MF_ACK       = 0xA,$/;"	e	enum:MIFARE::MIFARE_Misc
MF_AUTH_KEY_A	include/machine/mifare.h	/^        MF_AUTH_KEY_A     = 0x60,   \/\/ Perform authentication with Key A$/;"	e	enum:MIFARE::PICC_Command
MF_AUTH_KEY_B	include/machine/mifare.h	/^        MF_AUTH_KEY_B     = 0x61,   \/\/ Perform authentication with Key B$/;"	e	enum:MIFARE::PICC_Command
MF_DECREMENT	include/machine/mifare.h	/^        MF_DECREMENT      = 0xC0,    \/\/ Decrements the contents of a block and stores the resu/;"	e	enum:MIFARE::PICC_Command
MF_INCREMENT	include/machine/mifare.h	/^        MF_INCREMENT      = 0xC1,    \/\/ Increments the contents of a block and stores the resu/;"	e	enum:MIFARE::PICC_Command
MF_KEY_SIZE	include/machine/mifare.h	/^        MF_KEY_SIZE  = 6,$/;"	e	enum:MIFARE::MIFARE_Misc
MF_READ	include/machine/mifare.h	/^        MF_READ           = 0x30,   \/\/ Reads one 16 byte block from the authenticated sector o/;"	e	enum:MIFARE::PICC_Command
MF_RESTORE	include/machine/mifare.h	/^        MF_RESTORE        = 0xC2,    \/\/ Reads the contents of a block into the internal data r/;"	e	enum:MIFARE::PICC_Command
MF_TRANSFER	include/machine/mifare.h	/^        MF_TRANSFER       = 0xB0,     \/\/ Writes the contents of the internal data register to /;"	e	enum:MIFARE::PICC_Command
MF_WRITE	include/machine/mifare.h	/^        MF_WRITE          = 0xA0,   \/\/ Writes one 16 byte block to the authenticated sector of/;"	e	enum:MIFARE::PICC_Command
MICRO	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
MIE	include/architecture/rv32/rv32_cpu.h	/^        MIE             = 1 <<  3,      \/\/ Machine Interrupts Enabled$/;"	e	enum:CPU::__anon6a1e4c700103
MIE	include/architecture/rv64/rv64_cpu.h	/^        MIE             = 1 <<  3,      \/\/ Machine Interrupts Enabled$/;"	e	enum:CPU::__anon18dc1bda0103
MIFARE	include/machine/mifare.h	/^class MIFARE$/;"	c
MIFARE_1K	include/machine/mifare.h	/^        MIFARE_1K    = 0x08, \/\/ MIFARE Classic - 1KB$/;"	e	enum:MIFARE::PICC_Type
MIFARE_4K	include/machine/mifare.h	/^        MIFARE_4K    = 0x18, \/\/ MIFARE Classic - 4KB$/;"	e	enum:MIFARE::PICC_Type
MIFARE_MINI	include/machine/mifare.h	/^        MIFARE_MINI  = 0x09, \/\/ MIFARE Classic - 320 bytes$/;"	e	enum:MIFARE::PICC_Type
MIFARE_Misc	include/machine/mifare.h	/^    enum MIFARE_Misc {$/;"	g	class:MIFARE
MIFARE_PLUS	include/machine/mifare.h	/^        MIFARE_PLUS  = 0x11, \/\/ MIFARE Plus$/;"	e	enum:MIFARE::PICC_Type
MIFARE_UL	include/machine/mifare.h	/^        MIFARE_UL    = 0x00, \/\/ MIFARE Ultralight or Ultralight C$/;"	e	enum:MIFARE::PICC_Type
MIIADDR	include/machine/pc/pc_pcnet32.h	/^        MIIADDR  =  33, \/\/ MII Address$/;"	e	enum:Am79C970A::__anon99cdeac50803
MIICAS	include/machine/pc/pc_pcnet32.h	/^        MIICAS   =  32, \/\/ MII Control and Status$/;"	e	enum:Am79C970A::__anon99cdeac50803
MIIMDR	include/machine/pc/pc_pcnet32.h	/^        MIIMDR   =  34, \/\/ MII Management Data$/;"	e	enum:Am79C970A::__anon99cdeac50803
MII_LED_CONTROL	include/machine/pc/pc_e100.h	/^    #define MII_LED_CONTROL /;"	d
MIN	include/system/meta.h	/^struct MIN$/;"	s
MINUTE	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
MINUTES	include/machine/pc/pc_rtc.h	/^        MINUTES		    = 0x02,$/;"	e	enum:MC146818::__anon80dec0ef0203
MIN_CHANNEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int MIN_CHANNEL = 10;$/;"	m	class:CC2538RF	typeref:typename:const unsigned int
MIN_CHANNEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int MIN_CHANNEL = CC2538RF::MIN_CHANNEL;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
MIN_GNT	include/machine/pci.h	/^        MIN_GNT			= 0x3e, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
MIO_BASE	include/machine/cortex/cortex_memory_map.h	/^        MIO_BASE        = Traits<Machine>::MIO_BASE,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
MIO_BASE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int MIO_BASE          = 0x40000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_BASE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int MIO_BASE          = 0x40000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int MIO_BASE          = 0x3ef00000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_BASE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int MIO_BASE          = 0x10000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_BASE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int MIO_BASE          = 0xe0000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_BASE	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        MIO_BASE        = Traits<Machine>::MIO_BASE,$/;"	e	enum:Memory_Map::__anona81ccb260103
MIO_BASE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int MIO_BASE          = NOT_USED;	\/\/ defined by SETUP during PCI ini/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        MIO_BASE        = Traits<Machine>::MIO_BASE,$/;"	e	enum:Memory_Map::__anona1c77a600103
MIO_BASE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long MIO_BASE         = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned long
MIO_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        MIO_BASE        = Traits<Machine>::MIO_BASE,$/;"	e	enum:Memory_Map::__anond92500800103
MIO_BASE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long MIO_BASE         = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned long
MIO_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        MIO_BASE        = Traits<Machine>::MIO_BASE,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
MIO_BASE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long MIO_BASE         = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned long
MIO_BASE	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long MIO_BASE         = Memory_Map::MIO_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_BASE	src/setup/setup_realview_pbx.cc	/^    static const unsigned long MIO_BASE         = Memory_Map::MIO_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_BASE	src/setup/setup_sifive_e.cc	/^    static const unsigned long MIO_BASE         = Memory_Map::MIO_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_BASE	src/setup/setup_sifive_u.cc	/^    static const unsigned long MIO_BASE         = Memory_Map::MIO_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_BASE	src/setup/setup_visionfive2.cc	/^    static const unsigned long MIO_BASE         = Memory_Map::MIO_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_BASE	src/setup/setup_zynq.cc	/^    static const unsigned long MIO_BASE         = Memory_Map::MIO_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_TOP	include/machine/cortex/cortex_memory_map.h	/^        MIO_TOP         = Traits<Machine>::MIO_TOP,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
MIO_TOP	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int MIO_TOP           = 0x440067ff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_TOP	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int MIO_TOP           = 0x440067ff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_TOP	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int MIO_TOP           = 0x400000ff;   \/\/ ~17 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_TOP	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int MIO_TOP           = 0x1fffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_TOP	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int MIO_TOP           = 0xf8ffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_TOP	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        MIO_TOP         = Traits<Machine>::MIO_TOP,$/;"	e	enum:Memory_Map::__anona81ccb260103
MIO_TOP	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int MIO_TOP           = NOT_USED;	\/\/ defined by SETUP$/;"	m	struct:Traits	typeref:typename:const unsigned int
MIO_TOP	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        MIO_TOP         = Traits<Machine>::MIO_TOP,$/;"	e	enum:Memory_Map::__anona1c77a600103
MIO_TOP	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long MIO_TOP          = 0x1fffffff;                           \/\/ 512/;"	m	struct:Traits	typeref:typename:const unsigned long
MIO_TOP	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        MIO_TOP         = Traits<Machine>::MIO_TOP,$/;"	e	enum:Memory_Map::__anond92500800103
MIO_TOP	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long MIO_TOP          = 0x1fffffff;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
MIO_TOP	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        MIO_TOP         = Traits<Machine>::MIO_TOP,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
MIO_TOP	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long MIO_TOP          = 0x1fffffff;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
MIO_TOP	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long MIO_TOP          = Memory_Map::MIO_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_TOP	src/setup/setup_realview_pbx.cc	/^    static const unsigned long MIO_TOP          = Memory_Map::MIO_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_TOP	src/setup/setup_sifive_e.cc	/^    static const unsigned long MIO_TOP          = Memory_Map::MIO_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_TOP	src/setup/setup_sifive_u.cc	/^    static const unsigned long MIO_TOP          = Memory_Map::MIO_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_TOP	src/setup/setup_visionfive2.cc	/^    static const unsigned long MIO_TOP          = Memory_Map::MIO_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIO_TOP	src/setup/setup_zynq.cc	/^    static const unsigned long MIO_TOP          = Memory_Map::MIO_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
MIS	include/machine/cortex/engine/pl011.h	/^        MIS             = 0x040,        \/\/ Masked Interrupt Status      ro      0x00000000$/;"	e	enum:PL011::__anone33d09690103
MIS	include/machine/cortex/engine/pl022.h	/^        MIS    = 0x01c,$/;"	e	enum:PL022::__anone33d9a0b0103
MIS	include/machine/cortex/engine/pl061.h	/^        MIS             = 0x418,        \/\/ Masked Interrupt Status              ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
MISALIGN_MEM_REF_LOADS	include/architecture/ia32/ia32_pmu.h	/^        MISALIGN_MEM_REF_LOADS                          = 0x05 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MISALIGN_MEM_REF_STORES	include/architecture/ia32/ia32_pmu.h	/^        MISALIGN_MEM_REF_STORES                         = 0x05 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
MISC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         MISC            = 0x058,        \/\/ Masked Interrupt Status and Clear                 /;"	e	enum:SysCtrl::__anon8ce179ea0103
MISPREDICTED_BRANCH	include/architecture/armv7/armv7_pmu.h	/^        MISPREDICTED_BRANCH                     = 0x10,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
MMCI_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        MMCI_BASE               = 0x10005000, \/\/ PrimeCell PL181 MultiMedia Card Interface$/;"	e	enum:Memory_Map::__anonea063a4a0103
MMOD	include/system/config.h	/^#define MMOD /;"	d
MMU	include/architecture/armv7/armv7_mmu.h	/^class MMU: public No_MMU {};$/;"	c
MMU	include/architecture/armv8/armv8_mmu.h	/^class MMU: public No_MMU {};$/;"	c
MMU	include/architecture/ia32/ia32_mmu.h	/^    MMU() {}$/;"	f	class:MMU
MMU	include/architecture/ia32/ia32_mmu.h	/^class MMU: public MMU_Common<10, 10, 12>$/;"	c
MMU	include/architecture/rv32/rv32_mmu.h	/^class MMU: public No_MMU {};$/;"	c
MMU	include/architecture/rv64/rv64_mmu.h	/^class MMU: public No_MMU {};$/;"	c
MMU_Common	include/architecture/mmu.h	/^    MMU_Common() {}$/;"	f	class:MMU_Common
MMU_Common	include/architecture/mmu.h	/^class MMU_Common$/;"	c
MMU_ENABLE	include/architecture/armv7/armv7_cpu.h	/^        MMU_ENABLE  = 1 << 0,  \/\/ MMU enable$/;"	e	enum:ARMv7_A::__anon9ce72cf00703
MMU_ID	include/system/types.h	/^    MMU_ID,$/;"	e	enum:__anond508eab70103
MMU_MISSES	include/system/traits.h	/^    DATA_TLB_MISSES = TLB_MISSES,                   MMU_MISSES = TLB_MISSES,$/;"	e	enum:PMU_Event
MNG_DOMAIN	include/architecture/armv7/armv7_cpu.h	/^        MNG_DOMAIN = 0xffffffff  \/\/ 0b11 - Manager, memory access permissions are not checked$/;"	e	enum:ARMv7_A::__anon9ce72cf00603
MODE	app/hello/hello_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE	include/machine/pc/pc_pcnet32.h	/^        MODE     =  15, \/\/ Mode$/;"	e	enum:Am79C970A::__anon99cdeac50203
MODE	include/machine/riscv/riscv_spi.h	/^    static const Mode MODE = static_cast<Mode>(Traits<SPI>::DEF_MODE);$/;"	m	class:SPI	typeref:typename:const Mode
MODE	tests/active_test/active_test_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int MODE = LIBRARY;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	app/hello/hello_traits.h	/^    static const unsigned int MODEL = SiFive_U;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int MODEL = VisionFive2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int MODEL = VisionFive2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	tests/active_test/active_test_traits.h	/^    static const unsigned int MODEL = SiFive_U;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int MODEL = SiFive_U;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	tests/nic_test/nic_test_traits.h	/^    static const unsigned int MODEL = Legacy_PC;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODEL	tests/segment_test/segment_test_traits.h	/^    static const unsigned int MODEL = SiFive_U;$/;"	m	struct:Traits	typeref:typename:const unsigned int
MODE_ABORT	include/architecture/armv7/armv7_cpu.h	/^        MODE_ABORT      = 0x17,$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MODE_FIQ	include/architecture/armv7/armv7_cpu.h	/^        MODE_FIQ        = 0x11,$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MODE_IRQ	include/architecture/armv7/armv7_cpu.h	/^        MODE_IRQ        = 0x12,$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MODE_MASK	include/machine/pc/pc_timer.h	/^        MODE_MASK       = 0x0e, \/\/ 3 bits$/;"	e	enum:i8253::__anonb4b1c2070203
MODE_REG0	include/machine/cortex/zynq/zynq_machine.h	/^        MODE_REG0                   = 0x04,     \/\/ Mode                     r\/w     0x0000000/;"	e	enum:Zynq::__anonae32835d0203
MODE_REG0	include/machine/cortex/zynq/zynq_uart.h	/^        MODE_REG0                   = 0x04,     \/\/ Mode                     r\/w     0x0000000/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
MODE_SVC	include/architecture/armv7/armv7_cpu.h	/^        MODE_SVC        = 0x13,$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MODE_SYS	include/architecture/armv7/armv7_cpu.h	/^        MODE_SYS        = 0x1f$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MODE_UNDEFINED	include/architecture/armv7/armv7_cpu.h	/^        MODE_UNDEFINED  = 0x1b,$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MODE_USR	include/architecture/armv7/armv7_cpu.h	/^        MODE_USR        = 0x10,$/;"	e	enum:ARMv7_A::__anon9ce72cf00403
MONTH	include/machine/pc/pc_rtc.h	/^        MONTH		    = 0x08,$/;"	e	enum:MC146818::__anon80dec0ef0203
MONTH	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
MOTO0	include/machine/spi.h	/^        MOTO0,                  \/\/ Motorola, polarity 0, phase 0$/;"	e	enum:SPI_Common::Protocol
MOTO1	include/machine/spi.h	/^        MOTO1,                  \/\/ Motorola, polarity 0, phase 1$/;"	e	enum:SPI_Common::Protocol
MOTO2	include/machine/spi.h	/^        MOTO2,                  \/\/ Motorola, polarity 1, phase 0$/;"	e	enum:SPI_Common::Protocol
MOTO3	include/machine/spi.h	/^        MOTO3,                  \/\/ Motorola, polarity 1, phase 1$/;"	e	enum:SPI_Common::Protocol
MPEG_2_TS	include/utility/pcap.h	/^        MPEG_2_TS                  = 243,$/;"	e	enum:PCAP::Link_Type
MPERF	include/architecture/ia32/ia32_pmu.h	/^        MPERF         = 0x00e7,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
MPIE	include/architecture/rv32/rv32_cpu.h	/^        MPIE            = 1 <<  7,      \/\/ Machine Previous Interrupts Enabled$/;"	e	enum:CPU::__anon6a1e4c700103
MPIE	include/architecture/rv64/rv64_cpu.h	/^        MPIE            = 1 <<  7,      \/\/ Machine Previous Interrupts Enabled$/;"	e	enum:CPU::__anon18dc1bda0103
MPP	include/architecture/rv32/rv32_cpu.h	/^        MPP             = 3 << 11,      \/\/ Machine Previous Privilege$/;"	e	enum:CPU::__anon6a1e4c700103
MPP	include/architecture/rv64/rv64_cpu.h	/^        MPP             = 3 << 11,      \/\/ Machine Previous Privilege$/;"	e	enum:CPU::__anon18dc1bda0103
MPP_M	include/architecture/rv32/rv32_cpu.h	/^        MPP_M           = 3 << 11,      \/\/ Machine Previous Privilege = machine$/;"	e	enum:CPU::__anon6a1e4c700103
MPP_M	include/architecture/rv64/rv64_cpu.h	/^        MPP_M           = 3 << 11,      \/\/ Machine Previous Privilege = machine$/;"	e	enum:CPU::__anon18dc1bda0103
MPP_S	include/architecture/rv32/rv32_cpu.h	/^        MPP_S           = 1 << 11,      \/\/ Machine Previous Privilege = supervisor$/;"	e	enum:CPU::__anon6a1e4c700103
MPP_S	include/architecture/rv64/rv64_cpu.h	/^        MPP_S           = 1 << 11,      \/\/ Machine Previous Privilege = supervisor$/;"	e	enum:CPU::__anon18dc1bda0103
MPP_U	include/architecture/rv32/rv32_cpu.h	/^        MPP_U           = 0 << 11,      \/\/ Machine Previous Privilege = user$/;"	e	enum:CPU::__anon6a1e4c700103
MPP_U	include/architecture/rv64/rv64_cpu.h	/^        MPP_U           = 0 << 11,      \/\/ Machine Previous Privilege = user$/;"	e	enum:CPU::__anon18dc1bda0103
MPRV	include/architecture/rv32/rv32_cpu.h	/^        MPRV            = 1 << 17,      \/\/ Memory PRiVilege (when set, enables MMU also in mac/;"	e	enum:CPU::__anon6a1e4c700103
MPRV	include/architecture/rv64/rv64_cpu.h	/^        MPRV            = 1 << 17,      \/\/ Memory PRiVilege (when set, enables MMU also in mac/;"	e	enum:CPU::__anon18dc1bda0103
MS	include/machine/cortex/engine/pl022.h	/^        MS              = 1 << 2,   \/\/ master and slave select                RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0403
MSB	include/machine/pc/pc_timer.h	/^        MSB             = 0x10, \/\/ read\/write MSB only$/;"	e	enum:i8253::__anonb4b1c2070203
MSB	include/machine/riscv/riscv_spi.h	/^        MSB     =    0 << 2,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
MSBBUF_RXQBASE	app/hello/hello_traits.h	/^    MSBBUF_RXQBASE = 0x04D4, \/**< MSB Buffer RX Q Base reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MSBBUF_RXQBASE	include/machine/riscv/riscv_nic.h	/^    MSBBUF_RXQBASE = 0x04D4, \/**< MSB Buffer RX Q Base reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
MSBBUF_TXQBASE	app/hello/hello_traits.h	/^    MSBBUF_TXQBASE = 0x04C8, \/**< MSB Buffer TX Q Base reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MSBBUF_TXQBASE	include/machine/riscv/riscv_nic.h	/^    MSBBUF_TXQBASE = 0x04C8, \/**< MSB Buffer TX Q Base reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
MSEL_MTMOVFSEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MSEL_MTMOVFSEL = 1 << 4, \/\/ See possible values below$/;"	e	enum:CC2538RF::__anon1a159e881803
MSEL_MTMSEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MSEL_MTMSEL    = 1 << 0  \/\/ See possible values below$/;"	e	enum:CC2538RF::__anon1a159e881803
MSI	include/architecture/rv32/rv32_cpu.h	/^        MSI             = 1 << 3,       \/\/ Machine Software Interrupt$/;"	e	enum:CPU::__anon6a1e4c700203
MSI	include/architecture/rv64/rv64_cpu.h	/^        MSI             = 1 << 3,       \/\/ Machine Software Interrupt$/;"	e	enum:CPU::__anon18dc1bda0203
MSIP	include/machine/riscv/riscv_ic.h	/^        MSIP                    = 0x0000, \/\/ Per-HART 32-bit software interrupts (IPI) trigger/;"	e	enum:CLINT::__anone3c5e8ba0203
MSK_IRQ	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        MSK_IRQ = 0X014, \/\/ 1 if pendding INT and INT enable$/;"	e	enum:ARM_Timer::__anonbbe195780103
MSR	include/machine/pc/pc_uart.h	/^        MSR = 6, \/\/ Modem Status	R\/W [0=CTS,1=DSR,2=RI,3=DCD,4=LBCTS,$/;"	e	enum:NS16550AF::__anona267e3820103
MSR_BASE	include/architecture/ia32/ia32_pmu.h	/^        MSR_BASE = 0x40000000$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0103
MSR_TSC	include/architecture/ia32/ia32_cpu.h	/^        MSR_TSC                 = 0x0010,$/;"	e	enum:CPU::__anon1dc257340803
MS_15_625	include/machine/cortex/emote3/emote3_watchdog.h	/^        MS_15_625 = 2, \/\/ 15.625ms$/;"	e	enum:Watchdog_Engine::__anonfb30544f0303
MS_1_9	include/machine/cortex/emote3/emote3_watchdog.h	/^        MS_1_9    = 3, \/\/ 1.9ms$/;"	e	enum:Watchdog_Engine::__anonfb30544f0303
MTCSPCFG	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTCSPCFG = 0x00, \/\/ MAC Timer event configuration              RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTCTRL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTCTRL   = 0x04, \/\/ MAC Timer control register                 RW     0x2$/;"	e	enum:CC2538RF::__anon1a159e880603
MTCTRL_LATCH_MODE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTCTRL_LATCH_MODE = 1 << 3, \/\/ 0: Reading MTM0 with MTMSEL.MTMSEL = 000 latches the hi/;"	e	enum:CC2538RF::__anon1a159e881703
MTCTRL_RUN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTCTRL_RUN        = 1 << 0, \/\/ Write 1 to start timer, write 0 to stop timer. When rea/;"	e	enum:CC2538RF::__anon1a159e881703
MTCTRL_STATE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTCTRL_STATE      = 1 << 2, \/\/ State of MAC Timer                                     /;"	e	enum:CC2538RF::__anon1a159e881703
MTCTRL_SYNC	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTCTRL_SYNC       = 1 << 1, \/\/ 0: Starting and stopping of timer is immediate; that is/;"	e	enum:CC2538RF::__anon1a159e881703
MTI	include/architecture/rv32/rv32_cpu.h	/^        MTI             = 1 << 7,       \/\/ Machine Timer Interrupt$/;"	e	enum:CPU::__anon6a1e4c700203
MTI	include/architecture/rv64/rv64_cpu.h	/^        MTI             = 1 << 7,       \/\/ Machine Timer Interrupt$/;"	e	enum:CPU::__anon18dc1bda0203
MTIME	include/architecture/rv32/rv32_tsc.h	/^        MTIME  = 0xbff8, \/\/ Counter (lower 32 bits)$/;"	e	enum:TSC::__anon6b5345920103
MTIME	include/architecture/rv64/rv64_tsc.h	/^        MTIME  = 0xbff8, \/\/ Counter (lower 32 bits)$/;"	e	enum:TSC::__anon1a1114fc0103
MTIME	include/machine/riscv/riscv_ic.h	/^        MTIME                   = 0xbff8, \/\/ Timer counter shared by all HARTs lower 32 bits s/;"	e	enum:CLINT::__anone3c5e8ba0203
MTIMECMP	include/machine/riscv/riscv_ic.h	/^        MTIMECMP                = 0x4000, \/\/ Per-HART 64-bit timer compare register; lower 32 /;"	e	enum:CLINT::__anone3c5e8ba0203
MTIMEH	include/architecture/rv32/rv32_tsc.h	/^        MTIMEH = 0xbffc  \/\/ Counter (upper 32 bits)$/;"	e	enum:TSC::__anon6b5345920103
MTIMEH	include/architecture/rv64/rv64_tsc.h	/^        MTIMEH = 0xbffc  \/\/ Counter (upper 32 bits)$/;"	e	enum:TSC::__anon1a1114fc0103
MTIRQF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTIRQF   = 0x0c, \/\/ MAC Timer interrupt flags                  RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTIRQM	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTIRQM   = 0x08, \/\/ MAC Timer interrupt mask                   RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTM0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTM0     = 0x14, \/\/ MAC Timer multiplexed register 0           RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTM1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTM1     = 0x18, \/\/ MAC Timer multiplexed register 1           RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTMOVF0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTMOVF0  = 0x24, \/\/ MAC Timer multiplexed overflow register 0  RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTMOVF1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTMOVF1  = 0x20, \/\/ MAC Timer multiplexed overflow register 1  RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTMOVF2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTMOVF2  = 0x1c, \/\/ MAC Timer multiplexed overflow register 2  RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTMSEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        MTMSEL   = 0x10, \/\/ MAC Timer multiplex select                 RW     0x0$/;"	e	enum:CC2538RF::__anon1a159e880603
MTP2	include/utility/pcap.h	/^        MTP2                       = 140,$/;"	e	enum:PCAP::Link_Type
MTP2_WITH_PHDR	include/utility/pcap.h	/^        MTP2_WITH_PHDR             = 139,$/;"	e	enum:PCAP::Link_Type
MTP3	include/utility/pcap.h	/^        MTP3                       = 141,$/;"	e	enum:PCAP::Link_Type
MTU	include/network/ethernet.h	/^    static const unsigned int MTU = 1500;$/;"	m	class:Ethernet	typeref:typename:const unsigned int
MULTICOLLCNT	app/hello/hello_traits.h	/^    MULTICOLLCNT = 0x013C,  \/**< Multiple Collision Frame Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
MULTICOLLCNT	include/machine/riscv/riscv_nic.h	/^    MULTICOLLCNT = 0x013C,  \/**< Multiple Collision Frame Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
MUTEX_ID	include/system/types.h	/^    MUTEX_ID,$/;"	e	enum:__anond508eab70103
MUX27010	include/utility/pcap.h	/^        MUX27010                   = 236,$/;"	e	enum:PCAP::Link_Type
MXR	include/architecture/rv32/rv32_cpu.h	/^        MXR             = 1 << 19,      \/\/ Make eXecutable Readable$/;"	e	enum:CPU::__anon6a1e4c700103
MXR	include/architecture/rv64/rv64_cpu.h	/^        MXR             = 1 << 19,      \/\/ Make eXecutable Readable$/;"	e	enum:CPU::__anon18dc1bda0103
MacControl	include/machine/pc/pc_c905.h	/^        Reg16 MacControl;$/;"	m	struct:C905::Window3	typeref:typename:Reg16
Machine	include/machine/cortex/cortex_machine.h	/^    Machine() {}$/;"	f	class:Machine
Machine	include/machine/cortex/cortex_machine.h	/^class Machine: private Machine_Model$/;"	c
Machine	include/machine/pc/pc_machine.h	/^    Machine() {}$/;"	f	class:Machine
Machine	include/machine/pc/pc_machine.h	/^class Machine: private Machine_Common$/;"	c
Machine	include/machine/riscv/riscv_machine.h	/^    Machine() {}$/;"	f	class:Machine
Machine	include/machine/riscv/riscv_machine.h	/^class Machine: private Machine_Common$/;"	c
Machine_Common	include/machine/machine.h	/^    Machine_Common() {}$/;"	f	class:Machine_Common
Machine_Common	include/machine/machine.h	/^class Machine_Common$/;"	c
Machine_Model	include/machine/cortex/emote3/emote3_machine.h	/^typedef eMote3 Machine_Model;$/;"	t	typeref:typename:eMote3
Machine_Model	include/machine/cortex/lm3s811/lm3s811_machine.h	/^typedef LM3S811 Machine_Model;$/;"	t	typeref:typename:LM3S811
Machine_Model	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^typedef Raspberry_Pi3 Machine_Model;$/;"	t	typeref:typename:Raspberry_Pi3
Machine_Model	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^typedef Realview_PBX Machine_Model;$/;"	t	typeref:typename:Realview_PBX
Machine_Model	include/machine/cortex/zynq/zynq_machine.h	/^typedef Zynq Machine_Model;$/;"	t	typeref:typename:Zynq
Main	src/api/thread_init.cc	/^    typedef int (Main)();$/;"	t	typeref:typename:int ()()	file:
Math	include/utility/math.h	/^namespace Math$/;"	n
MaxPktSize	include/machine/pc/pc_c905.h	/^        Reg16 MaxPktSize;$/;"	m	struct:C905::Window3	typeref:typename:Reg16
MdcDiv	app/hello/hello_traits.h	/^  enum MdcDiv {$/;"	g	class:GEM
MdcDiv	include/machine/riscv/riscv_nic.h	/^  enum MdcDiv {$/;"	g	class:GEM
MediaOptions	include/machine/pc/pc_c905.h	/^        Reg16 MediaOptions;$/;"	m	struct:C905::Window3	typeref:typename:Reg16
MediaStatus	include/machine/pc/pc_c905.h	/^        Reg16 MediaStatus;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
Memory_Map	include/machine/cortex/emote3/emote3_memory_map.h	/^struct Memory_Map: public Cortex_Memory_Map$/;"	s
Memory_Map	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^struct Memory_Map: public Cortex_Memory_Map$/;"	s
Memory_Map	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^struct Memory_Map: public Cortex_Memory_Map$/;"	s
Memory_Map	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^struct Memory_Map: public Cortex_Memory_Map$/;"	s
Memory_Map	include/machine/cortex/zynq/zynq_memory_map.h	/^struct Memory_Map: public Cortex_Memory_Map$/;"	s
Memory_Map	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^struct Memory_Map$/;"	s
Memory_Map	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^struct Memory_Map$/;"	s
Memory_Map	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^struct Memory_Map$/;"	s
Memory_Map	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^struct Memory_Map$/;"	s
Message	include/utility/buffer.h	/^    using Message = Data;$/;"	t	class:Buffer	typeref:typename:Data
Metadata	include/network/ethernet.h	/^    typedef IF<Traits<TSTP>::enabled, TSTP_Metadata, Dummy_Metadata>::Result Metadata;$/;"	t	class:Ethernet	typeref:typename:IF<Traits<TSTP>::enabled,TSTP_Metadata,Dummy_Metadata>::Result
Metadata	include/utility/buffer.h	/^    using Metadata = _Metadata;$/;"	t	class:Buffer	typeref:typename:_Metadata
Microsecond	include/system/types.h	/^    Microsecond() {};$/;"	f	class:Microsecond
Microsecond	include/system/types.h	/^    Microsecond(const Infinity &): _time(INFINITE) {};$/;"	f	class:Microsecond
Microsecond	include/system/types.h	/^    Microsecond(const Milisecond & time): _time(reinterpret_cast<const Time_Base &>(time) * 1000/;"	f	class:Microsecond
Microsecond	include/system/types.h	/^    Microsecond(const Second & time): _time(reinterpret_cast<const Time_Base &>(time) * 1000000)/;"	f	class:Microsecond
Microsecond	include/system/types.h	/^    Microsecond(const Time_Base & time): _time(time) {}$/;"	f	class:Microsecond
Microsecond	include/system/types.h	/^class Microsecond$/;"	c
Milisecond	include/system/types.h	/^    Milisecond() {};$/;"	f	class:Milisecond
Milisecond	include/system/types.h	/^    Milisecond(const Infinity &): _time(INFINITE) {};$/;"	f	class:Milisecond
Milisecond	include/system/types.h	/^    Milisecond(const Second & time): _time(reinterpret_cast<const Time_Base &>(time) * 1000) {}$/;"	f	class:Milisecond
Milisecond	include/system/types.h	/^    Milisecond(const Time_Base & time): _time(time) {}$/;"	f	class:Milisecond
Milisecond	include/system/types.h	/^class Milisecond$/;"	c
Mode	include/machine/aes.h	/^    enum Mode {$/;"	g	class:AES_Common
Mode	include/machine/riscv/riscv_ic.h	/^    enum Mode {$/;"	g	class:CLINT
Mode	include/machine/spi.h	/^    enum Mode {$/;"	g	class:SPI_Common
Model	include/utility/predictor.h	/^        Model(const unsigned char & type, Tn ... an): _Model(an ...), _type(type), _id(0) {}$/;"	f	class:Predictor_Common::Model
Model	include/utility/predictor.h	/^    Model(const Predictor_Type & type, Tn ... an): _type(type), _id(0) {}$/;"	f	class:Predictor_Common::Model
Model	include/utility/predictor.h	/^    class Model: public _Model$/;"	c	class:Predictor_Common
Model	include/utility/predictor.h	/^    typedef Constant_Model<Time, Value> Model;$/;"	t	class:LVP	typeref:typename:Constant_Model<Time,Value>
Model	include/utility/predictor.h	/^    typedef Dummy_Model<Time, Value> Model;$/;"	t	class:Dummy_Predictor	typeref:typename:Dummy_Model<Time,Value>
Model	include/utility/predictor.h	/^    typedef Linear_Model<Time, Value> Model;$/;"	t	class:DBP	typeref:typename:Linear_Model<Time,Value>
Model	include/utility/predictor.h	/^class Predictor_Common::Model<T, void>$/;"	c	class:Predictor_Common
Model_Type	include/utility/predictor.h	/^    enum Model_Type {$/;"	g	class:Predictor_Common
Multihead_Scheduling_List	include/utility/list.h	/^    Multihead_Scheduling_List() {$/;"	f	class:Multihead_Scheduling_List
Multihead_Scheduling_List	include/utility/list.h	/^class Multihead_Scheduling_List: private Ordered_List<T, R, El>$/;"	c
Multihead_Scheduling_Multilist	include/utility/list.h	/^class Multihead_Scheduling_Multilist: public Scheduling_Multilist<T, R, El, Multihead_Scheduling/;"	c
MultipleCollisions	include/machine/pc/pc_c905.h	/^        Reg8  MultipleCollisions;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
Mutex	include/synchronizer.h	/^class Mutex: protected Synchronizer_Common$/;"	c
Mutex	src/api/mutex.cc	/^Mutex::Mutex(): _locked(false)$/;"	f	class:Mutex	typeref:typename:__BEGIN_SYS
Mutex_Handler	include/synchronizer.h	/^    Mutex_Handler(Mutex * h) : _handler(h) {}$/;"	f	class:Mutex_Handler
Mutex_Handler	include/synchronizer.h	/^class Mutex_Handler: public Handler$/;"	c
N	include/machine/pci.h	/^        static const unsigned int N = 6;$/;"	m	struct:PCI_Common::Region	typeref:typename:const unsigned int
NACK	include/machine/engine/cm1101.h	/^        NACK                    = 0x06$/;"	e	enum:CM1101::__anon9c3f22aa0203
NBSTOP1	include/machine/cortex/zynq/zynq_machine.h	/^        NBSTOP1                     = 0 << 6,   \/\/ 1 stop bit               r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
NBSTOP1	include/machine/cortex/zynq/zynq_uart.h	/^        NBSTOP1                     = 0 << 6,   \/\/ 1 stop bit               r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
NBSTOP2	include/machine/cortex/zynq/zynq_machine.h	/^        NBSTOP2                     = 2 << 6,   \/\/ 2 stop bits              r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
NBSTOP2	include/machine/cortex/zynq/zynq_uart.h	/^        NBSTOP2                     = 2 << 6,   \/\/ 2 stop bits              r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
NEON_INSTRUCTIONS	include/architecture/armv7/armv7_pmu.h	/^        NEON_INSTRUCTIONS                       = 0x74,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
NETANALYZER	include/utility/pcap.h	/^        NETANALYZER                = 240,$/;"	e	enum:PCAP::Link_Type
NETANALYZER_TRANSPARENT	include/utility/pcap.h	/^        NETANALYZER_TRANSPARENT    = 241,$/;"	e	enum:PCAP::Link_Type
NETLINK	include/utility/pcap.h	/^        NETLINK                    = 253,$/;"	e	enum:PCAP::Link_Type
NETWORK	img/makefile	/^NETWORK	        := -netdev socket,id=vlan0,mcast=230.0.0.1:1234 -object filter-dump,id=dump0,net/;"	m
NFC_LLCP	include/utility/pcap.h	/^        NFC_LLCP                   = 245,$/;"	e	enum:PCAP::Link_Type
NFLOG	include/utility/pcap.h	/^        NFLOG                      = 239,$/;"	e	enum:PCAP::Link_Type
NG40	include/utility/pcap.h	/^        NG40                       = 244,$/;"	e	enum:PCAP::Link_Type
NIC	include/machine/nic.h	/^    NIC(unsigned int unit = 0) {}$/;"	f	class:NIC
NIC	include/machine/nic.h	/^class NIC: public Family, public Family::Observed$/;"	c
NIC_Common	include/machine/nic.h	/^    NIC_Common() {}$/;"	f	class:NIC_Common
NIC_Common	include/machine/nic.h	/^class NIC_Common$/;"	c
NIC_ID	include/system/types.h	/^    NIC_ID,$/;"	e	enum:__anond508eab70103
NIC_Receiver	tests/nic_test/nic_test.cc	/^class NIC_Receiver: public NIC<Family>::Observer$/;"	c	file:
NMW	include/machine/spi.h	/^        NMW,                    \/\/ National microwave$/;"	e	enum:SPI_Common::Protocol
NODES	app/hello/hello_traits.h	/^    static const unsigned int NODES = 1; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NODES	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int NODES = 1; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NODES	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int NODES = 1; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NODES	tests/active_test/active_test_traits.h	/^    static const unsigned int NODES = 1; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NODES	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int NODES = 1; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NODES	tests/nic_test/nic_test_traits.h	/^    static const unsigned int NODES = 2; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NODES	tests/segment_test/segment_test_traits.h	/^    static const unsigned int NODES = 1; \/\/ (> 1 => NETWORKING)$/;"	m	struct:Traits	typeref:typename:const unsigned int
NONE	include/architecture/pmu.h	/^        NONE,$/;"	e	enum:PMU_Common::Flags
NONE	include/machine/gpio.h	/^        NONE$/;"	e	enum:GPIO_Common::Edge
NONE	include/machine/uart.h	/^        NONE = 0,$/;"	e	enum:UART_Common::__anon41caa7ce0103
NONE	include/system/traits.h	/^    enum :unsigned char {NONE, LVP, DBP};$/;"	e	enum:Traits_Tokens::__anon389b43b90903
NONE	include/utility/predictor.h	/^        NONE = Traits<Build>::NONE,$/;"	e	enum:Predictor_Common::__anon7f50955d0103
NON_DRAM	include/architecture/ia32/ia32_pmu.h	/^      NON_DRAM       = 0x2000000000LLU, \/\/ bit 37 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
NON_SHAREABLE	include/architecture/armv8/armv8_mmu.h	/^            NON_SHAREABLE       = 0UL   << 8,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
NORMAL	include/machine/pc/pc_display.h	/^        NORMAL = 0x0700$/;"	e	enum:VGA::__anon47992e1c0303
NORMAL	include/process.h	/^        NORMAL  = Criterion::NORMAL,$/;"	e	enum:Thread::__anon50c1086d0103
NORMAL	include/scheduler.h	/^        NORMAL = (unsigned(1) << (sizeof(int) * 8 - 2)) - 1,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0103
NOT_COMPLETE	include/machine/mifare.h	/^        NOT_COMPLETE = 0x04, \/\/ SAK of an incomplete UID$/;"	e	enum:MIFARE::PICC_Type
NOT_OURS	include/machine/pc/pc_e100.h	/^        NOT_OURS             = 0x00,$/;"	e	enum:i8255x::__anon798b6efc0303
NOT_PRESENT	include/machine/pc/pc_e100.h	/^        NOT_PRESENT          = 0xFF,$/;"	e	enum:i8255x::__anon798b6efc0303
NOT_USED	include/machine/cortex/cortex_memory_map.h	/^    static const unsigned int NOT_USED = Traits<Machine>::NOT_USED;$/;"	m	struct:Cortex_Memory_Map	typeref:typename:const unsigned int
NOT_USED	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int NOT_USED          = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
NOT_USED	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int NOT_USED          = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
NOT_USED	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int NOT_USED          = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
NOT_USED	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int NOT_USED          = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
NOT_USED	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int NOT_USED          = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
NOT_USED	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        NOT_USED        = Traits<Machine>::NOT_USED,$/;"	e	enum:Memory_Map::__anona81ccb260103
NOT_USED	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int NOT_USED          = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned int
NOT_USED	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        NOT_USED        = Traits<Machine>::NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
NOT_USED	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long NOT_USED         = 0xffffffff;$/;"	m	struct:Traits	typeref:typename:const unsigned long
NOT_USED	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        NOT_USED        = Traits<Machine>::NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
NOT_USED	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long NOT_USED         = -1UL;$/;"	m	struct:Traits	typeref:typename:const unsigned long
NOT_USED	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        NOT_USED        = Traits<Machine>::NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
NOT_USED	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long NOT_USED         = -1UL;$/;"	m	struct:Traits	typeref:typename:const unsigned long
NOW	include/scheduler.h	/^        NOW         = 0,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0203
NO_SUPP	include/architecture/ia32/ia32_pmu.h	/^      NO_SUPP        = 0x0000020000LLU, \/\/ bit 17 RSPNS_SUPPLIER$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
NRDCOMP	include/machine/pc/pc_fpga.h	/^        NRDCOMP    = 0x34,$/;"	e	enum:XAP1052::__anon807398a40103
NS16500A	include/machine/riscv/riscv_uart.h	/^    NS16500A(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int par/;"	f	class:NS16500A
NS16500A	include/machine/riscv/riscv_uart.h	/^class NS16500A$/;"	c
NS16550AF	include/machine/pc/pc_uart.h	/^    NS16550AF(unsigned int unit, unsigned int brate, unsigned int dbits, unsigned int par, unsig/;"	f	class:NS16550AF
NS16550AF	include/machine/pc/pc_uart.h	/^class NS16550AF$/;"	c
NSIRQ	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        NSIRQ           = 1,    \/\/ Non-Secure mode IRQ Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390503
NSTOP	include/machine/riscv/riscv_uart.h	/^        NSTOP   =    1 <<  1,   \/\/ TXCTRL, stop bits (0 -> 1 or 1 -> 2)$/;"	e	enum:SiFive_UART::__anon08e238ea0203
NS_LEVEL1	include/architecture/armv8/armv8_mmu.h	/^            NS_LEVEL1           = 0b1   << 5, \/\/ Output address is in secure address$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
NULL	include/machine/nic.h	/^        enum Null { NULL = 0 };$/;"	e	enum:NIC_Common::Address::Null
NULL	include/utility/pcap.h	/^        NULL                       = 0,$/;"	e	enum:PCAP::Link_Type
NUM	include/machine/pc/pc_keyboard.h	/^        NUM             = 0x2,$/;"	e	enum:i8042::__anondfef52170403
NUM	include/machine/pc/pc_keyboard.h	/^        NUM     = 0x45$/;"	e	enum:PS2_Keyboard::__anondfef52170603
NVIC	include/machine/cortex/engine/cortex_m3/nvic.h	/^class NVIC: public IC_Common$/;"	c
NVLANDISC	app/hello/hello_traits.h	/^    NVLANDISC = 0x00000004,   \/**< Receive only VLAN frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
NVLANDISC	include/machine/riscv/riscv_nic.h	/^    NVLANDISC = 0x00000004,   \/**< Receive only VLAN frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
NWCFG	app/hello/hello_traits.h	/^    NWCFG = 0x0004,       \/**< Network Config reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
NWCFG	include/machine/riscv/riscv_nic.h	/^    NWCFG = 0x0004,       \/**< Network Config reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
NWCTRL	app/hello/hello_traits.h	/^    NWCTRL = 0x0000,      \/**< Network Control reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
NWCTRL	include/machine/riscv/riscv_nic.h	/^    NWCTRL = 0x0000,      \/**< Network Control reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
NWSR	app/hello/hello_traits.h	/^    NWSR = 0x0008,        \/**< Network Status reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
NWSR	include/machine/riscv/riscv_nic.h	/^    NWSR = 0x0008,        \/**< Network Status reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
NZCV_MASK	include/architecture/armv8/armv8_cpu.h	/^        NZCV_MASK       = 0xf << 28,            \/\/ NZCV mask bits$/;"	e	enum:ARMv8_A::__anon394073320203
Native_Wrapper	include/system/meta.h	/^    Native_Wrapper() {}$/;"	f	class:Native_Wrapper
Native_Wrapper	include/system/meta.h	/^    Native_Wrapper(const Native_Wrapper & value): _value(value._value) {}$/;"	f	class:Native_Wrapper
Native_Wrapper	include/system/meta.h	/^    Native_Wrapper(const T1 & value): _value(value) {}$/;"	f	class:Native_Wrapper
Native_Wrapper	include/system/meta.h	/^    Native_Wrapper(const T2 & value): _value(T1(value)) {}$/;"	f	class:Native_Wrapper
Native_Wrapper	include/system/meta.h	/^class Native_Wrapper$/;"	c
Nb	include/utility/aes.h	/^    static const unsigned int Nb = 4; \/\/ number of columns comprising a _state$/;"	m	class:SWAES	typeref:typename:const unsigned int
NetworkDiagnostic	include/machine/pc/pc_c905.h	/^        Reg16 NetworkDiagnostic;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
Next	include/system/meta.h	/^    typedef Next_ Next;$/;"	t	struct:CASE	typeref:typename:Next_
Next_Case	include/system/meta.h	/^    typedef typename Case::Next Next_Case;$/;"	t	class:SWITCH	typeref:typename:Case::Next
Nil_Case	include/system/meta.h	/^struct Nil_Case {};$/;"	s
Nk	include/utility/aes.h	/^    static const unsigned int Nk = 4; \/\/ number of 32 bit words in a key$/;"	m	class:SWAES	typeref:typename:const unsigned int
No_MMU	include/architecture/mmu.h	/^    No_MMU() {}$/;"	f	class:No_MMU
No_MMU	include/architecture/mmu.h	/^class No_MMU: public MMU_Common<0, 0, 0>$/;"	c
Nr	include/utility/aes.h	/^    static const int Nr = 10; \/\/ number of rounds in AES cipher$/;"	m	class:SWAES	typeref:typename:const int
Null	include/machine/nic.h	/^        enum Null { NULL = 0 };$/;"	g	class:NIC_Common::Address
Null_Debug	include/utility/debug.h	/^class Null_Debug$/;"	c
Number	include/utility/geometry.h	/^    using Number = T1;$/;"	t	struct:Sphere	typeref:typename:T1
Number	include/utility/geometry.h	/^    using Number = T;$/;"	t	struct:Point	typeref:typename:T
OBJS	src/api/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/architecture/armv7/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _init | grep -v _test))$/;"	m
OBJS	src/architecture/armv8/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _init | grep -v _test))$/;"	m
OBJS	src/architecture/common/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/architecture/ia32/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _init | grep -v _test))$/;"	m
OBJS	src/architecture/rv32/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _init | grep -v _test))$/;"	m
OBJS	src/architecture/rv64/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _init | grep -v _test))$/;"	m
OBJS	src/init/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc))$/;"	m
OBJS	src/machine/common/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/cortex/emote3/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/cortex/lm3s811/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/cortex/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/cortex/raspberry_pi3/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/cortex/realview_pbx/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/cortex/zynq/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/pc/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/machine/riscv/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v _test | grep -v _init))$/;"	m
OBJS	src/system/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc))$/;"	m
OBJS	src/utility/makefile	/^OBJS := $(subst .cc,.o,$(shell find *.cc | grep -v test))$/;"	m
OBSSEL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum OBSSEL {$/;"	g	class:CC2538RF
OBSSEL_EN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_EN      = 1 << 7, \/\/ Signal X enable bit$/;"	e	enum:CC2538RF::OBSSEL
OBSSEL_SIG0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_SIG0    = 0,      \/\/ Select signal 0$/;"	e	enum:CC2538RF::OBSSEL
OBSSEL_SIG0_EN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_SIG0_EN = OBSSEL_EN | OBSSEL_SIG0, \/\/ Select and enable signal 0$/;"	e	enum:CC2538RF::OBSSEL
OBSSEL_SIG1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_SIG1    = 1,      \/\/ Select signal 1$/;"	e	enum:CC2538RF::OBSSEL
OBSSEL_SIG1_EN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_SIG1_EN = OBSSEL_EN | OBSSEL_SIG1, \/\/ Select and enable signal 1$/;"	e	enum:CC2538RF::OBSSEL
OBSSEL_SIG2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_SIG2    = 2,      \/\/ Select signal 2$/;"	e	enum:CC2538RF::OBSSEL
OBSSEL_SIG2_EN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OBSSEL_SIG2_EN = OBSSEL_EN | OBSSEL_SIG2, \/\/ Select and enable signal 2$/;"	e	enum:CC2538RF::OBSSEL
OCTRXH	app/hello/hello_traits.h	/^    OCTRXH = 0x0154,        \/**< Octets Received register High *\/$/;"	e	enum:GEM::__anon4cccbbd80403
OCTRXH	include/machine/riscv/riscv_nic.h	/^    OCTRXH = 0x0154,        \/**< Octets Received register High *\/$/;"	e	enum:GEM::__anon5ce19f280403
OCTRXL	app/hello/hello_traits.h	/^    OCTRXL = 0x0150,        \/**< Octets Received register Low *\/$/;"	e	enum:GEM::__anon4cccbbd80403
OCTRXL	include/machine/riscv/riscv_nic.h	/^    OCTRXL = 0x0150,        \/**< Octets Received register Low *\/$/;"	e	enum:GEM::__anon5ce19f280403
OCTTXH	app/hello/hello_traits.h	/^    OCTTXH = 0x0104,      \/**< Octects transmitted High reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
OCTTXH	include/machine/riscv/riscv_nic.h	/^    OCTTXH = 0x0104,      \/**< Octects transmitted High reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
OCTTXL	app/hello/hello_traits.h	/^    OCTTXL = 0x0100,      \/**< Octects transmitted Low reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
OCTTXL	include/machine/riscv/riscv_nic.h	/^    OCTTXL = 0x0100,      \/**< Octects transmitted Low reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
ODD	include/machine/uart.h	/^        ODD = 1,$/;"	e	enum:UART_Common::__anon41caa7ce0103
ODR	include/machine/cortex/engine/pl061.h	/^        ODR             = 0x50c,        \/\/ Open Drain Select                    rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
OE	include/machine/cortex/emote3/emote3_ioctrl.h	/^        OE  = 0x8, \/\/ output enable$/;"	e	enum:IOCtrl::__anon6c49ad4b0303
OFF	include/system/types.h	/^    OFF$/;"	e	enum:Power_Mode
OFFCORE_REQUESTS_ALL_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_ALL_DATA_RD                    = 0xb0 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_REQUESTS_BUFFER_SQ_FULL	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_BUFFER_SQ_FULL                 = 0xb2 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_REQUESTS_DEMAND_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_DEMAND_DATA_RD                 = 0xb0 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_REQUESTS_DEMAND_RFO	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_DEMAND_RFO                     = 0xb0 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD        = 0x60 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD     = 0x60 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO         = 0x60 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFFCORE_RSP_0	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_RSP_0        = 0x1a6,$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0d03
OFFCORE_RSP_1	include/architecture/ia32/ia32_pmu.h	/^        OFFCORE_RSP_1        = 0x1a7,$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0d03
OFF_CORE_RESPONSE_0	include/architecture/ia32/ia32_pmu.h	/^        OFF_CORE_RESPONSE_0                             = 0xb7 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFF_CORE_RESPONSE_1	include/architecture/ia32/ia32_pmu.h	/^        OFF_CORE_RESPONSE_1                             = 0xbb | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OFLO	include/machine/pc/pc_pcnet32.h	/^            OFLO = 0x1000,$/;"	e	enum:Am79C970A::Rx_Desc::__anon99cdeac50e03
OI	include/machine/cortex/emote3/emote3_traits.h	/^    enum {CLARO, TIM, OI};$/;"	e	enum:Traits::__anon749c60f50103
OIE	include/machine/cortex/emote3/emote3_usb.h	/^        OIE       = 0x24, \/\/   RW   32     0x0000 003E    0x4008 9024$/;"	e	enum:USB_Engine::__anon9b88aa680103
OIF	include/machine/cortex/emote3/emote3_usb.h	/^        OIF       = 0x10, \/\/   RO   32     0x0000 0000    0x4008 9010$/;"	e	enum:USB_Engine::__anon9b88aa680103
OK	include/machine/engine/cm1101.h	/^        OK                      = 0x00,$/;"	e	enum:CM1101::__anon9c3f22aa0303
ONNOW	include/machine/pc/pc_pcnet32.h	/^        ONNOW    = 116, \/\/ OnNow Power Mode$/;"	e	enum:Am79C970A::__anon99cdeac50203
OS	include/architecture/ia32/ia32_pmu.h	/^        OS      = 1 << 17,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
OSC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        OSC           = 1 << 16,  \/\/ System clock oscillator selection                rw      /;"	e	enum:SysCtrl::__anon6512a6d20203
OSC32K	include/machine/cortex/emote3/emote3_sysctrl.h	/^        OSC32K        = 1 << 24,  \/\/ 32-kHz clock oscillator selection                rw      /;"	e	enum:SysCtrl::__anon6512a6d20203
OSC32K_CALDIS	include/machine/cortex/emote3/emote3_sysctrl.h	/^        OSC32K_CALDIS = 1 << 25,  \/\/ Disable calibration 32-kHz RC oscillator.        rw      /;"	e	enum:SysCtrl::__anon6512a6d20203
OSC_PD	include/machine/cortex/emote3/emote3_sysctrl.h	/^        OSC_PD        = 1 << 17,  \/\/ 0: Power up both oscillators$/;"	e	enum:SysCtrl::__anon6512a6d20203
OStream	include/utility/ostream.h	/^    OStream(): _base(10), _error(false) {}$/;"	f	class:OStream
OStream	include/utility/ostream.h	/^class OStream$/;"	c
OTHER	include/architecture/ia32/ia32_pmu.h	/^        OTHER          = 0x0000008000LLU  \/\/ bit 15$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
OTHER	include/machine/usb.h	/^        OTHER = 3,$/;"	e	enum:USB_2_0::RECIPIENT
OTHER_ASSISTS_AVX_STORE	include/architecture/ia32/ia32_pmu.h	/^        OTHER_ASSISTS_AVX_STORE                         = 0xc1 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OTHER_ASSISTS_AVX_TO_SSE	include/architecture/ia32/ia32_pmu.h	/^        OTHER_ASSISTS_AVX_TO_SSE                        = 0xc1 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OTHER_ASSISTS_ITLB_MISS_RETIRED	include/architecture/ia32/ia32_pmu.h	/^        OTHER_ASSISTS_ITLB_MISS_RETIRED                 = 0xc1 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OTHER_ASSISTS_SSE_TO_AVX	include/architecture/ia32/ia32_pmu.h	/^        OTHER_ASSISTS_SSE_TO_AVX                        = 0xc1 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
OTPC_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        OTPC_BASE       = 0x17050000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
OTP_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        OTP_BASE        = 0x10070000,   \/\/ SiFive-U OTP$/;"	e	enum:Memory_Map::__anond92500800103
OUT	include/machine/gpio.h	/^        OUT,$/;"	e	enum:GPIO_Common::Direction
OUTER_SHAREABLE	include/architecture/armv8/armv8_mmu.h	/^            OUTER_SHAREABLE     = 0b10  << 8,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
OUTPUT	img/makefile	/^OUTPUT		:= $(addsuffix .out,$(APPLICATION))$/;"	m
OUT_BUF_FULL	include/machine/pc/pc_keyboard.h	/^        OUT_BUF_FULL    = 0x01, \/\/ The byte in the output buffer hasn't been received yet$/;"	e	enum:i8042::__anondfef52170203
OUT_TIME_OUT	include/machine/pc/pc_keyboard.h	/^        OUT_TIME_OUT    = 0x20, \/\/ Error: time out when outputting$/;"	e	enum:i8042::__anondfef52170203
OVERFLOW_CAPTURE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OVERFLOW_CAPTURE  = 0x01,$/;"	e	enum:CC2538RF::__anon1a159e881903
OVERFLOW_COMPARE1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OVERFLOW_COMPARE1 = 0x03,$/;"	e	enum:CC2538RF::__anon1a159e881903
OVERFLOW_COMPARE2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OVERFLOW_COMPARE2 = 0x04,$/;"	e	enum:CC2538RF::__anon1a159e881903
OVERFLOW_COUNTER	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OVERFLOW_COUNTER  = 0x00,$/;"	e	enum:CC2538RF::__anon1a159e881903
OVERFLOW_PERIOD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        OVERFLOW_PERIOD   = 0x02,$/;"	e	enum:CC2538RF::__anon1a159e881903
OWN	include/machine/pc/pc_pcnet32.h	/^            OWN = 0x8000,$/;"	e	enum:Am79C970A::Desc::__anon99cdeac50d03
OWN	include/machine/pc/pc_rtl8139.h	/^        OWN        = 1 << 13$/;"	e	enum:RTL8139::__anon2b7d05ed0303
Object_Type	include/utility/array.h	/^    typedef T Object_Type;$/;"	t	class:Array	typeref:typename:T
Object_Type	include/utility/buffer.h	/^    typedef T Object_Type;$/;"	t	class:Circular_Buffer	typeref:typename:T
Object_Type	include/utility/hash.h	/^    typedef T Object_Type;$/;"	t	class:Hash	typeref:typename:T
Object_Type	include/utility/hash.h	/^    typedef T Object_Type;$/;"	t	class:Simple_Hash	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Doubly_Linked	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Doubly_Linked_Typed	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Pointer	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Ranked	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Singly_Linked	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Singly_Linked_Grouping	typeref:typename:T
Object_Type	include/utility/list.h	/^        typedef T Object_Type;$/;"	t	class:List_Elements::Singly_Linked_Ordered	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Grouping_List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Multihead_Scheduling_List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Ordered_List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Scheduling_List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Scheduling_Multilist	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Simple_Grouping_List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Simple_List	typeref:typename:T
Object_Type	include/utility/list.h	/^    typedef T Object_Type;$/;"	t	class:Simple_Ordered_List	typeref:typename:T
Object_Type	include/utility/vector.h	/^    typedef T Object_Type;$/;"	t	class:Vector	typeref:typename:T
Observed	include/machine/cortex/cortex_gpio.h	/^    typedef _UTIL::Observed Observed;$/;"	t	class:GPIO	typeref:typename:_UTIL::Observed
Observed	include/machine/keyboard.h	/^    typedef _UTIL::Observed Observed;$/;"	t	class:Serial_Keyboard	typeref:typename:_UTIL::Observed
Observed	include/machine/pc/pc_keyboard.h	/^    typedef _UTIL::Observed Observed;$/;"	t	class:PS2_Keyboard	typeref:typename:_UTIL::Observed
Observed	include/network/ethernet.h	/^    typedef Data_Observed<Buffer, Protocol> Observed;$/;"	t	class:Ethernet	typeref:typename:Data_Observed<Buffer,Protocol>
Observed	include/utility/observer.h	/^    Observed() {$/;"	f	class:Observed
Observed	include/utility/observer.h	/^class Observed$/;"	c
Observed_Data	include/utility/observer.h	/^    typedef D Observed_Data;$/;"	t	class:Data_Observed	typeref:typename:D
Observed_Data	include/utility/observer.h	/^    typedef D Observed_Data;$/;"	t	class:Data_Observer	typeref:typename:D
Observer	include/machine/cortex/cortex_gpio.h	/^    typedef _UTIL::Observer Observer;$/;"	t	class:GPIO	typeref:typename:_UTIL::Observer
Observer	include/machine/keyboard.h	/^    typedef _UTIL::Observer Observer;$/;"	t	class:Serial_Keyboard	typeref:typename:_UTIL::Observer
Observer	include/machine/pc/pc_keyboard.h	/^    typedef _UTIL::Observer Observer;$/;"	t	class:PS2_Keyboard	typeref:typename:_UTIL::Observer
Observer	include/network/ethernet.h	/^    typedef Data_Observer<Buffer, Protocol> Observer;$/;"	t	class:Ethernet	typeref:typename:Data_Observer<Buffer,Protocol>
Observer	include/utility/observer.h	/^    Observer(): _link(this) {$/;"	f	class:Observer
Observer	include/utility/observer.h	/^class Observer$/;"	c
Observing_Condition	include/utility/observer.h	/^    typedef C Observing_Condition;$/;"	t	class:Conditional_Observer	typeref:typename:C
Observing_Condition	include/utility/observer.h	/^    typedef C Observing_Condition;$/;"	t	class:Conditionally_Observed	typeref:typename:C
Observing_Condition	include/utility/observer.h	/^    typedef C Observing_Condition;$/;"	t	class:Data_Observed	typeref:typename:C
Observing_Condition	include/utility/observer.h	/^    typedef C Observing_Condition;$/;"	t	class:Data_Observer	typeref:typename:C
Oct	include/utility/ostream.h	/^    struct Oct {};$/;"	s	class:OStream
Offset	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef IEEE802_15_4::Time_Stamp Offset;$/;"	t	class:IEEE802_15_4_Engine::Timer	typeref:typename:IEEE802_15_4::Time_Stamp
Ordered_List	include/utility/list.h	/^class Ordered_List: public List<T, El>$/;"	c
Ordered_Queue	include/utility/queue.h	/^class Ordered_Queue: public Queue_Wrapper<Ordered_List<T, R, El>, false> {};$/;"	c
PA0_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA0_OVER       = 0x080,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA0_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA0_SEL        = 0x000,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA1_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA1_OVER       = 0x084,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA1_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA1_SEL        = 0x004,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA2_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA2_OVER       = 0x088,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA2_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA2_SEL        = 0x008,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA3_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA3_OVER       = 0x08c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA3_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA3_SEL        = 0x00c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA4_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA4_OVER       = 0x090,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA4_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA4_SEL        = 0x010,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA5_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA5_OVER       = 0x094,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA5_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA5_SEL        = 0x014,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA6_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA6_OVER       = 0x098,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA6_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA6_SEL        = 0x018,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA7_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA7_OVER       = 0x09c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PA7_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PA7_SEL        = 0x01c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PADR0	include/machine/pc/pc_pcnet32.h	/^        PADR0    =  12, \/\/ Physical Address [15:0]$/;"	e	enum:Am79C970A::__anon99cdeac50203
PADR1	include/machine/pc/pc_pcnet32.h	/^        PADR1    =  13, \/\/ Physical Address [31:16]$/;"	e	enum:Am79C970A::__anon99cdeac50203
PADR2	include/machine/pc/pc_pcnet32.h	/^        PADR2    =  14, \/\/ Physical Address [47:32]$/;"	e	enum:Am79C970A::__anon99cdeac50203
PAGE_DESCRIPTOR	include/architecture/armv8/armv8_mmu.h	/^            PAGE_DESCRIPTOR     = 0b11  << 0,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
PAGE_SIZE	include/architecture/ia32/ia32_cpu.h	/^        static const unsigned long PAGE_SIZE = 4096; \/\/ this does not depend on the MMU config/;"	m	class:CPU::Context	typeref:typename:const unsigned long
PAN_COORDINATOR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        PAN_COORDINATOR   = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e880b03
PAN_ID0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        PAN_ID0     = 0xc8,$/;"	e	enum:CC2538RF::__anon1a159e880203
PAN_ID1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        PAN_ID1     = 0xcc,$/;"	e	enum:CC2538RF::__anon1a159e880203
PAREVEN	include/machine/cortex/zynq/zynq_machine.h	/^        PAREVEN                     = 0 << 3,   \/\/ Even parity              r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
PAREVEN	include/machine/cortex/zynq/zynq_uart.h	/^        PAREVEN                     = 0 << 3,   \/\/ Even parity              r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
PARITY	include/architecture/armv7/armv7_cpu.h	/^        PARITY          = 1 << 9  \/\/ Parity checking enable (if implemented)$/;"	e	enum:ARMv7_A::__anon9ce72cf00803
PARITY	include/machine/cortex/cortex_rs485.h	/^    static const unsigned int PARITY = Traits<UART>::DEF_PARITY;$/;"	m	class:RS485	typeref:typename:const unsigned int
PARITY	include/machine/cortex/cortex_uart.h	/^    static const unsigned int PARITY = Traits<UART>::DEF_PARITY;$/;"	m	class:UART	typeref:typename:const unsigned int
PARITY	include/machine/pc/pc_keyboard.h	/^        PARITY          = 0x80  \/\/ Error: parity don't match$/;"	e	enum:i8042::__anondfef52170203
PARITY	include/machine/pc/pc_uart.h	/^    static const unsigned int PARITY = Traits<UART>::DEF_PARITY;$/;"	m	class:UART	typeref:typename:const unsigned int
PARITY	include/machine/riscv/riscv_uart.h	/^    static const unsigned int PARITY = Traits<UART>::DEF_PARITY;$/;"	m	class:UART	typeref:typename:const unsigned int
PARITY_MASK	include/machine/pc/pc_uart.h	/^        PARITY_MASK         = 1 << 3,$/;"	e	enum:NS16550AF::__anona267e3820203
PARITY_MASK	include/machine/riscv/riscv_uart.h	/^        PARITY_MASK         = 1 << 3,$/;"	e	enum:DW8250::__anon08e238ea0603
PARITY_MASK	include/machine/riscv/riscv_uart.h	/^        PARITY_MASK         = 1 << 3,$/;"	e	enum:NS16500A::__anon08e238ea0403
PARNONE	include/machine/cortex/zynq/zynq_machine.h	/^        PARNONE                     = 4 << 3,   \/\/ No parity                r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
PARNONE	include/machine/cortex/zynq/zynq_uart.h	/^        PARNONE                     = 4 << 3,   \/\/ No parity                r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
PARODD	include/machine/cortex/zynq/zynq_machine.h	/^        PARODD                      = 1 << 3,   \/\/ Odd parity               r\/w     0$/;"	e	enum:Zynq::__anonae32835d0403
PARODD	include/machine/cortex/zynq/zynq_uart.h	/^        PARODD                      = 1 << 3,   \/\/ Odd parity               r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40303
PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP	include/architecture/ia32/ia32_pmu.h	/^        PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP              = 0x59 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
PARTIAL_RAT_STALLS_MUL_SINGLE_UOP	include/architecture/ia32/ia32_pmu.h	/^        PARTIAL_RAT_STALLS_MUL_SINGLE_UOP               = 0x59 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW	include/architecture/ia32/ia32_pmu.h	/^        PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW              = 0x59 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
PAUSECOPYDI	app/hello/hello_traits.h	/^    PAUSECOPYDI = 0x00800000, \/**< Do not copy pause Frames to memory *\/$/;"	e	enum:GEM::__anon4cccbbd80603
PAUSECOPYDI	include/machine/riscv/riscv_nic.h	/^    PAUSECOPYDI = 0x00800000, \/**< Do not copy pause Frames to memory *\/$/;"	e	enum:GEM::__anon5ce19f280603
PAUSEEN	app/hello/hello_traits.h	/^    PAUSEEN = 0x00002000,     \/**< Enable pause RX *\/$/;"	e	enum:GEM::__anon4cccbbd80603
PAUSEEN	include/machine/riscv/riscv_nic.h	/^    PAUSEEN = 0x00002000,     \/**< Enable pause RX *\/$/;"	e	enum:GEM::__anon5ce19f280603
PAUSETX	app/hello/hello_traits.h	/^    PAUSETX = 0x00800,     \/**< Transmit pause frame *\/$/;"	e	enum:GEM::__anon4cccbbd80503
PAUSETX	include/machine/riscv/riscv_nic.h	/^    PAUSETX = 0x00800,     \/**< Transmit pause frame *\/$/;"	e	enum:GEM::__anon5ce19f280503
PA_32BITS_4GB	include/architecture/armv8/armv8_cpu.h	/^        PA_32BITS_4GB           = 0b0   << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PA_36BITS_64GB	include/architecture/armv8/armv8_cpu.h	/^        PA_36BITS_64GB          = 0b01  << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PA_40BITS_1TB	include/architecture/armv8/armv8_cpu.h	/^        PA_40BITS_1TB           = 0b10  << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PA_42BITS_4TB	include/architecture/armv8/armv8_cpu.h	/^        PA_42BITS_4TB           = 0b11  << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PA_44BITS_16TB	include/architecture/armv8/armv8_cpu.h	/^        PA_44BITS_16TB          = 0b100 << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PA_46BITS_256TB	include/architecture/armv8/armv8_cpu.h	/^        PA_46BITS_256TB         = 0b101 << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PA_RANGE_MASK	include/architecture/armv8/armv8_cpu.h	/^        PA_RANGE_MASK           = 0xf   << 0,$/;"	e	enum:ARMv8_A::__anon394073320303
PAddr	include/system/info.h	/^    typedef unsigned long PAddr;$/;"	t	struct:System_Info_Common	typeref:typename:unsigned long
PB0_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB0_OVER       = 0x0a0,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB0_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB0_SEL        = 0x020,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB1_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB1_OVER       = 0x0a4,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB1_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB1_SEL        = 0x024,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB2_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB2_OVER       = 0x0a8,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB2_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB2_SEL        = 0x028,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB3_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB3_OVER       = 0x0ac,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB3_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB3_SEL        = 0x02c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB4_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB4_OVER       = 0x0b0,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB4_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB4_SEL        = 0x030,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB5_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB5_OVER       = 0x0b4,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB5_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB5_SEL        = 0x034,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB6_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB6_OVER       = 0x0b8,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB6_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB6_SEL        = 0x038,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB7_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB7_OVER       = 0x0bc,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PB7_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PB7_SEL        = 0x03c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PBORCTL	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         PBORCTL         = 0x030,        \/\/ Power-On and Brown-Out Reset Control              /;"	e	enum:SysCtrl::__anon8ce179ea0103
PC	include/architecture/ia32/ia32_pmu.h	/^        PC      = 1 << 19,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
PC	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
PC0_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC0_OVER       = 0x0c0,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC0_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC0_SEL        = 0x040,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC1_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC1_OVER       = 0x0c4,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC1_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC1_SEL        = 0x044,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC2_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC2_OVER       = 0x0c8,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC2_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC2_SEL        = 0x048,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC3_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC3_OVER       = 0x0cc,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC3_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC3_SEL        = 0x04c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC4_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC4_OVER       = 0x0d0,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC4_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC4_SEL        = 0x050,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC5_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC5_OVER       = 0x0d4,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC5_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC5_SEL        = 0x054,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC6_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC6_OVER       = 0x0d8,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC6_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC6_SEL        = 0x058,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC7_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC7_OVER       = 0x0dc,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PC7_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PC7_SEL        = 0x05c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PCAP	include/utility/pcap.h	/^class PCAP$/;"	c
PCD	include/architecture/ia32/ia32_mmu.h	/^            PCD  = 1 <<  4, \/\/ Cache disable (0=cacheable, 1=non-cacheable)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
PCE	include/architecture/ia32/ia32_pmu.h	/^        PCE     = 1 << 8,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
PCI	include/architecture/ia32/ia32_mmu.h	/^            PCI  = (SYS | PCD | IO),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
PCI	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        PCI             = VGA + 32 * 1024, \/\/ VGA text mode$/;"	e	enum:Memory_Map::__anona81ccb260103
PCI	include/machine/pc/pc_pci.h	/^    PCI() {}$/;"	f	class:PCI
PCI	include/machine/pc/pc_pci.h	/^class PCI: public PCI_Common$/;"	c
PCILAT	include/machine/pc/pc_pcnet32.h	/^        PCILAT   =  22, \/\/ PCI Latency$/;"	e	enum:Am79C970A::__anon99cdeac50803
PCISID	include/machine/pc/pc_pcnet32.h	/^        PCISID   =  23, \/\/ PCI Subsystem ID$/;"	e	enum:Am79C970A::__anon99cdeac50803
PCISVID	include/machine/pc/pc_pcnet32.h	/^        PCISVID  =  24, \/\/ PCI Subsystem Vendor ID$/;"	e	enum:Am79C970A::__anon99cdeac50803
PCIVID	include/machine/pc/pc_pcnet32.h	/^        PCIVID   =  35, \/\/ PCI Vendor ID$/;"	e	enum:Am79C970A::__anon99cdeac50803
PCI_Common	include/machine/pci.h	/^    PCI_Common() {}$/;"	f	class:PCI_Common
PCI_Common	include/machine/pci.h	/^class PCI_Common$/;"	c
PCI_DEVICE_ID	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_DEVICE_ID = 0x1209;$/;"	m	class:i82559ER	typeref:typename:const unsigned int
PCI_DEVICE_ID	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_DEVICE_ID = 0x1229;$/;"	m	class:i82559c	typeref:typename:const unsigned int
PCI_DEVICE_ID	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_DEVICE_ID = Engine::PCI_DEVICE_ID;$/;"	m	class:E100	typeref:typename:const unsigned int
PCI_DEVICE_ID	include/machine/pc/pc_fpga.h	/^    static const unsigned int PCI_DEVICE_ID = 0x6024;$/;"	m	class:XAP1052	typeref:typename:const unsigned int
PCI_DEVICE_ID	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int PCI_DEVICE_ID = 0x2000;$/;"	m	class:PCNet32	typeref:typename:const unsigned int
PCI_DEVICE_ID	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int PCI_DEVICE_ID = 0x8139; \/\/ RTL8139$/;"	m	class:RTL8139	typeref:typename:const unsigned int
PCI_ID	include/system/types.h	/^    PCI_ID,$/;"	e	enum:__anond508eab70103
PCI_Masks	include/machine/pci.h	/^    enum PCI_Masks {  \/\/ GCC BUG (anonymous enum in templates)$/;"	g	class:PCI_Common
PCI_REG_CTRL	include/machine/pc/pc_fpga.h	/^    static const unsigned int PCI_REG_CTRL = 0;$/;"	m	class:XAP1052	typeref:typename:const unsigned int
PCI_REG_IO	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_REG_IO = 1;$/;"	m	class:i82559ER	typeref:typename:const unsigned int
PCI_REG_IO	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_REG_IO = 1;$/;"	m	class:i82559c	typeref:typename:const unsigned int
PCI_REG_IO	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_REG_IO = Engine::PCI_REG_IO;$/;"	m	class:E100	typeref:typename:const unsigned int
PCI_REG_IO	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int PCI_REG_IO = 0;$/;"	m	class:PCNet32	typeref:typename:const unsigned int
PCI_REG_IO	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int PCI_REG_IO = 0;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
PCI_REG_MEM	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_REG_MEM = 0;$/;"	m	class:i82559ER	typeref:typename:const unsigned int
PCI_REG_MEM	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_REG_MEM = 0;$/;"	m	class:i82559c	typeref:typename:const unsigned int
PCI_REG_MEM	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_REG_MEM = Engine::PCI_REG_MEM;$/;"	m	class:E100	typeref:typename:const unsigned int
PCI_VENDOR_ID	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_VENDOR_ID = 0x8086;$/;"	m	class:i82559ER	typeref:typename:const unsigned int
PCI_VENDOR_ID	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_VENDOR_ID = 0x8086;$/;"	m	class:i82559c	typeref:typename:const unsigned int
PCI_VENDOR_ID	include/machine/pc/pc_e100.h	/^    static const unsigned int PCI_VENDOR_ID = Engine::PCI_VENDOR_ID;$/;"	m	class:E100	typeref:typename:const unsigned int
PCI_VENDOR_ID	include/machine/pc/pc_fpga.h	/^    static const unsigned int PCI_VENDOR_ID = 0x10ee;$/;"	m	class:XAP1052	typeref:typename:const unsigned int
PCI_VENDOR_ID	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int PCI_VENDOR_ID = 0x1022;$/;"	m	class:PCNet32	typeref:typename:const unsigned int
PCI_VENDOR_ID	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int PCI_VENDOR_ID = 0x10EC;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
PCM_INT	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        PCM_INT                         = 55,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
PCNet32	include/machine/pc/pc_pcnet32.h	/^class PCNet32: public NIC<Ethernet>, private Am79C970A$/;"	c
PCNet32	src/machine/pc/pc_pcnet32_init.cc	/^PCNet32::PCNet32(unsigned int unit, IO_Port io_port, IO_Irq irq, DMA_Buffer * dma_buf)$/;"	f	class:PCNet32	typeref:typename:__BEGIN_SYS
PCSSEL	app/hello/hello_traits.h	/^    PCSSEL = 0x00000800,      \/**< PCS Select *\/$/;"	e	enum:GEM::__anon4cccbbd80603
PCSSEL	include/machine/riscv/riscv_nic.h	/^    PCSSEL = 0x00000800,      \/**< PCS Select *\/$/;"	e	enum:GEM::__anon5ce19f280603
PCS_CONTROL	app/hello/hello_traits.h	/^    PCS_CONTROL = 0x0200,    \/** PCS control register *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PCS_CONTROL	include/machine/riscv/riscv_nic.h	/^    PCS_CONTROL = 0x0200,    \/** PCS control register *\/$/;"	e	enum:GEM::__anon5ce19f280403
PCS_STATUS	app/hello/hello_traits.h	/^    PCS_STATUS = 0x0204,     \/** PCS status register *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PCS_STATUS	include/machine/riscv/riscv_nic.h	/^    PCS_STATUS = 0x0204,     \/** PCS status register *\/$/;"	e	enum:GEM::__anon5ce19f280403
PCellID0	include/machine/cortex/engine/pl011.h	/^        PCellID0        = 0xff0,        \/\/ PrimeCell Identification 0   ro      0x0000000d$/;"	e	enum:PL011::__anone33d09690103
PCellID0	include/machine/cortex/engine/pl061.h	/^        PCellID0        = 0xff0,        \/\/ PrimeCell Identification 0           ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PCellID1	include/machine/cortex/engine/pl011.h	/^        PCellID1        = 0xff4,        \/\/ PrimeCell Identification 1   ro      0x000000f0$/;"	e	enum:PL011::__anone33d09690103
PCellID1	include/machine/cortex/engine/pl061.h	/^        PCellID1        = 0xff4,        \/\/ PrimeCell Identification 1           ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PCellID2	include/machine/cortex/engine/pl011.h	/^        PCellID2        = 0xff8,        \/\/ PrimeCell Identification 2   ro      0x00000005$/;"	e	enum:PL011::__anone33d09690103
PCellID2	include/machine/cortex/engine/pl061.h	/^        PCellID2        = 0xff8,        \/\/ PrimeCell Identification 2           ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PCellID3	include/machine/cortex/engine/pl011.h	/^        PCellID3        = 0xffc         \/\/ PrimeCell Identification 3   ro      0x000000b1$/;"	e	enum:PL011::__anone33d09690103
PCellID3	include/machine/cortex/engine/pl061.h	/^        PCellID3        = 0xffc         \/\/ PrimeCell Identification 3           ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PD	include/architecture/mmu.h	/^    enum Page_Type {PG, PT, AT, PD};$/;"	e	enum:MMU_Common::Page_Type
PD0_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD0_OVER       = 0x0e0,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD0_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD0_SEL        = 0x060,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD1_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD1_OVER       = 0x0e4,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD1_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD1_SEL        = 0x064,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD2_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD2_OVER       = 0x0e8,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD2_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD2_SEL        = 0x068,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD3_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD3_OVER       = 0x0ec,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD3_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD3_SEL        = 0x06c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD4_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD4_OVER       = 0x0f0,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD4_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD4_SEL        = 0x070,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD5_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD5_OVER       = 0x0f4,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD5_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD5_SEL        = 0x074,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD6_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD6_OVER       = 0x0f8,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD6_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD6_SEL        = 0x078,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD7_OVER	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD7_OVER       = 0x0fc,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PD7_SEL	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PD7_SEL        = 0x07c,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
PDE	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PDE = 0x2, \/\/ pull-down enable$/;"	e	enum:IOCtrl::__anon6c49ad4b0303
PDR	include/machine/cortex/engine/pl061.h	/^        PDR             = 0x514,        \/\/ Pull-Down Select                     rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PDU	include/network/ethernet.h	/^    typedef Frame PDU;$/;"	t	class:Ethernet	typeref:typename:Frame
PD_ENTRIES	include/architecture/mmu.h	/^    static const unsigned int PD_ENTRIES = 1 << PD_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned int
PD_Entry	include/architecture/mmu.h	/^    typedef Phy_Addr PD_Entry;$/;"	t	class:MMU_Common	typeref:typename:Phy_Addr
PD_Entry	src/setup/setup_legacy_pc.cc	/^    typedef MMU::PD_Entry PD_Entry;$/;"	t	class:Setup	typeref:typename:MMU::PD_Entry	file:
PD_SHIFT	include/architecture/mmu.h	/^    static const unsigned long PD_SHIFT = OFFSET_BITS + PT_BITS + AT_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
PD_SPAN	include/architecture/mmu.h	/^    static const unsigned long PD_SPAN = 1UL << (OFFSET_BITS + PT_BITS + AT_BITS + PD_BITS);$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
PEBS_ENABLE	include/architecture/ia32/ia32_pmu.h	/^        PEBS_ENABLE   = 0x03F1$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
PEBS_EN_PMC0	include/architecture/ia32/ia32_pmu.h	/^        PEBS_EN_PMC0         = 0x01LLU,$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
PEBS_EN_PMC1	include/architecture/ia32/ia32_pmu.h	/^        PEBS_EN_PMC1         = (0x01LLU << 1),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
PEBS_EN_PMC2	include/architecture/ia32/ia32_pmu.h	/^        PEBS_EN_PMC2         = (0x01LLU << 2),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
PEBS_EN_PMC3	include/architecture/ia32/ia32_pmu.h	/^        PEBS_EN_PMC3         = (0x01LLU << 3),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
PEER	img/makefile	/^PEER		:= p-$(APPLICATION)$/;"	m
PEER_DEBUGGER	img/makefile	/^PEER_DEBUGGER	:= $(subst 1235,1236,$(DEBUGGER))$/;"	m
PEER_EMULATOR	img/makefile	/^PEER_EMULATOR	:= $(subst 1235,1236,$(EMULATOR))$/;"	m
PEER_IMAGE	img/makefile	/^PEER_IMAGE	:= p-$(IMAGE)$/;"	m
PEER_NETWORK	img/makefile	/^PEER_NETWORK	:= -netdev socket,id=vlan0,mcast=230.0.0.1:1234 -object filter-dump,id=dump0,netdev/;"	m
PEER_OUTPUT	img/makefile	/^PEER_OUTPUT	:= p-$(OUTPUT)$/;"	m
PEN	include/machine/cortex/engine/pl011.h	/^        PEN             = 1 <<  1,      \/\/ Parity Enable                r\/w     0$/;"	e	enum:PL011::__anone33d09690303
PENDING_OR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        PENDING_OR         = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e881103
PERIOD	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int PERIOD = 1000; \/\/ ms$/;"	m	struct:Traits	typeref:typename:const unsigned int
PERIOD	include/machine/nic.h	/^            PERIOD      = 1 << 3,     \/\/ MAC period (time-synchronous MACs only, r\/w)$/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
PERIODIC	include/scheduler.h	/^        PERIODIC    = HIGH,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0303
PFLOG	include/utility/pcap.h	/^        PFLOG                      = 117,$/;"	e	enum:PCAP::Link_Type
PF_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        PF_DATA_RD     = 0x0000000010LLU, \/\/ bit 4$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
PF_IFETCH	include/architecture/ia32/ia32_pmu.h	/^        PF_IFETCH      = 0x0000000040LLU, \/\/ bit 6$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
PF_LLC_DATA_RD	include/architecture/ia32/ia32_pmu.h	/^        PF_LLC_DATA_RD = 0x0000000080LLU, \/\/ bit 7$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
PF_LLC_IFETCH	include/architecture/ia32/ia32_pmu.h	/^        PF_LLC_IFETCH  = 0x0000000200LLU, \/\/ bit 9$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
PF_LLC_RFO	include/architecture/ia32/ia32_pmu.h	/^        PF_LLC_RFO     = 0x0000000100LLU, \/\/ bit 8$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
PF_RFO	include/architecture/ia32/ia32_pmu.h	/^        PF_RFO         = 0x0000000020LLU, \/\/ bit 5$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
PG	include/architecture/mmu.h	/^    enum Page_Type {PG, PT, AT, PD};$/;"	e	enum:MMU_Common::Page_Type
PG_SIZE	include/architecture/mmu.h	/^    static const unsigned long PG_SIZE = 1UL << OFFSET_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
PHYMNTNC	app/hello/hello_traits.h	/^    PHYMNTNC = 0x0034,    \/**< Phy Maintaince reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PHYMNTNC	include/machine/riscv/riscv_nic.h	/^    PHYMNTNC = 0x0034,    \/**< Phy Maintaince reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
PHY_MEM	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int PHY_MEM   = Memory_Map::PHY_MEM;$/;"	m	class:MMU	typeref:typename:const unsigned int
PHY_MEM	include/machine/cortex/cortex_memory_map.h	/^        PHY_MEM         = Traits<Machine>::PHY_MEM,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
PHY_MEM	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int PHY_MEM           = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
PHY_MEM	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int PHY_MEM           = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
PHY_MEM	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        PHY_MEM         = Traits<Machine>::PHY_MEM,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
PHY_MEM	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int PHY_MEM           = 0x00000000;   \/\/ 0 (max 1792 MB)$/;"	m	struct:Traits	typeref:typename:const unsigned int
PHY_MEM	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int PHY_MEM           = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
PHY_MEM	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int PHY_MEM           = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
PHY_MEM	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        PHY_MEM         = Traits<Machine>::PHY_MEM,$/;"	e	enum:Memory_Map::__anona81ccb260103
PHY_MEM	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int PHY_MEM           = 0x00000000; 	\/\/ (max 1792 MB)$/;"	m	struct:Traits	typeref:typename:const unsigned int
PHY_MEM	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        PHY_MEM         = Traits<Machine>::PHY_MEM,$/;"	e	enum:Memory_Map::__anona1c77a600103
PHY_MEM	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long PHY_MEM          = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
PHY_MEM	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        PHY_MEM         = Traits<Machine>::PHY_MEM,$/;"	e	enum:Memory_Map::__anond92500800103
PHY_MEM	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long PHY_MEM          = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
PHY_MEM	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        PHY_MEM         = Traits<Machine>::PHY_MEM,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
PHY_MEM	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long PHY_MEM          = RAM_BASE;$/;"	m	struct:Traits	typeref:typename:const unsigned long
PHY_MEM	src/setup/setup_legacy_pc.cc	/^    static const unsigned long PHY_MEM          = Memory_Map::PHY_MEM;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
PICC_CMD_UL_WRITE	include/machine/mifare.h	/^        PICC_CMD_UL_WRITE = 0xA2    \/\/ Writes one 4 byte page to the PICC.$/;"	e	enum:MIFARE::PICC_Command
PICC_Command	include/machine/mifare.h	/^    enum PICC_Command {$/;"	g	class:MIFARE
PICC_Type	include/machine/mifare.h	/^    enum PICC_Type {$/;"	g	class:MIFARE
PIN0	include/machine/cortex/engine/pl061.h	/^        PIN0 = 1 <<  0,$/;"	e	enum:PL061::__anone33fc74e0203
PIN1	include/machine/cortex/engine/pl061.h	/^        PIN1 = 1 <<  1,$/;"	e	enum:PL061::__anone33fc74e0203
PIN2	include/machine/cortex/engine/pl061.h	/^        PIN2 = 1 <<  2,$/;"	e	enum:PL061::__anone33fc74e0203
PIN3	include/machine/cortex/engine/pl061.h	/^        PIN3 = 1 <<  3,$/;"	e	enum:PL061::__anone33fc74e0203
PIN4	include/machine/cortex/engine/pl061.h	/^        PIN4 = 1 <<  4,$/;"	e	enum:PL061::__anone33fc74e0203
PIN5	include/machine/cortex/engine/pl061.h	/^        PIN5 = 1 <<  5,$/;"	e	enum:PL061::__anone33fc74e0203
PIN6	include/machine/cortex/engine/pl061.h	/^        PIN6 = 1 <<  6,$/;"	e	enum:PL061::__anone33fc74e0203
PIN7	include/machine/cortex/engine/pl061.h	/^        PIN7 = 1 <<  7$/;"	e	enum:PL061::__anone33fc74e0203
PIPELINE_FLUSH_FROM_CSR_WRITE	include/architecture/rv32/rv32_pmu.h	/^        PIPELINE_FLUSH_FROM_CSR_WRITE                   = 1 << 15 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
PIPELINE_FLUSH_FROM_OTHER_EVENT	include/architecture/rv32/rv32_pmu.h	/^        PIPELINE_FLUSH_FROM_OTHER_EVENT                 = 1 << 16 | 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
PIPELINE_SERIALIZATIONS	include/system/traits.h	/^    PIPELINE_SERIALIZATIONS,    \/\/ ISB$/;"	e	enum:PMU_Event
PI_IEN	include/machine/cortex/engine/pl061.h	/^        PI_IEN          = 0x710,        \/\/ Power-up Interrupt Enable            rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PKTAP	include/utility/pcap.h	/^        PKTAP                      = 258,$/;"	e	enum:PCAP::Link_Type
PL011	include/machine/cortex/engine/pl011.h	/^class PL011: public UART_Common$/;"	c
PL022	include/machine/cortex/engine/pl022.h	/^class PL022: public SPI_Common$/;"	c
PL061	include/machine/cortex/engine/pl061.h	/^class PL061: public GPIO_Common$/;"	c
PLE_CACHE_LINE_REQUEST_COMPLETED	include/architecture/armv7/armv7_pmu.h	/^        PLE_CACHE_LINE_REQUEST_COMPLETED        = 0xa0,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PLE_CACHE_LINE_REQUEST_SKIPPED	include/architecture/armv7/armv7_pmu.h	/^        PLE_CACHE_LINE_REQUEST_SKIPPED          = 0xa1,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PLE_FIFO_FLUSH	include/architecture/armv7/armv7_pmu.h	/^        PLE_FIFO_FLUSH                          = 0xa2,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PLE_FIFO_OVERFLOW	include/architecture/armv7/armv7_pmu.h	/^        PLE_FIFO_OVERFLOW                       = 0xa4,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PLE_REQUEST_COMPLETED	include/architecture/armv7/armv7_pmu.h	/^        PLE_REQUEST_COMPLETED                   = 0xa3,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PLE_REQUEST_PROGRAMMED	include/architecture/armv7/armv7_pmu.h	/^        PLE_REQUEST_PROGRAMMED                  = 0xa5,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PLIIC_CPU_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        PLIIC_CPU_BASE  = 0x0c000000,   \/\/ SiFive PLIC$/;"	e	enum:Memory_Map::__anona1c77a600103
PLIIC_CPU_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        PLIIC_CPU_BASE  = 0x0c000000,   \/\/ SiFive PLIC$/;"	e	enum:Memory_Map::__anond92500800103
PLLCFG	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         PLLCFG          = 0x064,        \/\/ XTAL to PLL Translation                           /;"	e	enum:SysCtrl::__anon8ce179ea0103
PLLEN	include/machine/cortex/emote3/emote3_usb.h	/^        PLLEN     = 1 << 1, \/\/ 48 MHz USB PLL enable When this bit is set, the 48 MHz PLL is  /;"	e	enum:USB_Engine::__anon9b88aa680203
PLLLOCKED	include/machine/cortex/emote3/emote3_usb.h	/^        PLLLOCKED = 1 << 7, \/\/ PLL lock status. The PLL is locked when USB_CTRL.PLLLOCKED is 1/;"	e	enum:USB_Engine::__anon9b88aa680203
PL_APP	include/architecture/ia32/ia32_cpu.h	/^        PL_APP = 3, \/\/ GDT, RPL=3$/;"	e	enum:CPU::__anon1dc257340603
PL_SYS	include/architecture/ia32/ia32_cpu.h	/^        PL_SYS = 0  \/\/ GDT, RPL=0$/;"	e	enum:CPU::__anon1dc257340603
PMC0	include/architecture/ia32/ia32_pmu.h	/^        PMC0 = 0x0000, \/\/ PERFCTR0$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC0_ENABLE	include/architecture/ia32/ia32_pmu.h	/^        PMC0_ENABLE        = 0,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0703
PMC0_OVERFLOW	include/architecture/ia32/ia32_pmu.h	/^        PMC0_OVERFLOW      = 0,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
PMC0_UNCORE	include/architecture/ia32/ia32_pmu.h	/^        PMC0_UNCORE = 0xb7 | (0x1 << 8), \/\/requires OFFCORE_RSP_0$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1003
PMC1	include/architecture/ia32/ia32_pmu.h	/^        PMC1 = 0x0001, \/\/ PERFCTR1$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC1_ENABLE	include/architecture/ia32/ia32_pmu.h	/^        PMC1_ENABLE        = 1,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0703
PMC1_OVERFLOW	include/architecture/ia32/ia32_pmu.h	/^        PMC1_OVERFLOW      = 1,$/;"	e	enum:Intel_PMU_V2::__anon1eabf09e0803
PMC2	include/architecture/ia32/ia32_pmu.h	/^        PMC2 = 0x0002,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC3	include/architecture/ia32/ia32_pmu.h	/^        PMC3 = 0x0003,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC3_UNCORE	include/architecture/ia32/ia32_pmu.h	/^        PMC3_UNCORE = 0xbb | (0x1 << 8), \/\/requires OFFCORE_RSP_1$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1003
PMC4	include/architecture/ia32/ia32_pmu.h	/^        PMC4 = 0x0004,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC5	include/architecture/ia32/ia32_pmu.h	/^        PMC5 = 0x0005,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC6	include/architecture/ia32/ia32_pmu.h	/^        PMC6 = 0x0006,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMC7	include/architecture/ia32/ia32_pmu.h	/^        PMC7 = 0x0007,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0203
PMCNTENSET_C	include/architecture/armv7/armv7_pmu.h	/^        PMCNTENSET_C = 1 << 31, \/\/ Cycle counter enable                 r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0203
PMCR_C	include/architecture/armv7/armv7_pmu.h	/^        PMCR_C = 1 << 2,        \/\/ Cycle counter reset                  r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0103
PMCR_D	include/architecture/armv7/armv7_pmu.h	/^        PMCR_D = 1 << 3,        \/\/ Enable cycle counter prescale (1\/64) r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0103
PMCR_E	include/architecture/armv7/armv7_pmu.h	/^        PMCR_E = 1 << 0,        \/\/ Enable all counters                  r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0103
PMCR_P	include/architecture/armv7/armv7_pmu.h	/^        PMCR_P = 1 << 1,        \/\/ Reset event counters                 r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0103
PMCR_X	include/architecture/armv7/armv7_pmu.h	/^        PMCR_X = 1 << 4,        \/\/ Export events                        r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0103
PMCTL	include/machine/cortex/emote3/emote3_sysctrl.h	/^        PMCTL           = 0x58,$/;"	e	enum:SysCtrl::__anon6512a6d20103
PMC_A	include/machine/pc/pc_pcnet32.h	/^        PMC_A    =  36, \/\/ PCI Power Management Capabilities Alias$/;"	e	enum:Am79C970A::__anon99cdeac50803
PMC_BASE_ADDR	include/architecture/ia32/ia32_pmu.h	/^        PMC_BASE_ADDR = 0x00c1,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
PMC_MASK	include/architecture/ia32/ia32_pmu.h	/^        PMC_MASK = (0xffffffff >> (32 - CHANNELS - FIXED))$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1103
PMOVSR_C	include/architecture/armv7/armv7_pmu.h	/^        PMOVSR_C = 1 << 31,     \/\/ Cycle counter overflow clear         r\/w$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0303
PMR1	include/machine/pc/pc_pcnet32.h	/^        PMR1     =  45, \/\/ Pattern Matching 1$/;"	e	enum:Am79C970A::__anon99cdeac50803
PMR2	include/machine/pc/pc_pcnet32.h	/^        PMR2     =  46, \/\/ Pattern Matching 2$/;"	e	enum:Am79C970A::__anon99cdeac50803
PMR3	include/machine/pc/pc_pcnet32.h	/^        PMR3     =  47  \/\/ Pattern Matching 3$/;"	e	enum:Am79C970A::__anon99cdeac50803
PMSLEEP	include/machine/cortex/emote3/emote3_sysctrl.h	/^        PMSLEEP,$/;"	e	enum:SysCtrl::Power_Mode
PMSLEEP	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        PMSLEEP,$/;"	e	enum:SysCtrl::POWER_MODE
PMU	include/architecture/armv7/armv7_pmu.h	/^    PMU() {}$/;"	f	class:PMU
PMU	include/architecture/armv7/armv7_pmu.h	/^class PMU: public ARMv7_A_PMU$/;"	c
PMU	include/architecture/armv8/armv8_pmu.h	/^    PMU() {}$/;"	f	class:PMU
PMU	include/architecture/armv8/armv8_pmu.h	/^class PMU$/;"	c
PMU	include/architecture/ia32/ia32_pmu.h	/^    PMU() {}$/;"	f	class:PMU
PMU	include/architecture/ia32/ia32_pmu.h	/^class PMU: public PMU_Select_Version<Traits<PMU>::VERSION>$/;"	c
PMU	include/architecture/pmu.h	/^class PMU: public PMU_Common {};$/;"	c
PMU	include/architecture/rv32/rv32_pmu.h	/^    PMU() {}$/;"	f	class:PMU
PMU	include/architecture/rv32/rv32_pmu.h	/^class PMU: public RV32_PMU$/;"	c
PMU	include/architecture/rv64/rv64_pmu.h	/^    PMU() {}$/;"	f	class:PMU
PMU	include/architecture/rv64/rv64_pmu.h	/^class PMU: public RV64_PMU$/;"	c
PMU_Common	include/architecture/pmu.h	/^    PMU_Common() {}$/;"	f	class:PMU_Common
PMU_Common	include/architecture/pmu.h	/^class PMU_Common$/;"	c
PMU_Event	include/system/traits.h	/^enum PMU_Event {$/;"	g
PMU_ID	include/system/types.h	/^    PMU_ID,$/;"	e	enum:__anond508eab70103
PMU_INT_ROUTING_CLR	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        PMU_INT_ROUTING_CLR     = 0x14,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
PMU_INT_ROUTING_SET	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        PMU_INT_ROUTING_SET     = 0x10,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40303
PMU_Select_Version	include/architecture/ia32/ia32_pmu.h	/^class PMU_Select_Version: public Intel_PMU_V1 {};$/;"	c
PMU_Select_Version	include/architecture/ia32/ia32_pmu.h	/^class PMU_Select_Version<Traits<PMU>::SANDY_BRIDGE>: public Intel_Sandy_Bridge_PMU {};$/;"	c
PMU_Select_Version	include/architecture/ia32/ia32_pmu.h	/^class PMU_Select_Version<Traits<PMU>::V2>: public Intel_PMU_V2 {};$/;"	c
PMU_Select_Version	include/architecture/ia32/ia32_pmu.h	/^class PMU_Select_Version<Traits<PMU>::V3>: public Intel_PMU_V3 {};$/;"	c
PM_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        PM_BASE         = 0x3f100000,             \/\/ Power Manager$/;"	e	enum:Memory_Map::__anon2fdd5a640103
PORT	include/machine/pc/pc_keyboard.h	/^        PORT            = 0x08, \/\/ 0 => PORT = 0x64, 1 => PORT = 0x60$/;"	e	enum:i8042::__anondfef52170203
PORTS	include/machine/cortex/emote3/emote3_gpio.h	/^    static const unsigned int PORTS = Traits<GPIO>::UNITS;$/;"	m	class:GPIO_Engine	typeref:typename:const unsigned int
PORTS	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    static const unsigned int PORTS = Traits<GPIO>::UNITS;$/;"	m	class:GPIO_Engine	typeref:typename:const unsigned int
PORT_B	include/machine/pc/pc_timer.h	/^        PORT_B          = 0x61$/;"	e	enum:i8255::__anonb4b1c2070403
POW	include/machine/cortex/emote3/emote3_usb.h	/^        POW       = 0x04, \/\/   RW   32     0x0000 0000    0x4008 9004$/;"	e	enum:USB_Engine::__anon9b88aa680103
POWER	include/machine/nic.h	/^            POWER       = 1 << 2,     \/\/ current transmission power (wireless only, r\/w)$/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
POWERED	include/machine/usb.h	/^        POWERED,$/;"	e	enum:USB_2_0::STATE
POWER_MODE	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum POWER_MODE {$/;"	g	class:SysCtrl
POWER_MODE_0	include/machine/cortex/emote3/emote3_sysctrl.h	/^        POWER_MODE_0,$/;"	e	enum:SysCtrl::Power_Mode
POWER_MODE_0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        POWER_MODE_0,$/;"	e	enum:SysCtrl::POWER_MODE
POWER_MODE_1	include/machine/cortex/emote3/emote3_sysctrl.h	/^        POWER_MODE_1,$/;"	e	enum:SysCtrl::Power_Mode
POWER_MODE_1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        POWER_MODE_1,$/;"	e	enum:SysCtrl::POWER_MODE
POWER_MODE_100	include/machine/engine/lsm330.h	/^        POWER_MODE_100      = 0x67, \/\/ Enable X, Y and Z axis, power on mode and output data r/;"	e	enum:LSM330::__anon448862b90103
POWER_MODE_1600	include/machine/engine/lsm330.h	/^        POWER_MODE_1600     = 0x97, \/\/ Enable X, Y and Z axis, power on mode and output data r/;"	e	enum:LSM330::__anon448862b90103
POWER_MODE_2	include/machine/cortex/emote3/emote3_sysctrl.h	/^        POWER_MODE_2,$/;"	e	enum:SysCtrl::Power_Mode
POWER_MODE_2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        POWER_MODE_2,$/;"	e	enum:SysCtrl::POWER_MODE
POWER_MODE_3	include/machine/cortex/emote3/emote3_sysctrl.h	/^        POWER_MODE_3,$/;"	e	enum:SysCtrl::Power_Mode
POWER_MODE_3	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        POWER_MODE_3,$/;"	e	enum:SysCtrl::POWER_MODE
POWER_MODE_760	include/machine/engine/lsm330.h	/^        POWER_MODE_760      = 0xff, \/\/ Output data rate of 760 Hz and Bandwidth of 100 Hz$/;"	e	enum:LSM330::__anon448862b90103
POWER_MODE_95	include/machine/engine/lsm330.h	/^        POWER_MODE_95       = 0x0f, \/\/ Output data rate of 95 Hz and Bandwidth of  12.5Hz$/;"	e	enum:LSM330::__anon448862b90103
POWER_ON	include/machine/pc/pc_rtl8139.h	/^        POWER_ON   = 0x00,      \/\/ CONFIG_1$/;"	e	enum:RTL8139::__anon2b7d05ed0203
PPB	include/system/traits.h	/^typedef unsigned long long PPB; \/\/ parts per billion$/;"	t	typeref:typename:unsigned long long
PPC32	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
PPI	include/utility/pcap.h	/^        PPI                        = 192,$/;"	e	enum:PCAP::Link_Type
PPM	include/system/traits.h	/^typedef unsigned long PPM; \/\/ parts per million$/;"	t	typeref:typename:unsigned long
PPP	include/utility/pcap.h	/^        PPP                        = 9,$/;"	e	enum:PCAP::Link_Type
PPP_ETHER	include/utility/pcap.h	/^        PPP_ETHER                  = 51,$/;"	e	enum:PCAP::Link_Type
PPP_HDLC	include/utility/pcap.h	/^        PPP_HDLC                   = 50,$/;"	e	enum:PCAP::Link_Type
PPP_PPPD	include/utility/pcap.h	/^        PPP_PPPD                   = 166,$/;"	e	enum:PCAP::Link_Type
PPP_WITH_DIR	include/utility/pcap.h	/^        PPP_WITH_DIR               = 204,$/;"	e	enum:PCAP::Link_Type
PPR	include/machine/pc/pc_ic.h	/^        PPR           = 0x0a0,  \/\/ Processor priority$/;"	e	enum:APIC::__anon3a300d520703
PPS_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        PPS_BASE        = 0x3f000000,             \/\/ Private Peripheral Space$/;"	e	enum:Memory_Map::__anon2fdd5a640103
PPS_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        PPS_BASE                = 0x1f000000, \/\/ A9 Private Peripheral Space$/;"	e	enum:Memory_Map::__anonea063a4a0103
PPS_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        PPS_BASE                    = 0xf8f00000, \/\/ A9 Private Peripheral Space$/;"	e	enum:Zynq::__anonae32835d0103
PPS_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        PPS_BASE                = 0xf8f00000, \/\/ A9 Private Peripheral Space$/;"	e	enum:Memory_Map::__anona1c271de0103
PRCI_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        PRCI_BASE       = 0x10008000,   \/\/ SiFive-E Power, Reset, Clock, Interrupt$/;"	e	enum:Memory_Map::__anona1c77a600103
PRCI_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        PRCI_BASE       = 0x10000000,   \/\/ SiFive-U Power, Reset, Clock, Interrupt$/;"	e	enum:Memory_Map::__anond92500800103
PRE	include/architecture/ia32/ia32_mmu.h	/^            PRE  = 1 <<  0, \/\/ Present (0=not-present, 1=present)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
PRE	include/architecture/mmu.h	/^            PRE  = 1 << 0, \/\/ Present$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
PREDICTABLE_BRANCH_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        PREDICTABLE_BRANCH_EXECUTED             = 0x12,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PREDICTABLE_FUNCTION_RETURNS	include/architecture/armv7/armv7_pmu.h	/^        PREDICTABLE_FUNCTION_RETURNS            = 0x6e,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PREFETCH_LINEFILL	include/architecture/armv7/armv7_pmu.h	/^        PREFETCH_LINEFILL                       = 0xc2,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PREF_BASE_UPPER32	include/machine/pci.h	/^        PREF_BASE_UPPER32	= 0x28, \/\/ Upper half of pref. mem. range$/;"	e	enum:PCI_Common::__anon0966c1ce0703
PREF_LIMIT_UPPER32	include/machine/pci.h	/^        PREF_LIMIT_UPPER32	= 0x2c,$/;"	e	enum:PCI_Common::__anon0966c1ce0703
PREF_MEMORY_BASE	include/machine/pci.h	/^        PREF_MEMORY_BASE	= 0x24, \/\/ Prefetchable memory range behind$/;"	e	enum:PCI_Common::__anon0966c1ce0703
PREF_MEMORY_LIMIT	include/machine/pci.h	/^        PREF_MEMORY_LIMIT	= 0x26,$/;"	e	enum:PCI_Common::__anon0966c1ce0703
PREF_RANGE_MASK	include/machine/pci.h	/^        PREF_RANGE_MASK		= ~0x0fUL$/;"	e	enum:PCI_Common::__anon0966c1ce0b03
PREF_RANGE_TYPE_32	include/machine/pci.h	/^        PREF_RANGE_TYPE_32	= 0x00,$/;"	e	enum:PCI_Common::__anon0966c1ce0b03
PREF_RANGE_TYPE_64	include/machine/pci.h	/^        PREF_RANGE_TYPE_64	= 0x01,$/;"	e	enum:PCI_Common::__anon0966c1ce0b03
PREF_RANGE_TYPE_MASK	include/machine/pci.h	/^        PREF_RANGE_TYPE_MASK	= 0x0fUL,$/;"	e	enum:PCI_Common::__anon0966c1ce0b03
PRE_DECODE_ERROR	include/architecture/armv7/armv7_pmu.h	/^        PRE_DECODE_ERROR                        = 0xc6,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PRE_DIV	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        PRE_DIV = 0X01c, \/\/ timer_clock = apb_clock\/(pre_divider+1) - The reset value of this/;"	e	enum:ARM_Timer::__anonbbe195780103
PRE_SCALE	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        PRE_SCALE   = 0x00 << 2, \/\/ 00 == Clock\/1 | 01 == Clock\/16 | 10 == Clock\/256 | 11 =/;"	e	enum:ARM_Timer::__anonbbe195780203
PRIMARY_BUS	include/machine/pci.h	/^        PRIMARY_BUS		= 0x18, \/\/ Primary bus number$/;"	e	enum:PCI_Common::__anon0966c1ce0703
PRIVATE_TIMER_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        PRIVATE_TIMER_BASE      = 0x1f000600,$/;"	e	enum:Memory_Map::__anonea063a4a0103
PRIVATE_TIMER_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        PRIVATE_TIMER_BASE          = 0XF8F00600,$/;"	e	enum:Zynq::__anonae32835d0103
PRIVATE_TIMER_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        PRIVATE_TIMER_BASE      = 0xf8f00600,$/;"	e	enum:Memory_Map::__anona1c271de0103
PRIVATE_TIMER_BASE1	include/machine/cortex/zynq/zynq_memory_map.h	/^        PRIVATE_TIMER_BASE1     = 0xf8f00620,$/;"	e	enum:Memory_Map::__anona1c271de0103
PROCESSOR_STALL_DMB	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_DMB                     = 0x86,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROCESSOR_STALL_DTLB_MISS	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_DTLB_MISS               = 0x83,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROCESSOR_STALL_DUTLB_MISS	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_DUTLB_MISS              = 0x85,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROCESSOR_STALL_ITLB_MISS	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_ITLB_MISS               = 0x82,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROCESSOR_STALL_IUTLB_MISS	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_IUTLB_MISS              = 0x84,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROCESSOR_STALL_PLD	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_PLD                     = 0x80,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROCESSOR_STALL_WRITE_MEMORY	include/architecture/armv7/armv7_pmu.h	/^        PROCESSOR_STALL_WRITE_MEMORY            = 0x81,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
PROFIBUS_DL	include/utility/pcap.h	/^        PROFIBUS_DL                = 257,$/;"	e	enum:PCAP::Link_Type
PROM	include/machine/pc/pc_pcnet32.h	/^        PROM       = 0x00, \/\/ 16 bytes EEPROM$/;"	e	enum:Am79C970A::__anon99cdeac50103
PROM_CHK	include/machine/pc/pc_pcnet32.h	/^        PROM_CHK   = 0x0c, \/\/ PROM Check Sum (bytes 0-11 and 14-15)$/;"	e	enum:Am79C970A::__anon99cdeac50103
PROM_MAC	include/machine/pc/pc_pcnet32.h	/^        PROM_MAC   = 0x00, \/\/ MAC Address (6 bytes)$/;"	e	enum:Am79C970A::__anon99cdeac50103
PROM_SIG	include/machine/pc/pc_pcnet32.h	/^        PROM_SIG   = 0x0e, \/\/ PROM Signature (ASCII W)$/;"	e	enum:Am79C970A::__anon99cdeac50103
PROTO	include/machine/riscv/riscv_spi.h	/^        PROTO   =    2 << 0,$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
PROTOCOL	include/machine/riscv/riscv_spi.h	/^    static const Protocol PROTOCOL = static_cast<Protocol>(Traits<SPI>::DEF_PROTOCOL);$/;"	m	class:SPI	typeref:typename:const Protocol
PROTO_ARP	include/network/ethernet.h	/^        PROTO_ARP    = 0x0806,$/;"	e	enum:Ethernet::__anon9ad850060103
PROTO_ELP	include/network/ethernet.h	/^        PROTO_ELP    = 0x8402,$/;"	e	enum:Ethernet::__anon9ad850060103
PROTO_IP	include/network/ethernet.h	/^        PROTO_IP     = 0x0800,$/;"	e	enum:Ethernet::__anon9ad850060103
PROTO_PTP	include/network/ethernet.h	/^        PROTO_PTP    = 0x88f7$/;"	e	enum:Ethernet::__anon9ad850060103
PROTO_RARP	include/network/ethernet.h	/^        PROTO_RARP   = 0x8035,$/;"	e	enum:Ethernet::__anon9ad850060103
PROTO_TSTP	include/network/ethernet.h	/^        PROTO_TSTP   = 0x8401,$/;"	e	enum:Ethernet::__anon9ad850060103
PROVIDER	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int PROVIDER = CLARO;$/;"	m	struct:Traits	typeref:typename:const unsigned int
PS	include/architecture/ia32/ia32_mmu.h	/^            PS   = 1 <<  7, \/\/ Page Size (for PDEs, 0=4KBytes, 1=4MBytes)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
PS2_Keyboard	include/machine/pc/pc_keyboard.h	/^    PS2_Keyboard() {}$/;"	f	class:PS2_Keyboard
PS2_Keyboard	include/machine/pc/pc_keyboard.h	/^class PS2_Keyboard: public Keyboard_Common, private i8042$/;"	c
PSS_RST_CTRL	include/machine/cortex/zynq/zynq_machine.h	/^        PSS_RST_CTRL                = 0x200,    \/\/ PS Software Reset Control$/;"	e	enum:Zynq::__anonae32835d0703
PS_EN	include/architecture/ia32/ia32_pmu.h	/^        PS_EN                = (0x01LLU << 63),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
PT	include/architecture/mmu.h	/^    enum Page_Type {PG, PT, AT, PD};$/;"	e	enum:MMU_Common::Page_Type
PTCLR	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        PTCLR                       = 0x08,     \/\/ Control$/;"	e	enum:A9_Private_Timer::__anonbdb656530103
PTCLR	include/machine/cortex/zynq/zynq_machine.h	/^        PTCLR                       = 0x08,     \/\/ Control$/;"	e	enum:Zynq::__anonae32835d0e03
PTCTR	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        PTCTR                       = 0x04,     \/\/ Counter$/;"	e	enum:A9_Private_Timer::__anonbdb656530103
PTCTR	include/machine/cortex/zynq/zynq_machine.h	/^        PTCTR                       = 0x04,     \/\/ Counter$/;"	e	enum:Zynq::__anonae32835d0e03
PTE	include/architecture/armv8/armv8_mmu.h	/^            PTE                 = (PAGE_DESCRIPTOR | ACCESS),$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
PTISR	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        PTISR                       = 0x0C      \/\/ Interrupt Status$/;"	e	enum:A9_Private_Timer::__anonbdb656530103
PTISR	include/machine/cortex/zynq/zynq_machine.h	/^        PTISR                       = 0x0C      \/\/ Interrupt Status$/;"	e	enum:Zynq::__anonae32835d0e03
PTLR	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        PTLR                        = 0x00,     \/\/ Load$/;"	e	enum:A9_Private_Timer::__anonbdb656530103
PTLR	include/machine/cortex/zynq/zynq_machine.h	/^        PTLR                        = 0x00,     \/\/ Load$/;"	e	enum:Zynq::__anonae32835d0e03
PTPP_RXNANOSEC	app/hello/hello_traits.h	/^    PTPP_RXNANOSEC = 0x01FC, \/**< 1588 PTP peer receive nanosecond counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTPP_RXNANOSEC	include/machine/riscv/riscv_nic.h	/^    PTPP_RXNANOSEC = 0x01FC, \/**< 1588 PTP peer receive nanosecond counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTPP_RXSEC	app/hello/hello_traits.h	/^    PTPP_RXSEC = 0x01F8,     \/**< 1588 PTP peer receive second counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTPP_RXSEC	include/machine/riscv/riscv_nic.h	/^    PTPP_RXSEC = 0x01F8,     \/**< 1588 PTP peer receive second counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTPP_TXNANOSEC	app/hello/hello_traits.h	/^    PTPP_TXNANOSEC = 0x01F4, \/**< 1588 PTP peer transmit nanosecond counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTPP_TXNANOSEC	include/machine/riscv/riscv_nic.h	/^    PTPP_TXNANOSEC = 0x01F4, \/**< 1588 PTP peer transmit nanosecond counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTPP_TXSEC	app/hello/hello_traits.h	/^    PTPP_TXSEC = 0x01F0,     \/**< 1588 PTP peer transmit second counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTPP_TXSEC	include/machine/riscv/riscv_nic.h	/^    PTPP_TXSEC = 0x01F0,     \/**< 1588 PTP peer transmit second counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTP_RXNANOSEC	app/hello/hello_traits.h	/^    PTP_RXNANOSEC = 0x01EC,  \/**< 1588 PTP receive nanosecond counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTP_RXNANOSEC	include/machine/riscv/riscv_nic.h	/^    PTP_RXNANOSEC = 0x01EC,  \/**< 1588 PTP receive nanosecond counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTP_RXSEC	app/hello/hello_traits.h	/^    PTP_RXSEC = 0x01E8,      \/**< 1588 PTP receive second counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTP_RXSEC	include/machine/riscv/riscv_nic.h	/^    PTP_RXSEC = 0x01E8,      \/**< 1588 PTP receive second counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTP_TXNANOSEC	app/hello/hello_traits.h	/^    PTP_TXNANOSEC = 0x01E4,  \/**< 1588 PTP transmit nanosecond counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTP_TXNANOSEC	include/machine/riscv/riscv_nic.h	/^    PTP_TXNANOSEC = 0x01E4,  \/**< 1588 PTP transmit nanosecond counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PTP_TXSEC	app/hello/hello_traits.h	/^    PTP_TXSEC = 0x01E0,      \/**< 1588 PTP transmit second counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
PTP_TXSEC	include/machine/riscv/riscv_nic.h	/^    PTP_TXSEC = 0x01E0,      \/**< 1588 PTP transmit second counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
PT_ENTRIES	include/architecture/mmu.h	/^    static const unsigned int PT_ENTRIES = 1 << PT_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned int
PT_Entry	include/architecture/mmu.h	/^    typedef Phy_Addr PT_Entry;$/;"	t	class:MMU_Common	typeref:typename:Phy_Addr
PT_Entry	src/setup/setup_legacy_pc.cc	/^    typedef MMU::PT_Entry PT_Entry;$/;"	t	class:Setup	typeref:typename:MMU::PT_Entry	file:
PT_LOAD	include/utility/elf-linux.h	/^#define PT_LOAD /;"	d
PT_NULL	include/utility/elf-linux.h	/^#define PT_NULL /;"	d
PT_SHIFT	include/architecture/mmu.h	/^    static const unsigned long PT_SHIFT = OFFSET_BITS;$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
PT_SPAN	include/architecture/mmu.h	/^    static const unsigned long PT_SPAN = 1UL << (OFFSET_BITS + PT_BITS);$/;"	m	class:MMU_Common	typeref:typename:const unsigned long
PUBLIC_KEY_SIZE	include/utility/diffie_hellman.h	/^    static const unsigned int PUBLIC_KEY_SIZE = 2 * SECRET_SIZE;$/;"	m	class:Diffie_Hellman	typeref:typename:const unsigned int
PUE	include/machine/cortex/emote3/emote3_ioctrl.h	/^        PUE = 0x4, \/\/ pull-up enable$/;"	e	enum:IOCtrl::__anon6c49ad4b0303
PULSE_SETUP	include/machine/usb.h	/^            PULSE_SETUP                                  = 0x12,$/;"	e	enum:USB_2_0::CDC::BREQUEST
PUR	include/machine/cortex/engine/pl061.h	/^        PUR             = 0x510,        \/\/ Pull-Up Select                       rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PWA0	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        PWA0                            = 45,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
PWA1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        PWA1                            = 46,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
PWM	include/machine/cortex/cortex_pwm.h	/^    PWM(User_Timer * timer, GPIO * gpio, const Percent & duty_cycle)$/;"	f	class:PWM
PWM	include/machine/cortex/cortex_pwm.h	/^class PWM: private PWM_Common, private Machine_Model$/;"	c
PWM	include/machine/cortex/emote3/emote3_pwm.h	/^    PWM(User_Timer * timer, GPIO * gpio, const Percent & duty_cycle)$/;"	f	class:PWM
PWM	include/machine/cortex/emote3/emote3_pwm.h	/^class PWM: private PWM_Common, private Machine_Model$/;"	c
PWM0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        PWM0_BASE               = 0x40028000, \/\/ PWM$/;"	e	enum:Memory_Map::__anona531b8cc0103
PWM0_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        PWM0_BASE       = 0x10015000,   \/\/ SiFive-E GPIO$/;"	e	enum:Memory_Map::__anona1c77a600103
PWM1_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        PWM1_BASE       = 0x10025000,   \/\/ SiFive-E GPIO$/;"	e	enum:Memory_Map::__anona1c77a600103
PWM2_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        PWM2_BASE       = 0x10035000,   \/\/ SiFive-E GPIO$/;"	e	enum:Memory_Map::__anona1c77a600103
PWM_Common	include/machine/pwm.h	/^    PWM_Common() {}$/;"	f	class:PWM_Common
PWM_Common	include/machine/pwm.h	/^class PWM_Common$/;"	c
PWRDBG	include/machine/cortex/emote3/emote3_sysctrl.h	/^        PWRDBG          = 0x74,$/;"	e	enum:SysCtrl::__anon6512a6d20103
PWRKEY_PIN	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int PWRKEY_PIN = 4;$/;"	m	struct:Traits	typeref:typename:const unsigned int
PWRKEY_PORT	include/machine/cortex/emote3/emote3_traits.h	/^    static const char PWRKEY_PORT = 'C';$/;"	m	struct:Traits	typeref:typename:const char
PWT	include/architecture/ia32/ia32_mmu.h	/^            PWT  = 1 <<  3, \/\/ Cache mode (0=write-back, 1=write-through)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
P_EDGE_CTRL	include/machine/cortex/engine/pl061.h	/^        P_EDGE_CTRL     = 0x704,        \/\/ Power-up Interrupt Edge Control      rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
Packet	include/utility/buffer.h	/^    using Packet = Data;$/;"	t	class:Buffer	typeref:typename:Data
Packet_Header	include/utility/pcap.h	/^        Packet_Header() {}$/;"	f	class:PCAP::Packet_Header
Packet_Header	include/utility/pcap.h	/^        Packet_Header(Microsecond timestamp, unsigned int len)$/;"	f	class:PCAP::Packet_Header
Packet_Header	include/utility/pcap.h	/^    class Packet_Header$/;"	c	class:PCAP
Padding	include/system/types.h	/^template<> class Padding<16> { short int _padding;     } __attribute__((packed));$/;"	c
Padding	include/system/types.h	/^template<> class Padding<32> { long int _padding;      } __attribute__((packed));$/;"	c
Padding	include/system/types.h	/^template<> class Padding<64> { long long int _padding; } __attribute__((packed));$/;"	c
Padding	include/system/types.h	/^template<> class Padding<8>  { char _padding;          } __attribute__((packed));$/;"	c
Padding	include/system/types.h	/^template<int BITS> class Padding {} __attribute__((packed));$/;"	c
Page	include/architecture/mmu.h	/^    typedef unsigned char Page[PG_SIZE];$/;"	t	class:MMU_Common	typeref:typename:unsigned char[PG_SIZE]
Page	src/setup/setup_legacy_pc.cc	/^    typedef MMU::Page Page;$/;"	t	class:Setup	typeref:typename:MMU::Page	file:
Page_Directory	include/architecture/ia32/ia32_mmu.h	/^    typedef Page_Table Page_Directory;$/;"	t	class:MMU	typeref:typename:Page_Table
Page_Directory	include/architecture/mmu.h	/^    typedef Page_Table Page_Directory;$/;"	t	class:No_MMU	typeref:typename:Page_Table
Page_Directory	src/setup/setup_legacy_pc.cc	/^    typedef MMU::Page_Directory Page_Directory;$/;"	t	class:Setup	typeref:typename:MMU::Page_Directory	file:
Page_Flags	include/architecture/armv8/armv8_mmu.h	/^        Page_Flags() {}$/;"	f	class:ARMv8_MMU::Page_Flags
Page_Flags	include/architecture/armv8/armv8_mmu.h	/^        Page_Flags(unsigned long f) : _flags(f) {}$/;"	f	class:ARMv8_MMU::Page_Flags
Page_Flags	include/architecture/armv8/armv8_mmu.h	/^    class Page_Flags$/;"	c	class:ARMv8_MMU
Page_Flags	include/architecture/ia32/ia32_mmu.h	/^        Page_Flags() {}$/;"	f	class:MMU::Page_Flags
Page_Flags	include/architecture/ia32/ia32_mmu.h	/^        Page_Flags(Flags f) : _flags(PRE | ACC |$/;"	f	class:MMU::Page_Flags
Page_Flags	include/architecture/ia32/ia32_mmu.h	/^        Page_Flags(unsigned long f) : _flags(f) {}$/;"	f	class:MMU::Page_Flags
Page_Flags	include/architecture/ia32/ia32_mmu.h	/^    class Page_Flags$/;"	c	class:MMU
Page_Flags	include/architecture/mmu.h	/^    typedef Flags Page_Flags;$/;"	t	class:No_MMU	typeref:typename:Flags
Page_Table	include/architecture/ia32/ia32_mmu.h	/^        Page_Table() {}$/;"	f	class:MMU::Page_Table
Page_Table	include/architecture/ia32/ia32_mmu.h	/^    class Page_Table$/;"	c	class:MMU
Page_Table	include/architecture/mmu.h	/^    class Page_Table {$/;"	c	class:No_MMU
Page_Table	src/setup/setup_legacy_pc.cc	/^    typedef MMU::Page_Table Page_Table;$/;"	t	class:Setup	typeref:typename:MMU::Page_Table	file:
Page_Type	include/architecture/mmu.h	/^    enum Page_Type {PG, PT, AT, PD};$/;"	g	class:MMU_Common
Percent	include/system/types.h	/^typedef unsigned char Percent;$/;"	t	typeref:typename:unsigned char
PeriphID0	include/machine/cortex/engine/pl011.h	/^        PeriphID0       = 0xfe0,        \/\/ Peripheral Identification 0  ro      0x00000011$/;"	e	enum:PL011::__anone33d09690103
PeriphID0	include/machine/cortex/engine/pl061.h	/^        PeriphID0       = 0xfe0,        \/\/ Peripheral Identification 0          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID1	include/machine/cortex/engine/pl011.h	/^        PeriphID1       = 0xfe4,        \/\/ Peripheral Identification 1  ro      0x00000000$/;"	e	enum:PL011::__anone33d09690103
PeriphID1	include/machine/cortex/engine/pl061.h	/^        PeriphID1       = 0xfe4,        \/\/ Peripheral Identification 1          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID2	include/machine/cortex/engine/pl011.h	/^        PeriphID2       = 0xfe8,        \/\/ Peripheral Identification 2  ro      0x00000018$/;"	e	enum:PL011::__anone33d09690103
PeriphID2	include/machine/cortex/engine/pl061.h	/^        PeriphID2       = 0xfe8,        \/\/ Peripheral Identification 2          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID3	include/machine/cortex/engine/pl011.h	/^        PeriphID3       = 0xfec,        \/\/ Peripheral Identification 3  ro      0x00000001$/;"	e	enum:PL011::__anone33d09690103
PeriphID3	include/machine/cortex/engine/pl061.h	/^        PeriphID3       = 0xfec,        \/\/ Peripheral Identification 3          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID4	include/machine/cortex/engine/pl011.h	/^        PeriphID4       = 0xfd0,        \/\/ Peripheral Identification 4  ro      0x00000000$/;"	e	enum:PL011::__anone33d09690103
PeriphID4	include/machine/cortex/engine/pl061.h	/^        PeriphID4       = 0xfd0,        \/\/ Peripheral Identification 4          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID5	include/machine/cortex/engine/pl011.h	/^        PeriphID5       = 0xfd4,        \/\/ Peripheral Identification 5  ro      0x00000000$/;"	e	enum:PL011::__anone33d09690103
PeriphID5	include/machine/cortex/engine/pl061.h	/^        PeriphID5       = 0xfd4,        \/\/ Peripheral Identification 5          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID6	include/machine/cortex/engine/pl011.h	/^        PeriphID6       = 0xfd8,        \/\/ Peripheral Identification 6  ro      0x00000000$/;"	e	enum:PL011::__anone33d09690103
PeriphID6	include/machine/cortex/engine/pl061.h	/^        PeriphID6       = 0xfd8,        \/\/ Peripheral Identification 6          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
PeriphID7	include/machine/cortex/engine/pl011.h	/^        PeriphID7       = 0xfdc,        \/\/ Peripheral Identification 7  ro      0x00000000$/;"	e	enum:PL011::__anone33d09690103
PeriphID7	include/machine/cortex/engine/pl061.h	/^        PeriphID7       = 0xfdc,        \/\/ Peripheral Identification 7          ro      0x0000/;"	e	enum:PL061::__anone33fc74e0103
Phy_Addr	include/architecture/cpu.h	/^    typedef Address<Reg> Phy_Addr;$/;"	t	class:CPU_Common	typeref:typename:Address<Reg>
Phy_Addr	include/architecture/mmu.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:MMU_Common	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/machine/pc/pc_e100.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:i8255x	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/machine/pc/pc_fpga.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:XAP1052	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Am79C970A	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:RTL8139	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/machine/pci.h	/^     typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:PCI_Common	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/machine/riscv/riscv_ic.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:CLINT	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/memory.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Address_Space	typeref:typename:CPU::Phy_Addr
Phy_Addr	include/memory.h	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Segment	typeref:typename:CPU::Phy_Addr
Phy_Addr	src/setup/setup_legacy_pc.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
Phy_Addr	src/setup/setup_raspberry_pi3.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
Phy_Addr	src/setup/setup_realview_pbx.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
Phy_Addr	src/setup/setup_sifive_e.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
Phy_Addr	src/setup/setup_sifive_u.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
Phy_Addr	src/setup/setup_visionfive2.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
Phy_Addr	src/setup/setup_zynq.cc	/^    typedef CPU::Phy_Addr Phy_Addr;$/;"	t	class:Setup	typeref:typename:CPU::Phy_Addr	file:
PhysicalMgmt	include/machine/pc/pc_c905.h	/^        Reg16 PhysicalMgmt;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
Physical_Memory_Map	include/machine/pc/legacy_pc/legacy_pc_info.h	/^    struct Physical_Memory_Map: public System_Info_Common::Physical_Memory_Map$/;"	s	struct:System_Info
Physical_Memory_Map	include/system/info.h	/^    struct Physical_Memory_Map$/;"	s	struct:System_Info_Common
Pin	include/machine/cortex/emote3/emote3_i2c.h	/^    typedef GPIO_Common::Pin Pin;$/;"	t	class:I2C_Engine	typeref:typename:GPIO_Common::Pin
Pin	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef GPIO_Common::Pin Pin;$/;"	t	class:IEEE802_15_4_Engine	typeref:typename:GPIO_Common::Pin
Pin	include/machine/gpio.h	/^    typedef unsigned int Pin;$/;"	t	class:GPIO_Common	typeref:typename:unsigned int
Point	include/utility/geometry.h	/^    Point() {}$/;"	f	struct:Point
Point	include/utility/geometry.h	/^    Point(const T & xi, const T & yi): x(xi), y(yi) {}$/;"	f	struct:Point
Point	include/utility/geometry.h	/^    Point(const T & xi, const T & yi, const T & zi): x(xi), y(yi), z(zi) {}$/;"	f	struct:Point
Point	include/utility/geometry.h	/^struct Point<T, 2>$/;"	s
Point	include/utility/geometry.h	/^struct Point<T, 3>$/;"	s
Pointer	include/utility/list.h	/^        Pointer(const T * o): _object(o) {}$/;"	f	class:List_Elements::Pointer
Pointer	include/utility/list.h	/^    class Pointer$/;"	c	namespace:List_Elements
Poly1305	include/utility/poly1305.h	/^    Poly1305() {}$/;"	f	class:Poly1305
Poly1305	include/utility/poly1305.h	/^    Poly1305(const unsigned char k[16], const unsigned char r[16]) : _k(k, 16), _r(r, 16) {$/;"	f	class:Poly1305
Poly1305	include/utility/poly1305.h	/^class Poly1305$/;"	c
Polymorphic	include/system/meta.h	/^    enum { Polymorphic = (int(Length) != int(Count<Head>::Result)) };$/;"	e	enum:LIST::__anon97a16dc90b03
Polymorphic	include/system/meta.h	/^    enum { Polymorphic = false };$/;"	e	enum:LIST::__anon97a16dc90f03
Port	include/machine/cortex/emote3/emote3_i2c.h	/^    typedef GPIO_Common::Port Port;$/;"	t	class:I2C_Engine	typeref:typename:GPIO_Common::Port
Port	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef GPIO_Common::Port Port;$/;"	t	class:IEEE802_15_4_Engine	typeref:typename:GPIO_Common::Port
Port	include/machine/gpio.h	/^    typedef unsigned int Port;$/;"	t	class:GPIO_Common	typeref:typename:unsigned int
PowerMgmtCtrl	include/machine/pc/pc_c905.h	/^    Reg16 PowerMgmtCtrl;$/;"	m	class:C905	typeref:typename:Reg16
PowerMgmtEvent	include/machine/pc/pc_c905.h	/^        Reg16 PowerMgmtEvent;$/;"	m	struct:C905::Window7	typeref:typename:Reg16
Power_Mode	include/machine/cortex/emote3/emote3_sysctrl.h	/^    enum Power_Mode {$/;"	g	class:SysCtrl
Power_Mode	include/system/types.h	/^enum Power_Mode$/;"	g
Predictor	include/utility/predictor.h	/^    using Predictor = DBP<Time, Value>;$/;"	t	struct:Select_Predictor	typeref:typename:DBP<Time,Value>
Predictor	include/utility/predictor.h	/^    using Predictor = Dummy_Predictor<Time, Value>;$/;"	t	struct:Select_Predictor	typeref:typename:Dummy_Predictor<Time,Value>
Predictor	include/utility/predictor.h	/^    using Predictor = LVP<Time, Value>;$/;"	t	struct:Select_Predictor	typeref:typename:LVP<Time,Value>
Predictor_Common	include/utility/predictor.h	/^class Predictor_Common$/;"	c
Predictor_Type	include/utility/predictor.h	/^    typedef unsigned char Predictor_Type;$/;"	t	class:Predictor_Common	typeref:typename:unsigned char
Print_Type	include/utility/geometry.h	/^    typedef typename IF<EQUAL<T1, char>::Result, int, T1>::Result Print_Type;$/;"	t	struct:Sphere	typeref:typename:IF<EQUAL<T1,char>::Result,int,T1>::Result
Print_Type	include/utility/geometry.h	/^    typedef typename IF<EQUAL<char, T>::Result, int, T>::Result Print_Type;$/;"	t	struct:Point	typeref:typename:IF<EQUAL<char,T>::Result,int,T>::Result
Priority	include/scheduler.h	/^    Priority(int p = NORMAL, Tn & ... an): _priority(p) {}$/;"	f	class:Priority
Priority	include/scheduler.h	/^class Priority: public Scheduling_Criterion_Common$/;"	c
Private_Key	include/utility/diffie_hellman.h	/^    typedef Bignum Private_Key;$/;"	t	class:Diffie_Hellman	typeref:typename:Bignum
Protocol	include/machine/nic.h	/^    typedef unsigned short Protocol;$/;"	t	class:NIC_Common	typeref:typename:unsigned short
Protocol	include/machine/spi.h	/^    enum Protocol {$/;"	g	class:SPI_Common
Protocol	include/network/ethernet.h	/^    typedef unsigned short Protocol;$/;"	t	class:Ethernet	typeref:typename:unsigned short
Public_Key	include/utility/diffie_hellman.h	/^    typedef Elliptic_Curve_Point Public_Key;$/;"	t	class:Diffie_Hellman	typeref:typename:Elliptic_Curve_Point
Pull	include/machine/gpio.h	/^    enum Pull {$/;"	g	class:GPIO_Common
QUANTUM	app/hello/hello_traits.h	/^    static const unsigned int QUANTUM = 10000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUANTUM	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int QUANTUM = 10000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUANTUM	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int QUANTUM = 10000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUANTUM	include/process.h	/^    static const unsigned int QUANTUM = Traits<Thread>::QUANTUM;$/;"	m	class:Thread	typeref:typename:const unsigned int
QUANTUM	tests/active_test/active_test_traits.h	/^    static const unsigned int QUANTUM = 10000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUANTUM	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int QUANTUM = 10000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUANTUM	tests/nic_test/nic_test_traits.h	/^    static const unsigned int QUANTUM = 10000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUANTUM	tests/segment_test/segment_test_traits.h	/^    static const unsigned int QUANTUM = 100000; \/\/ us$/;"	m	struct:Traits	typeref:typename:const unsigned int
QUEUES	include/scheduler.h	/^    static const unsigned int QUEUES = 1;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const unsigned int
Queue	include/process.h	/^    typedef Ordered_Queue<Thread, Criterion, Scheduler<Thread>::Element> Queue;$/;"	t	class:Thread	typeref:typename:Ordered_Queue<Thread,Criterion,Scheduler<Thread>::Element>
Queue	include/synchronizer.h	/^    typedef Thread::Queue Queue;$/;"	t	class:Synchronizer_Common	typeref:typename:Thread::Queue
Queue	include/time.h	/^    typedef Relative_Queue<Alarm, Tick> Queue;$/;"	t	class:Alarm	typeref:typename:Relative_Queue<Alarm,Tick>
Queue	include/utility/queue.h	/^class Queue: public Queue_Wrapper<List<T, El>, false> {};$/;"	c
Queue	include/utility/scheduling.h	/^    typedef Scheduling_List<T, Criterion> Queue;$/;"	t	class:Scheduler	typeref:typename:Scheduling_List<T,Criterion>
Queue_Wrapper	include/utility/queue.h	/^class Queue_Wrapper: private T$/;"	c
RAMDISK	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RAMDISK           = 0x0fa28000;   \/\/ MEMDISK-dependent$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAMDISK_SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RAMDISK_SIZE      = 0x003c0000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int RAM_BASE  = Memory_Map::RAM_BASE;$/;"	m	class:MMU	typeref:typename:const unsigned int
RAM_BASE	include/machine/cortex/cortex_memory_map.h	/^        RAM_BASE        = Traits<Machine>::RAM_BASE,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
RAM_BASE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int RAM_BASE          = 0x20000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int RAM_BASE          = 0x20000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int RAM_BASE          = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int RAM_BASE          = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int RAM_BASE          = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        RAM_BASE        = Traits<Machine>::RAM_BASE,$/;"	e	enum:Memory_Map::__anona81ccb260103
RAM_BASE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RAM_BASE          = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        RAM_BASE        = Traits<Machine>::RAM_BASE,$/;"	e	enum:Memory_Map::__anona1c77a600103
RAM_BASE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long RAM_BASE         = 0x80000000;                           \/\/ 2 G/;"	m	struct:Traits	typeref:typename:const unsigned long
RAM_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        RAM_BASE        = Traits<Machine>::RAM_BASE,$/;"	e	enum:Memory_Map::__anond92500800103
RAM_BASE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long RAM_BASE         = 0x80000000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
RAM_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        RAM_BASE        = Traits<Machine>::RAM_BASE,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
RAM_BASE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long RAM_BASE         = 0x40000000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
RAM_BASE	src/setup/setup_legacy_pc.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_BASE	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_BASE	src/setup/setup_realview_pbx.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_BASE	src/setup/setup_sifive_e.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_BASE	src/setup/setup_sifive_u.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_BASE	src/setup/setup_visionfive2.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_BASE	src/setup/setup_zynq.cc	/^    static const unsigned long RAM_BASE         = Memory_Map::RAM_BASE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	include/machine/cortex/cortex_memory_map.h	/^        RAM_TOP         = Traits<Machine>::RAM_TOP,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
RAM_TOP	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int RAM_TOP           = 0x20007fff;   \/\/ 32 KB$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_TOP	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int RAM_TOP           = 0x20001fff;   \/\/ 8 KB$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_TOP	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int RAM_TOP           = 0x3eefffff;   \/\/ 1 GB - 17 M$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_TOP	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int RAM_TOP           = 0x07ffffff;   \/\/ 128 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_TOP	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int RAM_TOP           = 0x080fffff;   \/\/ 129 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_TOP	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        RAM_TOP         = Traits<Machine>::RAM_TOP,$/;"	e	enum:Memory_Map::__anona81ccb260103
RAM_TOP	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RAM_TOP           = 0x40000000; 	\/\/ 1 GB (max 1792 MB)$/;"	m	struct:Traits	typeref:typename:const unsigned int
RAM_TOP	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        RAM_TOP         = Traits<Machine>::RAM_TOP,$/;"	e	enum:Memory_Map::__anona1c77a600103
RAM_TOP	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long RAM_TOP          = 0x80003fff;                           \/\/ 2 G/;"	m	struct:Traits	typeref:typename:const unsigned long
RAM_TOP	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        RAM_TOP         = Traits<Machine>::RAM_TOP,$/;"	e	enum:Memory_Map::__anond92500800103
RAM_TOP	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long RAM_TOP          = 0x87ffffff;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
RAM_TOP	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        RAM_TOP         = Traits<Machine>::RAM_TOP,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
RAM_TOP	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long RAM_TOP          = 0x7fffffff;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
RAM_TOP	src/setup/setup_legacy_pc.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	src/setup/setup_realview_pbx.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	src/setup/setup_sifive_e.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	src/setup/setup_sifive_u.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	src/setup/setup_visionfive2.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAM_TOP	src/setup/setup_zynq.cc	/^    static const unsigned long RAM_TOP          = Memory_Map::RAM_TOP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
RAND_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        RAND_BASE       = 0x3f104000,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
RARP	include/system/traits.h	/^    enum {STATIC, MAC, INFO, RARP, DHCP};$/;"	e	enum:Traits_Tokens::__anon389b43b90803
RAW	include/utility/pcap.h	/^        RAW                        = 101,$/;"	e	enum:PCAP::Link_Type
RAW_IRQ	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        RAW_IRQ = 0X010, \/\/ 1 if pendding INT$/;"	e	enum:ARM_Timer::__anonbbe195780103
RB	include/machine/pc/pc_timer.h	/^        RB              = 0xc0, \/\/ read-back$/;"	e	enum:i8253::__anonb4b1c2070203
RBR	include/machine/pc/pc_uart.h	/^        RBR = 0, \/\/ Receive Buffer 	R,   DLAB = 0$/;"	e	enum:NS16550AF::__anona267e3820103
RBSTART	include/machine/pc/pc_rtl8139.h	/^        RBSTART    = 0x30,      \/\/ RBSTART          | RX Start Address$/;"	e	enum:RTL8139::__anon2b7d05ed0103
RCC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         RCC             = 0x060,        \/\/ Run-Mode Clock Configuration                      /;"	e	enum:SysCtrl::__anon8ce179ea0103
RCC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum RCC {                          \/\/ Description                                        /;"	g	class:SysCtrl
RCC	include/machine/pc/pc_pcnet32.h	/^        RCC      = 112, \/\/ Receive Collision Count$/;"	e	enum:Am79C970A::__anon99cdeac50203
RCC_ACG	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_ACG         = 1 << 27       \/\/ ACG                                                /;"	e	enum:SysCtrl::RCC
RCC_BYPASS	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_BYPASS      = 1 << 11,      \/\/ PLL Bypass                                         /;"	e	enum:SysCtrl::RCC
RCC_IOSC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_IOSC        = 1 <<  4,      \/\/ Oscillator Source = Internal oscillator            /;"	e	enum:SysCtrl::RCC
RCC_IOSC4	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_IOSC4       = 2 <<  4,      \/\/ Oscillator Source = Internal oscillator \/ 4       /;"	e	enum:SysCtrl::RCC
RCC_IOSCDIS	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_IOSCDIS     = 1 <<  1,      \/\/ Internal Oscillator Disable                        /;"	e	enum:SysCtrl::RCC
RCC_IOSCVER	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_IOSCVER     = 1 <<  3,      \/\/ Internal Oscillator Verification Timer             /;"	e	enum:SysCtrl::RCC
RCC_MOSC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_MOSC        = 0 <<  4,      \/\/ Oscillator Source = Main oscillator                /;"	e	enum:SysCtrl::RCC
RCC_MOSCDIS	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_MOSCDIS     = 1 <<  0,      \/\/ Main Oscillator Disable                            /;"	e	enum:SysCtrl::RCC
RCC_MOSCVER	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_MOSCVER     = 1 <<  2,      \/\/ Main Oscillator Verification Timer                 /;"	e	enum:SysCtrl::RCC
RCC_OEN	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_OEN         = 1 << 12,      \/\/ PLL Output Enable                                  /;"	e	enum:SysCtrl::RCC
RCC_OSCSRC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_OSCSRC      = 0 <<  4,      \/\/ Oscillator Source                                  /;"	e	enum:SysCtrl::RCC
RCC_PLLVER	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_PLLVER      = 1 << 10,      \/\/ PLL Verification                                   /;"	e	enum:SysCtrl::RCC
RCC_PWMDIV	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_PWMDIV      = 1 << 17,      \/\/ PWM Unit Clock Divisor                             /;"	e	enum:SysCtrl::RCC
RCC_PWRDN	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_PWRDN       = 1 << 13,      \/\/ PLL Power Down                                     /;"	e	enum:SysCtrl::RCC
RCC_SYSDIV	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV      = 0x0 << 23,    \/\/ System Clock Divisor                               /;"	e	enum:SysCtrl::RCC
RCC_SYSDIV_1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV_1    = 0x0 << 23,    \/\/ System Clock Divisor = 2$/;"	e	enum:SysCtrl::RCC
RCC_SYSDIV_10	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV_10   = 0x9 << 23,    \/\/ System Clock Divisor = 10 -> 20 MHz$/;"	e	enum:SysCtrl::RCC
RCC_SYSDIV_16	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV_16   = 0xf << 23,    \/\/ System Clock Divisor = 16 -> 12.5 HMz$/;"	e	enum:SysCtrl::RCC
RCC_SYSDIV_4	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV_4    = 0x3 << 23,    \/\/ System Clock Divisor = 4 -> 50 MHz$/;"	e	enum:SysCtrl::RCC
RCC_SYSDIV_5	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV_5    = 0x4 << 23,    \/\/ System Clock Divisor = 5 -> 40 HMz$/;"	e	enum:SysCtrl::RCC
RCC_SYSDIV_8	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_SYSDIV_8    = 0x7 << 23,    \/\/ System Clock Divisor = 8 -> 25 MHz$/;"	e	enum:SysCtrl::RCC
RCC_USEPWMDIV	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_USEPWMDIV   = 1 << 20,      \/\/ Enable PWM Clock Divisor                           /;"	e	enum:SysCtrl::RCC
RCC_USESYSDIV	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_USESYSDIV   = 1 << 22,      \/\/ Enable System Clock Divider                        /;"	e	enum:SysCtrl::RCC
RCC_XTAL	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL        = 0x0 << 6,     \/\/ Crystal Frequency                                  /;"	e	enum:SysCtrl::RCC
RCC_XTAL_1000	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_1000   = 0x0 << 6,     \/\/ Crystal Frequency = 1 MHz (no PLL)$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_1843	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_1843   = 0x1 << 6,     \/\/ Crystal Frequency = 1.8432 MHz (no PLL)$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_2000	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_2000   = 0x2 << 6,     \/\/ Crystal Frequency = 2 MHz (no PLL)$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_2457	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_2457   = 0x3 << 6,     \/\/ Crystal Frequency = 2.4576 MHz (no PLL)$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_3579	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_3579   = 0x4 << 6,     \/\/ Crystal Frequency = 3.579545 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_3686	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_3686   = 0x5 << 6,     \/\/ Crystal Frequency = 3.6864 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_4000	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_4000   = 0x6 << 6,     \/\/ Crystal Frequency = 4 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_4096	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_4096   = 0x7 << 6,     \/\/ Crystal Frequency = 4.096 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_4915	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_4915   = 0x8 << 6,     \/\/ Crystal Frequency = 4.9152 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_5000	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_5000   = 0x9 << 6,     \/\/ Crystal Frequency = 5 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_5120	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_5120   = 0xa << 6,     \/\/ Crystal Frequency = 5.12 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_6000	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_6000   = 0xb << 6,     \/\/ Crystal Frequency = 6 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_6144	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_6144   = 0xc << 6,     \/\/ Crystal Frequency = 6.144 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_7378	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_7378   = 0xd << 6,     \/\/ Crystal Frequency = 7.3728 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_8000	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_8000   = 0xe << 6,     \/\/ Crystal Frequency = 8 MHz$/;"	e	enum:SysCtrl::RCC
RCC_XTAL_8192	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCC_XTAL_8192   = 0xf << 6,     \/\/ Crystal Frequency = 8.129 MHz$/;"	e	enum:SysCtrl::RCC
RCGC0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         RCGC0           = 0x100,        \/\/ Run Mode Clock Gating Control Register 0          /;"	e	enum:SysCtrl::__anon8ce179ea0103
RCGC0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum RCGC0 {                        \/\/ Description                                        /;"	g	class:SysCtrl
RCGC0_ADC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC0_ADC       = 1 << 16,      \/\/ ADC                                                /;"	e	enum:SysCtrl::RCGC0
RCGC0_ADC_125K	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC0_ADC_125K  = 0 <<  8,      \/\/ ADC Max Speed = 125K samp\/s                       /;"	e	enum:SysCtrl::RCGC0
RCGC0_ADC_250K	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC0_ADC_250K  = 1 <<  8,      \/\/ ADC Max Speed = 250K samp\/s                       /;"	e	enum:SysCtrl::RCGC0
RCGC0_ADC_500K	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC0_ADC_500K  = 2 <<  8,      \/\/ ADC Max Speed = 500K samp\/s                       /;"	e	enum:SysCtrl::RCGC0
RCGC0_PWM	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC0_PWM       = 1 << 20       \/\/ PWM                                                /;"	e	enum:SysCtrl::RCGC0
RCGC0_WDT	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC0_WDT       = 1 <<  3,      \/\/ Watch Dog Timer                                    /;"	e	enum:SysCtrl::RCGC0
RCGC1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         RCGC1           = 0x104,        \/\/ Run Mode Clock Gating Control Register 1          /;"	e	enum:SysCtrl::__anon8ce179ea0103
RCGC1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum RCGC1 {                        \/\/ Description                                        /;"	g	class:SysCtrl
RCGC1_COMP0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_COMP0     = 1 << 24       \/\/ Analog Comparator 0                                /;"	e	enum:SysCtrl::RCGC1
RCGC1_I2C	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_I2C       = 1 << 12,      \/\/ I2C                                                /;"	e	enum:SysCtrl::RCGC1
RCGC1_SSI	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_SSI       = 1 <<  4,      \/\/ Synchronous Serial Interface                       /;"	e	enum:SysCtrl::RCGC1
RCGC1_TIMER0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_TIMER0    = 1 << 16,      \/\/ Timer 0                                            /;"	e	enum:SysCtrl::RCGC1
RCGC1_TIMER1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_TIMER1    = 1 << 17,      \/\/ Timer 1                                            /;"	e	enum:SysCtrl::RCGC1
RCGC1_TIMER2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_TIMER2    = 1 << 18,      \/\/ Timer 2                                            /;"	e	enum:SysCtrl::RCGC1
RCGC1_UART0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_UART0     = 1 <<  0,      \/\/ UART0                                              /;"	e	enum:SysCtrl::RCGC1
RCGC1_UART1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC1_UART1     = 1 <<  1,      \/\/ UART1                                              /;"	e	enum:SysCtrl::RCGC1
RCGC2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         RCGC2           = 0x108,        \/\/ Run Mode Clock Gating Control Register 2          /;"	e	enum:SysCtrl::__anon8ce179ea0103
RCGC2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum RCGC2 {                        \/\/ Description                                        /;"	g	class:SysCtrl
RCGC2_GPIOA	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC2_GPIOA     = 1 <<  0,      \/\/ GPIOA                                              /;"	e	enum:SysCtrl::RCGC2
RCGC2_GPIOB	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC2_GPIOB     = 1 <<  1,      \/\/ GPIOB                                              /;"	e	enum:SysCtrl::RCGC2
RCGC2_GPIOC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC2_GPIOC     = 1 <<  2,      \/\/ GPIOC                                              /;"	e	enum:SysCtrl::RCGC2
RCGC2_GPIOD	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC2_GPIOD     = 1 <<  3,      \/\/ GPIOD                                              /;"	e	enum:SysCtrl::RCGC2
RCGC2_GPIOE	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RCGC2_GPIOE     = 1 <<  4       \/\/ GPIOE                                              /;"	e	enum:SysCtrl::RCGC2
RCGCGPT	include/machine/cortex/emote3/emote3_sysctrl.h	/^        RCGCGPT         = 0x08,$/;"	e	enum:SysCtrl::__anon6512a6d20103
RCGCI2C	include/machine/cortex/emote3/emote3_sysctrl.h	/^        RCGCI2C         = 0x38,$/;"	e	enum:SysCtrl::__anon6512a6d20103
RCGCRFC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        RCGCRFC         = 0xa8,$/;"	e	enum:SysCtrl::__anon6512a6d20103
RCGCSEC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        RCGCSEC         = 0x48,$/;"	e	enum:SysCtrl::__anon6512a6d20103
RCGCSSI	include/machine/cortex/emote3/emote3_sysctrl.h	/^        RCGCSSI         = 0x18,$/;"	e	enum:SysCtrl::__anon6512a6d20103
RCGCUART	include/machine/cortex/emote3/emote3_sysctrl.h	/^        RCGCUART        = 0x28,$/;"	e	enum:SysCtrl::__anon6512a6d20103
RCOMPDSIZW	include/machine/pc/pc_fpga.h	/^        RCOMPDSIZW = 0x38,$/;"	e	enum:XAP1052::__anon807398a40103
RCR	include/machine/pc/pc_rtl8139.h	/^        RCR        = 0x44,      \/\/ RX Configure Register$/;"	e	enum:RTL8139::__anon2b7d05ed0103
RCVRL	include/machine/pc/pc_pcnet32.h	/^        RCVRL    =  76, \/\/ RCV Ring Length$/;"	e	enum:Am79C970A::__anon99cdeac50203
RCVR_FIFO_TRIGGER_LEVEL0	include/machine/cortex/zynq/zynq_machine.h	/^        RCVR_FIFO_TRIGGER_LEVEL0    = 0x20,     \/\/ Receive trigger level    r\/w     0x0000002/;"	e	enum:Zynq::__anonae32835d0203
RCVR_FIFO_TRIGGER_LEVEL0	include/machine/cortex/zynq/zynq_uart.h	/^        RCVR_FIFO_TRIGGER_LEVEL0    = 0x20,     \/\/ Receive trigger level    r\/w     0x0000002/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
RCX	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
RD	include/architecture/mmu.h	/^            RD   = 1 << 1, \/\/ Readable$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
RDMAPERF	include/machine/pc/pc_fpga.h	/^        RDMAPERF   = 0x2c,$/;"	e	enum:XAP1052::__anon807398a40103
RDMASTAT	include/machine/pc/pc_fpga.h	/^        RDMASTAT   = 0x30,$/;"	e	enum:XAP1052::__anon807398a40103
RDMATLPA	include/machine/pc/pc_fpga.h	/^        RDMATLPA   = 0x1c,$/;"	e	enum:XAP1052::__anon807398a40103
RDMATLPC	include/machine/pc/pc_fpga.h	/^        RDMATLPC   = 0x24,$/;"	e	enum:XAP1052::__anon807398a40103
RDMATLPP	include/machine/pc/pc_fpga.h	/^        RDMATLPP   = 0x18,$/;"	e	enum:XAP1052::__anon807398a40103
RDMATLPS	include/machine/pc/pc_fpga.h	/^        RDMATLPS   = 0x20,$/;"	e	enum:XAP1052::__anon807398a40103
RDS	include/utility/pcap.h	/^        RDS                        = 265,$/;"	e	enum:PCAP::Link_Type
RE	include/machine/pc/pc_rtl8139.h	/^        RE         = 0x08,      \/\/ CMD --> RX state machine on$/;"	e	enum:RTL8139::__anon2b7d05ed0203
READY	include/process.h	/^        READY,$/;"	e	enum:Thread::State
READ_ALLOC_MODE	include/architecture/armv7/armv7_pmu.h	/^        READ_ALLOC_MODE                         = 0xc5,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
READ_CFG	include/machine/pc/pc_keyboard.h	/^        READ_CFG        = 0x20,$/;"	e	enum:i8042::__anondfef52170303
READ_INTERRUPT_FLAG	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        READ_INTERRUPT_FLAG = 31,$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390403
REBOOT	include/machine/pc/pc_keyboard.h	/^        REBOOT          = 0xfe$/;"	e	enum:i8042::__anondfef52170303
RECEIVE_BUFFERS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int RECEIVE_BUFFERS = 20; \/\/ per unit$/;"	m	struct:Traits	typeref:typename:const unsigned int
RECEIVE_BUFFERS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RECEIVE_BUFFERS = 256; \/\/ per unit$/;"	m	struct:Traits	typeref:typename:const unsigned int
RECEIVE_BUFFERS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RECEIVE_BUFFERS = 64; \/\/ per unit$/;"	m	struct:Traits	typeref:typename:const unsigned int
RECEIVE_BUFFERS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int RECEIVE_BUFFERS = 8192; \/\/ no descriptor, just a memory block of/;"	m	struct:Traits	typeref:typename:const unsigned int
RECIPIENT	include/machine/usb.h	/^    enum RECIPIENT$/;"	g	class:USB_2_0
RECV	app/hello/hello_traits.h	/^    RECV = 2,$/;"	e	enum:GEM::__anon4cccbbd80203
RECV	include/machine/riscv/riscv_nic.h	/^    RECV = 2,$/;"	e	enum:GEM::__anon5ce19f280203
REG_A	include/machine/pc/pc_rtc.h	/^        REG_A    	    = 0x0a, \/\/ Control\/Status Register A$/;"	e	enum:MC146818::__anon80dec0ef0203
REG_B	include/machine/pc/pc_rtc.h	/^        REG_B		    = 0x0b, \/\/ Control\/Status Register B$/;"	e	enum:MC146818::__anon80dec0ef0203
REG_C	include/machine/pc/pc_rtc.h	/^        REG_C		    = 0x0c, \/\/ Control\/Status Register C$/;"	e	enum:MC146818::__anon80dec0ef0203
REG_D	include/machine/pc/pc_rtc.h	/^        REG_D		    = 0x0d, \/\/ Control\/Status Register D$/;"	e	enum:MC146818::__anon80dec0ef0203
REG_OUT_X_H	include/machine/engine/lsm330.h	/^        REG_OUT_X_H         = 0x29, \/\/ OUT_X_H_A$/;"	e	enum:LSM330::__anon448862b90103
REG_OUT_X_L	include/machine/engine/lsm330.h	/^        REG_OUT_X_L         = 0x28, \/\/ OUT_X_L_A$/;"	e	enum:LSM330::__anon448862b90103
REG_OUT_Y_H	include/machine/engine/lsm330.h	/^        REG_OUT_Y_H         = 0x2b, \/\/ OUT_Y_H_A$/;"	e	enum:LSM330::__anon448862b90103
REG_OUT_Y_L	include/machine/engine/lsm330.h	/^        REG_OUT_Y_L         = 0x2a, \/\/ OUT_Y_L_A$/;"	e	enum:LSM330::__anon448862b90103
REG_OUT_Z_H	include/machine/engine/lsm330.h	/^        REG_OUT_Z_H         = 0x2d, \/\/ OUT_Z_H_A$/;"	e	enum:LSM330::__anon448862b90103
REG_OUT_Z_L	include/machine/engine/lsm330.h	/^        REG_OUT_Z_L         = 0x2c, \/\/ OUT_Z_L_A$/;"	e	enum:LSM330::__anon448862b90103
RELOAD	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        RELOAD  = 0X018, \/\/ Copy of LOAD, writing in this register does not reset VALUE Countd/;"	e	enum:ARM_Timer::__anonbbe195780103
RELOAD_F	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        RELOAD_F    = 1 << 30  \/\/ reload counter without generating an interruption$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390303
RELOAD_VALUE	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        RELOAD_VALUE        = 0$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390403
REQA	include/machine/mifare.h	/^        REQA              = 0x26,    \/\/ Request command, Type A. Invites PICCs in state IDLE t/;"	e	enum:MIFARE::PICC_Command
RESC	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         RESC            = 0x05c,        \/\/ Reset Cause  rw      -$/;"	e	enum:SysCtrl::__anon8ce179ea0103
RESERVED	include/architecture/armv8/armv8_mmu.h	/^            RESERVED            = 0b01  << 0,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
RESET	app/hello/hello_traits.h	/^    RESET = 0x00080000        \/**< reset value *\/$/;"	e	enum:GEM::__anon4cccbbd80603
RESET	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int RESET             = (emulated && armv7) ? 0x00010000 : 0x00080000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
RESET	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int RESET             = 0x00010000; \/\/ QEMU requires the vector tabl/;"	m	struct:Traits	typeref:typename:const unsigned int
RESET	include/machine/pc/pc_rtl8139.h	/^        RESET      = 0x10,      \/\/ CMD$/;"	e	enum:RTL8139::__anon2b7d05ed0203
RESET	include/machine/riscv/riscv_nic.h	/^    RESET = 0x00080000        \/**< reset value *\/$/;"	e	enum:GEM::__anon5ce19f280603
RESET_PEBS	include/architecture/ia32/ia32_pmu.h	/^        RESET_PEBS           = 0x00LLU$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0c03
RESET_SI	include/machine/engine/si7020.h	/^        RESET_SI        = 0xfe, \/\/ Reset$/;"	e	enum:SI7020::__anon3a616d7c0103
RESET_VALUE	include/architecture/ia32/ia32_pmu.h	/^        RESET_VALUE          = 0x00000000$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0d03
RESOURCE_STALLS2_ALL_FL_EMPTY	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS2_ALL_FL_EMPTY                   = 0x5b | (0x0c << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS2_ALL_PRF_CONTROL	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS2_ALL_PRF_CONTROL                = 0x5b | (0x0f << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS2_BOB_FULL	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS2_BOB_FULL                       = 0x5b | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS2_OOO_RSRC	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS2_OOO_RSRC                       = 0x5b | (0x4f << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_ANY	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_ANY                             = 0xa2 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_FCSW	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_FCSW                            = 0xa2 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_LB	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_LB                              = 0xa2 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_MXCSR	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_MXCSR                           = 0xa2 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_OTHER	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_OTHER                           = 0xa2 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_ROB	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_ROB                             = 0xa2 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_RS	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_RS                              = 0xa2 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESOURCE_STALLS_SB	include/architecture/ia32/ia32_pmu.h	/^        RESOURCE_STALLS_SB                              = 0xa2 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RESUME	include/machine/cortex/emote3/emote3_usb.h	/^       RESUME      = 1 << 2, \/\/ Drives resume signaling for remote wakeup$/;"	e	enum:USB_Engine::__anon9b88aa680303
RETRYTESTEN	app/hello/hello_traits.h	/^    RETRYTESTEN = 0x00001000, \/**< Retry test *\/$/;"	e	enum:GEM::__anon4cccbbd80603
RETRYTESTEN	include/machine/riscv/riscv_nic.h	/^    RETRYTESTEN = 0x00001000, \/**< Retry test *\/$/;"	e	enum:GEM::__anon5ce19f280603
REVISION_ID	include/machine/pci.h	/^        REVISION_ID		= 0x08, \/\/  8 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
RE_PIN	include/machine/cortex/emote3/emote3_rs485.h	/^    static const unsigned int RE_PIN  = 5;$/;"	m	class:RS485_Engine	typeref:typename:const unsigned int
RE_PORT	include/machine/cortex/emote3/emote3_rs485.h	/^    static const char RE_PORT = 'C';$/;"	m	class:RS485_Engine	typeref:typename:const char
RFC_OBS_CTRL0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFC_OBS_CTRL0 = 0x1ac, \/\/ Select which signal is represented by OBSSEL_SIG0$/;"	e	enum:CC2538RF::__anon1a159e880303
RFC_OBS_CTRL1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFC_OBS_CTRL1 = 0x1b0, \/\/ Select which signal is represented by OBSSEL_SIG1$/;"	e	enum:CC2538RF::__anon1a159e880303
RFC_OBS_CTRL2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFC_OBS_CTRL2 = 0x1b4, \/\/ Select which signal is represented by OBSSEL_SIG2$/;"	e	enum:CC2538RF::__anon1a159e880303
RFDATA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFDATA  = 0x28,$/;"	e	enum:CC2538RF::__anon1a159e880503
RFD_ACTUAL_COUNT_MASK	include/machine/pc/pc_e100.h	/^        RFD_ACTUAL_COUNT_MASK   = 0x3fff$/;"	e	enum:i8255x::__anon798b6efc0603
RFD_C_MASK	include/machine/pc/pc_e100.h	/^        RFD_C_MASK              = 0x8000, \/* Bit[15] *\/$/;"	e	enum:i8255x::__anon798b6efc0603
RFD_EL_MASK	include/machine/pc/pc_e100.h	/^        RFD_EL_MASK             = 0x8000,$/;"	e	enum:i8255x::__anon798b6efc0503
RFD_EOF_MASK	include/machine/pc/pc_e100.h	/^        RFD_EOF_MASK            = 0x8000,$/;"	e	enum:i8255x::__anon798b6efc0603
RFD_F_MASK	include/machine/pc/pc_e100.h	/^        RFD_F_MASK              = 0x4000,$/;"	e	enum:i8255x::__anon798b6efc0603
RFD_H_MASK	include/machine/pc/pc_e100.h	/^        RFD_H_MASK              = 0x0010,$/;"	e	enum:i8255x::__anon798b6efc0503
RFD_OK_MASK	include/machine/pc/pc_e100.h	/^        RFD_OK_MASK             = 0x2000, \/* Bit[13] *\/$/;"	e	enum:i8255x::__anon798b6efc0603
RFD_SF_MASK	include/machine/pc/pc_e100.h	/^        RFD_SF_MASK             = 0x0008,$/;"	e	enum:i8255x::__anon798b6efc0503
RFD_SIZE_MASK	include/machine/pc/pc_e100.h	/^        RFD_SIZE_MASK           = 0x3fff$/;"	e	enum:i8255x::__anon798b6efc0503
RFD_STATUS_BITS_ALIGN_ERROR	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_ALIGN_ERROR     = 0x400,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_CRC_ERROR	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_CRC_ERROR       = 0x800,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_DMA_OVERRUN	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_DMA_OVERRUN     = 0x100,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_IA_MATCH	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_IA_MATCH        = 0x002,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_MASK	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_MASK    = 0x1fff, \/* Bit[12:0] *\/$/;"	e	enum:i8255x::__anon798b6efc0603
RFD_STATUS_BITS_NO_ADDR_MATCH	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_NO_ADDR_MATCH   = 0x004,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_OUT_SPACE	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_OUT_SPACE       = 0x200,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_RECV_COLLI	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_RECV_COLLI      = 0x001$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_RECV_ERROR	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_RECV_ERROR      = 0x010,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_SHORT_FRAME	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_SHORT_FRAME     = 0x080,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_STATUS_BITS_TYPE_LENGTH	include/machine/pc/pc_e100.h	/^        RFD_STATUS_BITS_TYPE_LENGTH     = 0x020,$/;"	e	enum:i8255x::__anon798b6efc0703
RFD_S_MASK	include/machine/pc/pc_e100.h	/^        RFD_S_MASK              = 0x4000,$/;"	e	enum:i8255x::__anon798b6efc0503
RFERRF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFERRF  = 0x2c,$/;"	e	enum:CC2538RF::__anon1a159e880503
RFERRM	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFERRM        = 0x094,$/;"	e	enum:CC2538RF::__anon1a159e880303
RFF	include/machine/cortex/engine/pl022.h	/^        RFF             = 1 << 3,   \/\/ receive FIFO full                      RO      0x0$/;"	e	enum:PL022::__anone33d9a0b0603
RFID_Reader_Common	include/machine/rfid.h	/^    RFID_Reader_Common() {}$/;"	f	class:RFID_Reader_Common
RFID_Reader_Common	include/machine/rfid.h	/^class RFID_Reader_Common$/;"	c
RFIRQF0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFIRQF0 = 0x34,$/;"	e	enum:CC2538RF::__anon1a159e880503
RFIRQF1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFIRQF1 = 0x30,$/;"	e	enum:CC2538RF::__anon1a159e880503
RFIRQM0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFIRQM0       = 0x08c,$/;"	e	enum:CC2538RF::__anon1a159e880303
RFIRQM1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFIRQM1       = 0x090,$/;"	e	enum:CC2538RF::__anon1a159e880303
RFST	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RFST    = 0x38,         \/\/ RF CSMA-CA\/strobe processor                               /;"	e	enum:CC2538RF::__anon1a159e880503
RF_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        RF_BASE                 = 0x40088000,$/;"	e	enum:Memory_Map::__anon74629cb40103
RG	include/machine/pc/pc_timer.h	/^        RG              = 0x04, \/\/ Rate generator$/;"	e	enum:i8253::__anonb4b1c2070203
RHCR	include/machine/engine/si7020.h	/^        RHCR            = 0x11, \/\/ Read Heater Control Register$/;"	e	enum:SI7020::__anon3a616d7c0103
RH_10B_TEMP_13B	include/machine/engine/si7020.h	/^        RH_10B_TEMP_13B = 0x2, \/\/\/ < 10 bits for RH, 13 bits for Temp$/;"	e	enum:SI7020::__anon3a616d7c0203
RH_11B_TEMP_11B	include/machine/engine/si7020.h	/^        RH_11B_TEMP_11B = 0x3, \/\/\/ < 11 bits for RH, 11 bits for Temp$/;"	e	enum:SI7020::__anon3a616d7c0203
RH_12B_TEMP_14B	include/machine/engine/si7020.h	/^        RH_12B_TEMP_14B = 0x0, \/\/\/ < 12 bits for RH, 14 bits for Temp$/;"	e	enum:SI7020::__anon3a616d7c0203
RH_8B_TEMP_12B	include/machine/engine/si7020.h	/^        RH_8B_TEMP_12B  = 0x1, \/\/\/ < 8  bits for RH, 12 bits for Temp$/;"	e	enum:SI7020::__anon3a616d7c0203
RH_HOLD	include/machine/engine/si7020.h	/^        RH_HOLD         = 0xe5, \/\/ Measure Relative Humidity, Hold Master Mode$/;"	e	enum:SI7020::__anon3a616d7c0103
RH_NOHOLD	include/machine/engine/si7020.h	/^        RH_NOHOLD       = 0xf5, \/\/ Measure Relative Humidity, No Hold Master Mode$/;"	e	enum:SI7020::__anon3a616d7c0103
RI	include/machine/cortex/engine/pl011.h	/^        RI              = 1 <<  8,      \/\/ Ring Indicator               r\/w     0$/;"	e	enum:PL011::__anone33d09690203
RING_AUX_JACK	include/machine/usb.h	/^            RING_AUX_JACK                                = 0x15,$/;"	e	enum:USB_2_0::CDC::BREQUEST
RIS	include/machine/cortex/engine/pl011.h	/^        RIS             = 0x03c,        \/\/ Raw Interrupt Status         ro      0x0000000f$/;"	e	enum:PL011::__anone33d09690103
RIS	include/machine/cortex/engine/pl022.h	/^        RIS    = 0x018,$/;"	e	enum:PL022::__anone33d9a0b0103
RIS	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         RIS             = 0x050,        \/\/ Raw Interrupt Status                              /;"	e	enum:SysCtrl::__anon8ce179ea0103
RIS	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum RIS {                          \/\/ Description                                        /;"	g	class:SysCtrl
RISCV	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
RISING	include/machine/gpio.h	/^        RISING,$/;"	e	enum:GPIO_Common::Edge
RIS_PLLLRIS	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^        RIS_PLLLRIS     = 1 <<  6       \/\/ PLL Lock Raw Interrupt Status                      /;"	e	enum:SysCtrl::RIS
RNE	include/machine/cortex/engine/pl022.h	/^        RNE             = 1 << 2,   \/\/ receive FIFO not empty                 RO      0x0$/;"	e	enum:PL022::__anone33d9a0b0603
RNR	include/machine/pc/pc_e100.h	/^        RNR                  = 0x10, \/* RU not ready *\/$/;"	e	enum:i8255x::__anon798b6efc0303
ROB_MISC_EVENTS_LBR_INSERTS	include/architecture/ia32/ia32_pmu.h	/^        ROB_MISC_EVENTS_LBR_INSERTS 			= 0xcc | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
ROK	include/machine/pc/pc_rtl8139.h	/^        ROK        = 0x01,      \/\/ IMR and ISR$/;"	e	enum:RTL8139::__anon2b7d05ed0203
ROMIS	include/machine/cortex/engine/pl022.h	/^        ROMIS            = 1 << 0,  \/\/ SSIRORINTR masked state                            RO  /;"	e	enum:PL022::__anone33d9a0b0a03
ROM_ADDRESS	include/machine/pci.h	/^        ROM_ADDRESS		= 0x30, \/\/ [11:31] address, [1:10] reserved$/;"	e	enum:PCI_Common::__anon0966c1ce0103
ROM_ADDRESS1	include/machine/pci.h	/^        ROM_ADDRESS1		= 0x38, \/\/ PCI_ROM_ADDRESS for htype 1$/;"	e	enum:PCI_Common::__anon0966c1ce0703
ROM_ADDRESS_MASK	include/machine/pci.h	/^        ROM_ADDRESS_MASK	= ~0x7ffUL$/;"	e	enum:PCI_Common::__anon0966c1ce0603
ROM_API_BASE	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_BASE    = 0x00000048,$/;"	e	enum:eMote3::__anonbf38adf30103
ROM_API_CHIP_ID	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_CHIP_ID    = ROM_API_BASE + 8,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_CRC32	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_CRC32      = ROM_API_BASE + 0,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_FLASH_SIZE	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_FLASH_SIZE = ROM_API_BASE + 4,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_MEMCMP	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_MEMCMP     = ROM_API_BASE + 32,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_MEMCPY	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_MEMCPY     = ROM_API_BASE + 28,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_MEMMOV	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_MEMMOV     = ROM_API_BASE + 36,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_MEMSET	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_MEMSET     = ROM_API_BASE + 24,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_PAGE_ERASE	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_PAGE_ERASE = ROM_API_BASE + 12,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_PROG_FLASH	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_PROG_FLASH = ROM_API_BASE + 16,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_API_REBOOT	include/machine/cortex/emote3/emote3_machine.h	/^        ROM_API_REBOOT     = ROM_API_BASE + 20,$/;"	e	enum:eMote3::__anonbf38adf30203
ROM_BASE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int ROM_BASE          = 0x00200000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ROM_BASE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int ROM_BASE          = 0x00000000;$/;"	m	struct:Traits	typeref:typename:const unsigned int
ROM_BASE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long ROM_BASE         = 0x20400000;                           \/\/ 516/;"	m	struct:Traits	typeref:typename:const unsigned long
ROM_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        ROM_BASE        = 0x2a000000,   \/\/ RX           32KB        Boot ROM$/;"	e	enum:Memory_Map::__anonc1c0cf140103
ROM_TOP	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int ROM_TOP           = 0x0027ffff;   \/\/ 512 KB$/;"	m	struct:Traits	typeref:typename:const unsigned int
ROM_TOP	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int ROM_TOP           = 0x00010000;   \/\/ 64 KB$/;"	m	struct:Traits	typeref:typename:const unsigned int
ROM_TOP	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long ROM_TOP          = 0x3fffffff;                           \/\/ 1 G/;"	m	struct:Traits	typeref:typename:const unsigned long
RORIM	include/machine/cortex/engine/pl022.h	/^        RORIM           = 1 << 0,   \/\/ receive overrun interrupt mask                RW       /;"	e	enum:PL022::__anone33d9a0b0803
RORIS	include/machine/cortex/engine/pl022.h	/^        RORIS            = 1 << 0,  \/\/ SSIRORINTR raw state                            RO     /;"	e	enum:PL022::__anone33d9a0b0903
RO_SYS	include/architecture/armv8/armv8_mmu.h	/^            RO_SYS              = AP2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
RO_USR	include/architecture/armv8/armv8_mmu.h	/^            RO_USR              = (AP2 | AP1),$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
RR	include/scheduler.h	/^    RR(int p = NORMAL, Tn & ... an): Priority(p) {}$/;"	f	class:RR
RR	include/scheduler.h	/^class RR: public Priority$/;"	c
RREG	include/machine/engine/si7020.h	/^        RREG            = 0xe7, \/\/ Read RH\/T User Register 1$/;"	e	enum:SI7020::__anon3a616d7c0103
RRR	include/machine/pc/pc_ic.h	/^        RRR           = 0x0c0,  \/\/ Remote read$/;"	e	enum:APIC::__anon3a300d520703
RS485	include/machine/cortex/cortex_rs485.h	/^    RS485(unsigned int unit = UNIT, unsigned int baud_rate = BAUD_RATE, unsigned int data_bits =/;"	f	class:RS485
RS485	include/machine/cortex/cortex_rs485.h	/^class RS485: private UART, private RS485_Engine$/;"	c
RS485_Common	include/machine/rs485.h	/^    RS485_Common() {}$/;"	f	class:RS485_Common
RS485_Common	include/machine/rs485.h	/^class RS485_Common$/;"	c
RS485_Engine	include/machine/cortex/emote3/emote3_rs485.h	/^    RS485_Engine(): _re(GPIO(RE_PORT, RE_PIN, GPIO::OUT)), _de(GPIO(DE_PORT, DE_PIN, GPIO::OUT))/;"	f	class:RS485_Engine
RS485_Engine	include/machine/cortex/emote3/emote3_rs485.h	/^class RS485_Engine: public RS485_Common$/;"	c
RSHIFT	include/machine/pc/pc_keyboard.h	/^        RSHIFT  = 0x36,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
RSR	include/machine/cortex/engine/pl011.h	/^        RSR             = 0x004,        \/\/ Receive Status               r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
RSSI	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RSSI          = 0x060,$/;"	e	enum:CC2538RF::__anon1a159e880303
RSSI	include/machine/cortex/engine/m95.h	/^    typedef char RSSI;$/;"	t	class:M95	typeref:typename:char
RSSISTAT	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RSSISTAT      = 0x064,   \/\/ RSSI valid status register                                /;"	e	enum:CC2538RF::__anon1a159e880303
RSSI_VALID	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RSSI_VALID = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e880a03
RST	include/machine/cortex/emote3/emote3_usb.h	/^       RST         = 1 << 3, \/\/ Indicates that reset signaling is present on the bus          /;"	e	enum:USB_Engine::__anon9b88aa680303
RS_EVENTS_EMPTY_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        RS_EVENTS_EMPTY_CYCLES                          = 0x5e | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
RTAC_SERIAL	include/utility/pcap.h	/^        RTAC_SERIAL                = 250,$/;"	e	enum:PCAP::Link_Type
RTC	include/machine/cortex/cortex_rtc.h	/^    RTC() {}$/;"	f	class:RTC
RTC	include/machine/cortex/cortex_rtc.h	/^class RTC: public RTC_Common$/;"	c
RTC	include/machine/cortex/emote3/emote3_rtc.h	/^    RTC() {}$/;"	f	class:RTC
RTC	include/machine/cortex/emote3/emote3_rtc.h	/^class RTC: public RTC_Common$/;"	c
RTC	include/machine/pc/pc_rtc.h	/^    RTC() {}$/;"	f	class:RTC
RTC	include/machine/pc/pc_rtc.h	/^class RTC: public RTC_Common, private MC146818$/;"	c
RTC	include/machine/riscv/riscv_rtc.h	/^    RTC() {}$/;"	f	class:RTC
RTC	include/machine/riscv/riscv_rtc.h	/^class RTC: public RTC_Common$/;"	c
RTC	include/machine/rtc.h	/^    RTC() {}$/;"	f	class:RTC
RTC	include/machine/rtc.h	/^class RTC: public RTC_Common$/;"	c
RTCCLK	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long RTCCLK           =    1000000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
RTCCLK	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long RTCCLK           =    1000000;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
RTC_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        RTC_BASE                = 0x10017000, \/\/ PrimeCell PL031 RTC$/;"	e	enum:Memory_Map::__anonea063a4a0103
RTC_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        RTC_BASE        = 0x00101000,   \/\/ Goldfish RTC$/;"	e	enum:Memory_Map::__anond92500800103
RTC_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        RTC_BASE        = 0x17040000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
RTC_Common	include/machine/rtc.h	/^    RTC_Common() {}$/;"	f	class:RTC_Common
RTC_Common	include/machine/rtc.h	/^class RTC_Common$/;"	c
RTC_ID	include/system/types.h	/^    RTC_ID,$/;"	e	enum:__anond508eab70103
RTIM	include/machine/cortex/engine/pl022.h	/^        RTIM            = 1 << 1,   \/\/ receive time-out interrupt mask               RW       /;"	e	enum:PL022::__anone33d9a0b0803
RTL8139	include/machine/pc/pc_rtl8139.h	/^class RTL8139: public NIC<Ethernet>$/;"	c
RTL8139	src/machine/pc/pc_rtl8139_init.cc	/^RTL8139::RTL8139(unsigned int unit, IO_Port io_port, IO_Irq irq, DMA_Buffer * dma_buf)$/;"	f	class:RTL8139	typeref:typename:__BEGIN_SYS
RTMIS	include/machine/cortex/engine/pl022.h	/^        RTMIS            = 1 << 1,  \/\/ SSIRTINTR masked state                             RO  /;"	e	enum:PL022::__anone33d9a0b0a03
RTRIS	include/machine/cortex/engine/pl022.h	/^        RTRIS            = 1 << 1,  \/\/ SSIRTINTR raw state                             RO     /;"	e	enum:PL022::__anone33d9a0b0903
RUNNING	include/process.h	/^        RUNNING,$/;"	e	enum:Thread::State
RUNNING_THREAD	include/system/traits.h	/^    RUNNING_THREAD,$/;"	e	enum:System_Event
RUS_IDLE	include/machine/pc/pc_e100.h	/^        RUS_IDLE             = 0x0$/;"	e	enum:i8255x::__anon798b6efc0403
RUS_MASK	include/machine/pc/pc_e100.h	/^        RUS_MASK             = 0x3c, \/* AND-mask *\/$/;"	e	enum:i8255x::__anon798b6efc0403
RUS_NO_RESOURCES	include/machine/pc/pc_e100.h	/^        RUS_NO_RESOURCES     = 0x2,$/;"	e	enum:i8255x::__anon798b6efc0403
RUS_READY	include/machine/pc/pc_e100.h	/^        RUS_READY            = 0x4,$/;"	e	enum:i8255x::__anon798b6efc0403
RUS_SHIFT	include/machine/pc/pc_e100.h	/^        RUS_SHIFT            = 2,$/;"	e	enum:i8255x::__anon798b6efc0403
RUS_SUSPENDED	include/machine/pc/pc_e100.h	/^        RUS_SUSPENDED        = 0x1,$/;"	e	enum:i8255x::__anon798b6efc0403
RV32	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
RV32_PMU	include/architecture/rv32/rv32_pmu.h	/^    RV32_PMU() {}$/;"	f	class:RV32_PMU
RV32_PMU	include/architecture/rv32/rv32_pmu.h	/^class RV32_PMU: public PMU_Common$/;"	c
RV64	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
RV64_PMU	include/architecture/rv64/rv64_pmu.h	/^    RV64_PMU() {}$/;"	f	class:RV64_PMU
RV64_PMU	include/architecture/rv64/rv64_pmu.h	/^class RV64_PMU: public RV32_PMU$/;"	c
RW_MASK	include/machine/pc/pc_timer.h	/^        RW_MASK         = 0x30, \/\/ Read\/Write (2 bits)$/;"	e	enum:i8253::__anonb4b1c2070203
RW_SYS	include/architecture/armv8/armv8_mmu.h	/^            RW_SYS              = 0b0   << 6,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
RW_USR	include/architecture/armv8/armv8_mmu.h	/^            RW_USR              = AP1,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
RX1024CNT	app/hello/hello_traits.h	/^    RX1024CNT = 0x017C, \/**< Error-free 1024-1518 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX1024CNT	include/machine/riscv/riscv_nic.h	/^    RX1024CNT =$/;"	e	enum:GEM::__anon5ce19f280403
RX128CNT	app/hello/hello_traits.h	/^    RX128CNT = 0x0170,  \/**< Error-free 128-255 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX128CNT	include/machine/riscv/riscv_nic.h	/^    RX128CNT = 0x0170, \/**< Error-free 128-255 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RX1519CNT	app/hello/hello_traits.h	/^    RX1519CNT = 0x0180, \/**< Error-free 1519-max byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX1519CNT	include/machine/riscv/riscv_nic.h	/^    RX1519CNT = 0x0180, \/**< Error-free 1519-max byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RX256CNT	app/hello/hello_traits.h	/^    RX256CNT = 0x0174,  \/**< Error-free 256-512 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX256CNT	include/machine/riscv/riscv_nic.h	/^    RX256CNT = 0x0174, \/**< Error-free 256-512 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RX2RX_TIME_OFF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX2RX_TIME_OFF = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e880e03
RX512CNT	app/hello/hello_traits.h	/^    RX512CNT = 0x0178,  \/**< Error-free 512-1023 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX512CNT	include/machine/riscv/riscv_nic.h	/^    RX512CNT = 0x0178, \/**< Error-free 512-1023 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RX64CNT	app/hello/hello_traits.h	/^    RX64CNT = 0x0168,       \/**< Error-free 64 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX64CNT	include/machine/riscv/riscv_nic.h	/^    RX64CNT = 0x0168,       \/**< Error-free 64 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RX65CNT	app/hello/hello_traits.h	/^    RX65CNT = 0x016C,   \/**< Error-free 65-127 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RX65CNT	include/machine/riscv/riscv_nic.h	/^    RX65CNT = 0x016C,  \/**< Error-free 65-127 byte Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXALIGNCNT	app/hello/hello_traits.h	/^    RXALIGNCNT = 0x019C,     \/**< Alignment Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXALIGNCNT	include/machine/riscv/riscv_nic.h	/^    RXALIGNCNT = 0x019C,     \/**< Alignment Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXBROADCNT	app/hello/hello_traits.h	/^    RXBROADCNT = 0x015C,    \/**< Error-free Broadcast Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXBROADCNT	include/machine/riscv/riscv_nic.h	/^    RXBROADCNT = 0x015C,    \/**< Error-free Broadcast Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXCHKSUMEN	app/hello/hello_traits.h	/^    RXCHKSUMEN = 0x01000000,  \/**< enable RX checksum offload *\/$/;"	e	enum:GEM::__anon4cccbbd80603
RXCHKSUMEN	include/machine/riscv/riscv_nic.h	/^    RXCHKSUMEN = 0x01000000,  \/**< enable RX checksum offload *\/$/;"	e	enum:GEM::__anon5ce19f280603
RXCNT	app/hello/hello_traits.h	/^    RXCNT = 0x0158,         \/**< Error-free Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXCNT	include/machine/riscv/riscv_nic.h	/^    RXCNT = 0x0158,         \/**< Error-free Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXCNT	include/machine/riscv/riscv_uart.h	/^        RXCNT   =    7 << 16,   \/\/ RXCTRL, TXinterrupt threshold (TXWM = (len(FIFO) > RXCNT))$/;"	e	enum:SiFive_UART::__anon08e238ea0203
RXCTRL	include/machine/riscv/riscv_uart.h	/^        RXCTRL  = 0x0c,$/;"	e	enum:SiFive_UART::__anon08e238ea0103
RXD	include/machine/riscv/riscv_uart.h	/^        RXD             = 0,$/;"	e	enum:NS16500A::__anon08e238ea0303
RXD	include/machine/riscv/riscv_uart.h	/^        RXD             = 0x00,$/;"	e	enum:DW8250::__anon08e238ea0503
RXDATA	include/machine/riscv/riscv_spi.h	/^        RXDATA  = 0x4c, \/\/ RX data$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
RXDATA	include/machine/riscv/riscv_uart.h	/^        RXDATA  = 0x04,$/;"	e	enum:SiFive_UART::__anon08e238ea0103
RXDMAE	include/machine/cortex/engine/pl022.h	/^        RXDMAE            = 1 << 0, \/\/ Receive DMA enable                              RW     /;"	e	enum:PL022::__anone33d9a0b0b03
RXE	include/machine/cortex/engine/pl011.h	/^        RXE             = 1 <<  9       \/\/ Receive Enable               r\/w     1$/;"	e	enum:PL011::__anone33d09690403
RXEN	app/hello/hello_traits.h	/^    RXEN = 0x00004,        \/**< Enable receive *\/$/;"	e	enum:GEM::__anon4cccbbd80503
RXEN	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RXEN            = 1 <<  0,      \/\/ Receiver Enable                          r\/w     1$/;"	e	enum:BCM_UART::__anon89c15c740303
RXEN	include/machine/cortex/zynq/zynq_machine.h	/^        RXEN                        = 1 << 2,   \/\/ Receive enable           r\/w     0$/;"	e	enum:Zynq::__anonae32835d0303
RXEN	include/machine/cortex/zynq/zynq_uart.h	/^        RXEN                        = 1 << 2,   \/\/ Receive enable           r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40203
RXEN	include/machine/riscv/riscv_nic.h	/^    RXEN = 0x00004,        \/**< Enable receive *\/$/;"	e	enum:GEM::__anon5ce19f280503
RXEN	include/machine/riscv/riscv_uart.h	/^        RXEN    =    1 <<  0,   \/\/ RXCTRL, RX enable$/;"	e	enum:SiFive_UART::__anon08e238ea0203
RXENABLE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXENABLE      = 0x02c,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXENABLE_SRXMASKBITSET	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXENABLE_SRXMASKBITSET = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e880903
RXENABLE_SRXON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXENABLE_SRXON         = 1 << 7,$/;"	e	enum:CC2538RF::__anon1a159e880903
RXENABLE_STXON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXENABLE_STXON         = 1 << 6,$/;"	e	enum:CC2538RF::__anon1a159e880903
RXFCSCNT	app/hello/hello_traits.h	/^    RXFCSCNT = 0x0190,  \/**< Frame Check Sequence Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXFCSCNT	include/machine/riscv/riscv_nic.h	/^    RXFCSCNT = 0x0190,  \/**< Frame Check Sequence Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXFE	include/machine/cortex/engine/pl011.h	/^        RXFE            = 1 <<  4,      \/\/ Receive FIFO Empty           r\/w     1$/;"	e	enum:PL011::__anone33d09690203
RXFF	include/machine/cortex/engine/pl011.h	/^        RXFF            = 1 <<  6,      \/\/ Receive FIFO Full            r\/w     0$/;"	e	enum:PL011::__anone33d09690203
RXFF_LSR_OVERRUN	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RXFF_LSR_OVERRUN= 1 <<  1,      \/\/ Receiver FIFO Overrun                    ro      0$/;"	e	enum:BCM_UART::__anon89c15c740203
RXFIFO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXFIFO   = 0x000,$/;"	e	enum:CC2538RF::__anon1a159e880103
RXFIFOCNT	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXFIFOCNT     = 0x06c,   \/\/ Number of bytes in RX FIFO                                /;"	e	enum:CC2538RF::__anon1a159e880303
RXFIRST	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXFIRST       = 0x068,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXFIRST_PTR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXFIRST_PTR   = 0x074,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXF_LSR_DR	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RXF_LSR_DR      = 1 <<  0,      \/\/ Receive FIFO Data Ready                  r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740203
RXIM	include/machine/cortex/engine/pl022.h	/^        RXIM            = 1 << 2,   \/\/ receive FIFO interrupt mask                   RW       /;"	e	enum:PL022::__anone33d9a0b0803
RXIPCCNT	app/hello/hello_traits.h	/^    RXIPCCNT = 0x01A8,       \/**< IP header Checksum Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXIPCCNT	include/machine/riscv/riscv_nic.h	/^    RXIPCCNT = 0x01A8,       \/**< IP header Checksum Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXJABCNT	app/hello/hello_traits.h	/^    RXJABCNT = 0x018C,  \/**< Jabbers Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXJABCNT	include/machine/riscv/riscv_nic.h	/^    RXJABCNT = 0x018C,  \/**< Jabbers Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXLAST_PTR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXLAST_PTR    = 0x078,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXLENGTHCNT	app/hello/hello_traits.h	/^    RXLENGTHCNT = 0x0194,    \/**< Length Field Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXLENGTHCNT	include/machine/riscv/riscv_nic.h	/^    RXLENGTHCNT = 0x0194,    \/**< Length Field Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXMARK	include/machine/riscv/riscv_spi.h	/^        RXMARK  = 0x54, \/\/ RX watermark$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
RXMASKCLR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXMASKCLR     = 0x034,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXMASKSET	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXMASKSET     = 0x030,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXMIS	include/machine/cortex/engine/pl022.h	/^        RXMIS            = 1 << 2,  \/\/ SSIRXINTR masked state                              RO /;"	e	enum:PL022::__anone33d9a0b0a03
RXMULTICNT	app/hello/hello_traits.h	/^    RXMULTICNT = 0x0160,    \/**< Error-free Multicast Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXMULTICNT	include/machine/riscv/riscv_nic.h	/^    RXMULTICNT = 0x0160,    \/**< Error-free Multicast Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXOFFS	app/hello/hello_traits.h	/^    RXOFFS = 0x0000C000,      \/**< RX buffer offset *\/$/;"	e	enum:GEM::__anon4cccbbd80603
RXOFFS	include/machine/riscv/riscv_nic.h	/^    RXOFFS = 0x0000C000,      \/**< RX buffer offset *\/$/;"	e	enum:GEM::__anon5ce19f280603
RXORCNT	app/hello/hello_traits.h	/^    RXORCNT = 0x01A4,        \/**< Receive Overrun Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXORCNT	include/machine/riscv/riscv_nic.h	/^    RXORCNT = 0x01A4,        \/**< Receive Overrun Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXOVRCNT	app/hello/hello_traits.h	/^    RXOVRCNT = 0x0188,  \/**< Oversize Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXOVRCNT	include/machine/riscv/riscv_nic.h	/^    RXOVRCNT = 0x0188,  \/**< Oversize Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXP1_PTR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RXP1_PTR      = 0x07c,$/;"	e	enum:CC2538RF::__anon1a159e880303
RXPAUSE	app/hello/hello_traits.h	/^    RXPAUSE = 0x0038,     \/**< RX Pause Time reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXPAUSE	include/machine/riscv/riscv_nic.h	/^    RXPAUSE = 0x0038,     \/**< RX Pause Time reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXPAUSECNT	app/hello/hello_traits.h	/^    RXPAUSECNT = 0x0164,    \/**< Pause Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXPAUSECNT	include/machine/riscv/riscv_nic.h	/^    RXPAUSECNT = 0x0164,    \/**< Pause Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXQ1BASE	app/hello/hello_traits.h	/^    RXQ1BASE = 0x0480,       \/**< RX Q1 Base address reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXQ1BASE	include/machine/riscv/riscv_nic.h	/^    RXQ1BASE = 0x0480,       \/**< RX Q1 Base address reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXQBASE	app/hello/hello_traits.h	/^    RXQBASE = 0x0018,     \/**< RX Q Base address reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXQBASE	include/machine/riscv/riscv_nic.h	/^    RXQBASE = 0x0018,     \/**< RX Q Base address reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXRES	include/machine/cortex/zynq/zynq_machine.h	/^        RXRES                       = 1 << 0,   \/\/ Reset Rx data path       r\/w     0$/;"	e	enum:Zynq::__anonae32835d0303
RXRES	include/machine/cortex/zynq/zynq_uart.h	/^        RXRES                       = 1 << 0,   \/\/ Reset Rx data path       r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40203
RXRESERRCNT	app/hello/hello_traits.h	/^    RXRESERRCNT = 0x01A0,    \/**< Receive Resource Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXRESERRCNT	include/machine/riscv/riscv_nic.h	/^    RXRESERRCNT = 0x01A0,    \/**< Receive Resource Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXRIS	include/machine/cortex/engine/pl022.h	/^        RXRIS            = 1 << 2,  \/\/ SSIRXINTR raw state                              RO    /;"	e	enum:PL022::__anone33d9a0b0903
RXSR	app/hello/hello_traits.h	/^    RXSR = 0x0020,        \/**< RX Status reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXSR	include/machine/riscv/riscv_nic.h	/^    RXSR = 0x0020,        \/**< RX Status reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXSYMBCNT	app/hello/hello_traits.h	/^    RXSYMBCNT = 0x0198,      \/**< Symbol Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXSYMBCNT	include/machine/riscv/riscv_nic.h	/^    RXSYMBCNT = 0x0198,      \/**< Symbol Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXTCPCCNT	app/hello/hello_traits.h	/^    RXTCPCCNT = 0x01AC,      \/**< TCP Checksum Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXTCPCCNT	include/machine/riscv/riscv_nic.h	/^    RXTCPCCNT = 0x01AC,      \/**< TCP Checksum Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXUDPCCNT	app/hello/hello_traits.h	/^    RXUDPCCNT = 0x01B0,      \/**< UDP Checksum Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXUDPCCNT	include/machine/riscv/riscv_nic.h	/^    RXUDPCCNT = 0x01B0,      \/**< UDP Checksum Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXUNDRCNT	app/hello/hello_traits.h	/^    RXUNDRCNT = 0x0184, \/**< Undersize Frames Received Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXUNDRCNT	include/machine/riscv/riscv_nic.h	/^    RXUNDRCNT = 0x0184, \/**< Undersize Frames Received Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXWATERMARK	app/hello/hello_traits.h	/^    RXWATERMARK = 0x007C, \/**< RX watermark reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
RXWATERMARK	include/machine/riscv/riscv_nic.h	/^    RXWATERMARK = 0x007C, \/**< RX watermark reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
RXWM	include/machine/riscv/riscv_spi.h	/^        RXWM    =    1 <<  1    \/\/ IE\/IP, RX water mark$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
RXWM	include/machine/riscv/riscv_uart.h	/^        RXWM    =    1 <<  1    \/\/ IE\/IP, RX water mark$/;"	e	enum:SiFive_UART::__anon08e238ea0203
RX_ACTIVE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX_ACTIVE   = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e881203
RX_BUFFER_SIZE	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int RX_BUFFER_SIZE = (RX_NO_WRAP_SIZE + 16 + 1522 + 3) & ~3;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
RX_BUFS	include/machine/cortex/cortex_ieee802_15_4.h	/^    static const unsigned int RX_BUFS = Traits<IEEE802_15_4_NIC>::RECEIVE_BUFFERS;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:const unsigned int
RX_BUFS	include/machine/pc/pc_e100.h	/^    static const unsigned int RX_BUFS = Traits<E100>::RECEIVE_BUFFERS;$/;"	m	class:E100	typeref:typename:const unsigned int
RX_BUFS	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int RX_BUFS =Traits<PCNet32>::RECEIVE_BUFFERS;$/;"	m	class:PCNet32	typeref:typename:const unsigned int
RX_BUF_ALIGNMENT	app/hello/hello_traits.h	/^    RX_BUF_ALIGNMENT = 4 \/* Minimum buffer alignment when using$/;"	e	enum:GEM::__anon4cccbbd80103
RX_BUF_ALIGNMENT	include/machine/riscv/riscv_nic.h	/^    RX_BUF_ALIGNMENT = 4 \/* Minimum buffer alignment when using$/;"	e	enum:GEM::__anon5ce19f280103
RX_BUF_SIZE	app/hello/hello_traits.h	/^    RX_BUF_SIZE = 1536, \/**< Specify the receive buffer size in bytes, 64, 128,$/;"	e	enum:GEM::__anon4cccbbd80303
RX_BUF_SIZE	include/machine/riscv/riscv_nic.h	/^    RX_BUF_SIZE = 1536, \/**< Specify the receive buffer size in bytes, 64, 128,$/;"	e	enum:GEM::__anon5ce19f280303
RX_BUF_SIZE_JUMBO	app/hello/hello_traits.h	/^    RX_BUF_SIZE_JUMBO = 10240, \/**< Receive buffer size for jumbo frames *\/$/;"	e	enum:GEM::__anon4cccbbd80303
RX_BUF_SIZE_JUMBO	include/machine/riscv/riscv_nic.h	/^    RX_BUF_SIZE_JUMBO = 10240, \/**< Receive buffer size for jumbo frames *\/$/;"	e	enum:GEM::__anon5ce19f280303
RX_BUF_UNIT	app/hello/hello_traits.h	/^    RX_BUF_UNIT =$/;"	e	enum:GEM::__anon4cccbbd80303
RX_BUF_UNIT	include/machine/riscv/riscv_nic.h	/^    RX_BUF_UNIT =$/;"	e	enum:GEM::__anon5ce19f280303
RX_INT_ENABLE	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RX_INT_ENABLE   = 1 <<  1,      \/\/ Enable Receive interrupt, if DLAB=0      ro      0$/;"	e	enum:BCM_UART::__anon89c15c740303
RX_MODE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX_MODE          = 1 << 2,$/;"	e	enum:CC2538RF::__anon1a159e880f03
RX_MODES	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum RX_MODES {$/;"	g	class:CC2538RF
RX_MODE_CYCLIC	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX_MODE_CYCLIC,$/;"	e	enum:CC2538RF::RX_MODES
RX_MODE_NORMAL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX_MODE_NORMAL = 0,$/;"	e	enum:CC2538RF::RX_MODES
RX_MODE_NO_SYMBOL_SEARCH	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX_MODE_NO_SYMBOL_SEARCH,$/;"	e	enum:CC2538RF::RX_MODES
RX_MODE_OUTPUT_TO_IOC	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        RX_MODE_OUTPUT_TO_IOC,$/;"	e	enum:CC2538RF::RX_MODES
RX_NO_WRAP_SIZE	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int RX_NO_WRAP_SIZE = Traits<RTL8139>::RECEIVE_BUFFERS;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
RX_OVERFLOW	include/machine/pc/pc_rtl8139.h	/^        RX_OVERFLOW= 0x10,      \/\/ IMR and ISR$/;"	e	enum:RTL8139::__anon2b7d05ed0203
RX_STAT_IDLE	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RX_STAT_IDLE    = 1 <<  2,      \/\/ Receiver is Idle stat on AUX_MU_STAT     ro      1$/;"	e	enum:BCM_UART::__anon89c15c740203
RX_STAT_LEVEL_FULL	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RX_STAT_LEVEL_FULL = 1 <<  16,  \/\/ Receiver FIFO is Empty                   ro      0$/;"	e	enum:BCM_UART::__anon89c15c740203
RX_STAT_OVERRUN	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        RX_STAT_OVERRUN = 1 <<  4,      \/\/ Receiver Overrun stat on AUX_MU_STAT     ro      1$/;"	e	enum:BCM_UART::__anon89c15c740203
RX_TO_TX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int RX_TO_TX_DELAY = 0;$/;"	m	class:CC2538RF	typeref:typename:const unsigned int
RX_TO_TX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int RX_TO_TX_DELAY = CC2538RF::RX_TO_TX_DELAY;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
Radius	include/utility/geometry.h	/^    using Radius = typename IF<EQUAL<T2, void>::Result, typename Center::Distance, T2>::Result;$/;"	t	struct:Sphere	typeref:typename:IF<EQUAL<T2,void>::Result,typename Center::Distance,T2>::Result
Random	include/utility/random.h	/^class Random$/;"	c
Rank	include/utility/list.h	/^    typedef List_Element_Rank Rank;$/;"	t	namespace:List_Elements	typeref:typename:List_Element_Rank
Rank_Type	include/utility/hash.h	/^    typedef Key Rank_Type;$/;"	t	class:Simple_Hash	typeref:typename:Key
Rank_Type	include/utility/list.h	/^        typedef R Rank_Type;$/;"	t	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:R
Rank_Type	include/utility/list.h	/^        typedef R Rank_Type;$/;"	t	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:R
Rank_Type	include/utility/list.h	/^        typedef R Rank_Type;$/;"	t	class:List_Elements::Doubly_Linked_Typed	typeref:typename:R
Rank_Type	include/utility/list.h	/^        typedef R Rank_Type;$/;"	t	class:List_Elements::Ranked	typeref:typename:R
Rank_Type	include/utility/list.h	/^        typedef R Rank_Type;$/;"	t	class:List_Elements::Singly_Linked_Ordered	typeref:typename:R
Rank_Type	include/utility/list.h	/^    typedef R Rank_Type;$/;"	t	class:Multihead_Scheduling_List	typeref:typename:R
Rank_Type	include/utility/list.h	/^    typedef R Rank_Type;$/;"	t	class:Ordered_List	typeref:typename:R
Rank_Type	include/utility/list.h	/^    typedef R Rank_Type;$/;"	t	class:Scheduling_List	typeref:typename:R
Rank_Type	include/utility/list.h	/^    typedef R Rank_Type;$/;"	t	class:Scheduling_Multilist	typeref:typename:R
Rank_Type	include/utility/list.h	/^    typedef R Rank_Type;$/;"	t	class:Simple_Ordered_List	typeref:typename:R
Ranked	include/utility/list.h	/^        Ranked(const T * o, const R & r = 0): _object(o), _rank(r) {}$/;"	f	class:List_Elements::Ranked
Ranked	include/utility/list.h	/^    class Ranked$/;"	c	namespace:List_Elements
Raspberry_Pi3	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    Raspberry_Pi3() {}$/;"	f	class:Raspberry_Pi3
Raspberry_Pi3	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^class Raspberry_Pi3: private Machine_Common$/;"	c
Raspberry_Pi3	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
RealTimeCnt	include/machine/pc/pc_c905.h	/^    Reg32 RealTimeCnt;$/;"	m	class:C905	typeref:typename:Reg32
Realview_PBX	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    Realview_PBX() {}$/;"	f	class:Realview_PBX
Realview_PBX	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^class Realview_PBX: private Machine_Common$/;"	c
Realview_PBX	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
Reboot	include/machine/cortex/emote3/emote3_machine.h	/^        typedef void (* volatile Reboot) (void);$/;"	t	function:eMote3::reboot	typeref:typename:void (* volatile)(void)
Record	include/utility/predictor.h	/^        Record(const Time & time = 0, const Value & value = 0): _time(time), _value(value) {}$/;"	f	class:Predictor_Common::Record
Record	include/utility/predictor.h	/^        Record(const Value & value=0): _value(value) {}$/;"	f	class:Predictor_Common::Record
Record	include/utility/predictor.h	/^    class Record<ATEMPORAL, Value>$/;"	c	class:Predictor_Common
Record	include/utility/predictor.h	/^    class Record<TEMPORAL, Time, Value>$/;"	c	class:Predictor_Common
Recur	include/system/meta.h	/^    struct Recur$/;"	s	class:ALIST
Recur	include/system/meta.h	/^    struct Recur$/;"	s	class:LIST
Recur	include/system/meta.h	/^    struct Recur: public T1<T>, public ALIST<T2, Tn ...>::template Recur<T>$/;"	s	class:ALIST
Recur	include/system/meta.h	/^    struct Recur: public T1<T>, public ALIST<Tn ...>::template Recur<T>$/;"	s	class:ALIST
Recur	include/system/meta.h	/^    struct Recur: public Tail::Recur::Result$/;"	s	class:LIST
Reference	include/machine/adc.h	/^    enum Reference {$/;"	g	class:ADC_Common
Reg	include/architecture/cpu.h	/^    typedef SWITCH<Traits<CPU>::WORD_SIZE, CASE<16, Reg16, CASE<32, Reg32, CASE<64, Reg64>>>>::R/;"	t	class:CPU_Common
Reg	include/architecture/rv32/rv32_pmu.h	/^    typedef CPU::Reg Reg;$/;"	t	class:RV32_PMU	typeref:typename:CPU::Reg
Reg	include/architecture/rv64/rv64_pmu.h	/^    typedef CPU::Reg Reg;$/;"	t	class:RV64_PMU	typeref:typename:CPU::Reg
Reg	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg Reg;$/;"	t	class:APIC	typeref:typename:CPU::Reg
Reg	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg Reg;$/;"	t	class:IC	typeref:typename:CPU::Reg
Reg	include/machine/riscv/riscv_ic.h	/^    typedef CPU::Reg Reg;$/;"	t	class:CLINT	typeref:typename:CPU::Reg
Reg	include/machine/riscv/riscv_ic.h	/^    typedef CPU::Reg Reg;$/;"	t	class:IC	typeref:typename:CPU::Reg
Reg	src/setup/setup_legacy_pc.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg	src/setup/setup_raspberry_pi3.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg	src/setup/setup_realview_pbx.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg	src/setup/setup_sifive_e.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg	src/setup/setup_sifive_u.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg	src/setup/setup_visionfive2.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg	src/setup/setup_zynq.cc	/^    typedef CPU::Reg Reg;$/;"	t	class:Setup	typeref:typename:CPU::Reg	file:
Reg16	include/architecture/cpu.h	/^    typedef unsigned short Reg16;$/;"	t	class:CPU_Common	typeref:typename:unsigned short
Reg16	include/architecture/ia32/ia32_pmu.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:Intel_PMU_V1	typeref:typename:CPU::Reg16
Reg16	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:CC2538RF	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_c905.h	/^    typedef volatile unsigned short Reg16;$/;"	t	class:C905	typeref:typename:volatile unsigned short
Reg16	include/machine/pc/pc_e100.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:i8255x	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_fpga.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:XAP1052	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:APIC	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:i8259A	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:Am79C970A	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:RTL8139	typeref:typename:CPU::Reg16
Reg16	include/machine/pc/pc_uart.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:NS16550AF	typeref:typename:CPU::Reg16
Reg16	include/machine/pci.h	/^     typedef CPU::Reg16 Reg16;$/;"	t	class:PCI_Common	typeref:typename:CPU::Reg16
Reg16	include/machine/usb.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:USB_2_0	typeref:typename:CPU::Reg16
Reg16	include/utility/pcap.h	/^    typedef CPU::Reg16 Reg16;$/;"	t	class:PCAP	typeref:typename:CPU::Reg16
Reg32	include/architecture/armv7/armv7_pmu.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:ARMv7_A_PMU	typeref:typename:CPU::Reg32
Reg32	include/architecture/cpu.h	/^    typedef IF<Traits<CPU>::WORD_SIZE == 32, unsigned long \/* IPL32 *\/, unsigned int \/* LP64 /;"	t	class:CPU_Common	typeref:typename:IF<Traits<CPU>::WORD_SIZE==32,unsigned long,unsigned int>::Result
Reg32	include/architecture/ia32/ia32_pmu.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Intel_PMU_V1	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/cortex_ic.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:IC	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/cortex_watchdog.h	/^     typedef CPU::Reg32 Reg32;$/;"	t	class:Watchdog	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_adc.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:CC2538_ADC	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_i2c.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:CC2538_I2C	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:CC2538RF	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_ioctrl.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:IOCtrl	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_machine.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:eMote3	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_spi.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SPI_Engine	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_sysctrl.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SysCtrl	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_usb.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:USB_Engine	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/emote3/emote3_watchdog.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Watchdog_Engine	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:ARM_Timer	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:BCM_IC_Common	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:BCM_Mailbox_Timer	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:BCM_Timer	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:BCM_UART	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a9/cp15.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:CP15	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a9/gem.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:GEM	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a9/gic.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:GIC	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:A9_Global_Timer	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:A9_Private_Timer	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_a9/scu.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SCU	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_m3/gptm.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:GPTM	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_m3/nvic.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:NVIC	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_m3/scb.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SCB	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/cortex_m3/systick.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SysTick	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/pl011.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:PL011	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/pl022.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:PL022	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/engine/pl061.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:PL061	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:LM3S811	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SysCtrl	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:IOCtrl	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Raspberry_Pi3	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Realview_PBX	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/zynq/zynq_machine.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Zynq	typeref:typename:CPU::Reg32
Reg32	include/machine/cortex/zynq/zynq_uart.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Zynq_UART_Engine	typeref:typename:CPU::Reg32
Reg32	include/machine/pc/pc_c905.h	/^    typedef volatile unsigned long  Reg32;$/;"	t	class:C905	typeref:typename:volatile unsigned long
Reg32	include/machine/pc/pc_e100.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:i8255x	typeref:typename:CPU::Reg32
Reg32	include/machine/pc/pc_fpga.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:XAP1052	typeref:typename:CPU::Reg32
Reg32	include/machine/pc/pc_machine.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Machine	typeref:typename:CPU::Reg32
Reg32	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:Am79C970A	typeref:typename:CPU::Reg32
Reg32	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:RTL8139	typeref:typename:CPU::Reg32
Reg32	include/machine/pci.h	/^     typedef CPU::Reg32 Reg32;$/;"	t	class:PCI_Common	typeref:typename:CPU::Reg32
Reg32	include/machine/riscv/riscv_ic.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:CLINT	typeref:typename:CPU::Reg32
Reg32	include/machine/riscv/riscv_spi.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SiFive_SPI	typeref:typename:CPU::Reg32
Reg32	include/machine/riscv/riscv_spi.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SiFive_SPI_Engine	typeref:typename:CPU::Reg32
Reg32	include/machine/riscv/riscv_uart.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:DW8250	typeref:typename:CPU::Reg32
Reg32	include/machine/riscv/riscv_uart.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:NS16500A	typeref:typename:CPU::Reg32
Reg32	include/machine/riscv/riscv_uart.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:SiFive_UART	typeref:typename:CPU::Reg32
Reg32	include/utility/pcap.h	/^    typedef CPU::Reg32 Reg32;$/;"	t	class:PCAP	typeref:typename:CPU::Reg32
Reg64	include/architecture/cpu.h	/^    typedef IF<Traits<CPU>::WORD_SIZE == 32, unsigned long long \/* IPL32 *\/, unsigned long \/*/;"	t	class:CPU_Common	typeref:typename:IF<Traits<CPU>::WORD_SIZE==32,unsigned long long,unsigned long>::Result
Reg64	include/architecture/ia32/ia32_pmu.h	/^    typedef CPU::Reg64 Reg64;$/;"	t	class:Intel_PMU_V1	typeref:typename:CPU::Reg64
Reg64	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef CPU::Reg64 Reg64;$/;"	t	class:CC2538RF	typeref:typename:CPU::Reg64
Reg64	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg64 Reg64;$/;"	t	class:APIC	typeref:typename:CPU::Reg64
Reg64	include/machine/riscv/riscv_ic.h	/^    typedef CPU::Reg64 Reg64;$/;"	t	class:CLINT	typeref:typename:CPU::Reg64
Reg8	include/architecture/cpu.h	/^    typedef unsigned char  Reg8;$/;"	t	class:CPU_Common	typeref:typename:unsigned char
Reg8	include/architecture/ia32/ia32_pmu.h	/^    typedef CPU::Reg8  Reg8;$/;"	t	class:Intel_PMU_V1	typeref:typename:CPU::Reg8
Reg8	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:CC2538RF	typeref:typename:CPU::Reg8
Reg8	include/machine/cortex/emote3/emote3_usb.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:USB_Engine	typeref:typename:CPU::Reg8
Reg8	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:BCM_UART	typeref:typename:CPU::Reg8
Reg8	include/machine/cortex/engine/pl011.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:PL011	typeref:typename:CPU::Reg8
Reg8	include/machine/cortex/zynq/zynq_uart.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:Zynq_UART_Engine	typeref:typename:CPU::Reg8
Reg8	include/machine/mifare.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:MIFARE	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_c905.h	/^    typedef volatile unsigned char  Reg8;$/;"	t	class:C905	typeref:typename:volatile unsigned char
Reg8	include/machine/pc/pc_e100.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:i8255x	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_fpga.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:XAP1052	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:APIC	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_ic.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:i8259A	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_pcnet32.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:Am79C970A	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_rtc.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:MC146818	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_rtl8139.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:RTL8139	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_timer.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:i8253	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_timer.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:i8255	typeref:typename:CPU::Reg8
Reg8	include/machine/pc/pc_uart.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:NS16550AF	typeref:typename:CPU::Reg8
Reg8	include/machine/pci.h	/^     typedef CPU::Reg8 Reg8;$/;"	t	class:PCI_Common	typeref:typename:CPU::Reg8
Reg8	include/machine/riscv/riscv_spi.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:SiFive_SPI	typeref:typename:CPU::Reg8
Reg8	include/machine/riscv/riscv_spi.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:SiFive_SPI_Engine	typeref:typename:CPU::Reg8
Reg8	include/machine/riscv/riscv_uart.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:DW8250	typeref:typename:CPU::Reg8
Reg8	include/machine/riscv/riscv_uart.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:NS16500A	typeref:typename:CPU::Reg8
Reg8	include/machine/riscv/riscv_uart.h	/^    typedef CPU::Reg8 Reg8;$/;"	t	class:SiFive_UART	typeref:typename:CPU::Reg8
Region	include/machine/pci.h	/^    struct Region {$/;"	s	class:PCI_Common
Relative_List	include/utility/list.h	/^class Relative_List: public Ordered_List<T, R, El, true> {};$/;"	c
Relative_Queue	include/utility/queue.h	/^class Relative_Queue: public Queue_Wrapper<Relative_List<T, R, El>, false> {};$/;"	c
Request	include/machine/usb.h	/^        class Request$/;"	c	class:USB_2_0::CDC
Request	include/machine/usb.h	/^    class Request$/;"	c	class:USB_2_0
ResetOptions	include/machine/pc/pc_c905.h	/^        Reg16 ResetOptions;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
Reset_Backdoor_Message	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Reset_Backdoor_Message(unsigned char * id) : _header_code(0xbe), _footer_code(0xef), _cr/;"	f	struct:CC2538RF::Reset_Backdoor_Message
Reset_Backdoor_Message	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    struct Reset_Backdoor_Message {$/;"	s	class:CC2538RF
Resolution	include/machine/cortex/emote3/emote3_adc.h	/^    enum Resolution {$/;"	g	class:CC2538_ADC
Result	include/system/meta.h	/^    typedef Nil_Case Result;$/;"	t	class:SWITCH	typeref:typename:Nil_Case
Result	include/system/meta.h	/^    typedef T Result; \/\/ if there is no larger type, return T$/;"	t	struct:LARGER	typeref:typename:T
Result	include/system/meta.h	/^    typedef typename IF<found, typename Case::Type, typename SWITCH<tag, Next_Case>::Result>::Re/;"	t	class:SWITCH	typeref:typename:IF<found,typename Case::Type,typename SWITCH<tag,Next_Case>::Result>::Result
Result	include/system/meta.h	/^    typedef void Result; \/\/ Type T not supported$/;"	t	struct:UNSIGNED	typeref:typename:void
Result	include/system/meta.h	/^    { class Result {}; };$/;"	c	struct:LIST::Recur
Result	include/system/meta.h	/^    { enum { Result = -1 }; };$/;"	e	enum:LIST::Find::__anon97a16dc90d03
Result	include/system/meta.h	/^    { enum { Result = 0 }; };$/;"	e	enum:LIST::Count::__anon97a16dc90e03
Result	include/system/meta.h	/^    { enum { Result = Current }; };$/;"	e	enum:LIST::Find::__anon97a16dc90903
Result	include/system/meta.h	/^    { enum { Result = EQUAL<Head, Type>::Result + Tail::template Count<Type>::Result }; };$/;"	e	enum:LIST::Count::__anon97a16dc90a03
Result	include/system/meta.h	/^    { enum { Result = Tail::template Find<Type, Start, Current + 1>::Result }; };$/;"	e	enum:LIST::Find::__anon97a16dc90803
Result	include/system/meta.h	/^    { typedef Head Result; };$/;"	t	struct:LIST::Get	typeref:typename:Head
Result	include/system/meta.h	/^    { typedef Head Result; };$/;"	t	struct:LIST::Recur	typeref:typename:Head
Result	include/system/meta.h	/^    { typedef typename Tail::template Get<Index, Current + 1>::Result Result; };$/;"	t	struct:LIST::Get	typeref:typename:Tail::template Get<Index,Current+1>::Result
Result	include/system/meta.h	/^    { typedef void Result; };$/;"	t	struct:LIST::Get	typeref:typename:void
Result	include/system/meta.h	/^template<> struct LARGER<bool> { typedef short Result; };$/;"	t	struct:LARGER	typeref:typename:short
Result	include/system/meta.h	/^template<> struct LARGER<char> { typedef short Result; };$/;"	t	struct:LARGER	typeref:typename:short
Result	include/system/meta.h	/^template<> struct LARGER<int> { typedef long long Result; };$/;"	t	struct:LARGER	typeref:typename:long long
Result	include/system/meta.h	/^template<> struct LARGER<long> { typedef long long Result; };$/;"	t	struct:LARGER	typeref:typename:long long
Result	include/system/meta.h	/^template<> struct LARGER<short> { typedef int Result; };$/;"	t	struct:LARGER	typeref:typename:int
Result	include/system/meta.h	/^template<> struct LARGER<unsigned char> { typedef unsigned short Result; };$/;"	t	struct:LARGER	typeref:typename:unsigned short
Result	include/system/meta.h	/^template<> struct LARGER<unsigned int> { typedef unsigned long long Result; };$/;"	t	struct:LARGER	typeref:typename:unsigned long long
Result	include/system/meta.h	/^template<> struct LARGER<unsigned long> { typedef unsigned long long Result; };$/;"	t	struct:LARGER	typeref:typename:unsigned long long
Result	include/system/meta.h	/^template<> struct LARGER<unsigned short> { typedef unsigned int Result; };$/;"	t	struct:LARGER	typeref:typename:unsigned int
Result	include/system/meta.h	/^template<> struct UNSIGNED<char> { typedef unsigned char Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned char
Result	include/system/meta.h	/^template<> struct UNSIGNED<int> { typedef unsigned int Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned int
Result	include/system/meta.h	/^template<> struct UNSIGNED<long long> { typedef unsigned long long Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned long long
Result	include/system/meta.h	/^template<> struct UNSIGNED<long> { typedef unsigned long Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned long
Result	include/system/meta.h	/^template<> struct UNSIGNED<short> { typedef unsigned short Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned short
Result	include/system/meta.h	/^template<> struct UNSIGNED<unsigned char> { typedef unsigned char Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned char
Result	include/system/meta.h	/^template<> struct UNSIGNED<unsigned int> { typedef unsigned int Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned int
Result	include/system/meta.h	/^template<> struct UNSIGNED<unsigned long long> { typedef unsigned long long Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned long long
Result	include/system/meta.h	/^template<> struct UNSIGNED<unsigned long> { typedef unsigned long Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned long
Result	include/system/meta.h	/^template<> struct UNSIGNED<unsigned short> { typedef unsigned short Result; };$/;"	t	struct:UNSIGNED	typeref:typename:unsigned short
Result	include/system/meta.h	/^{ enum { Result = Else }; };$/;"	e	enum:IF_INT::__anon97a16dc90203
Result	include/system/meta.h	/^{ enum { Result = Then }; };$/;"	e	enum:IF_INT::__anon97a16dc90103
Result	include/system/meta.h	/^{ enum { Result = false }; };$/;"	e	enum:EQUAL::__anon97a16dc90503
Result	include/system/meta.h	/^{ enum { Result = true }; };$/;"	e	enum:EQUAL::__anon97a16dc90603
Result	include/system/meta.h	/^{ static const unsigned int  Result = 0; };$/;"	m	struct:SIZEOF	typeref:typename:const unsigned int
Result	include/system/meta.h	/^{ static const unsigned int Result = sizeof(T1) + SIZEOF<Tn ...>::Result ; };$/;"	m	struct:SIZEOF	typeref:typename:const unsigned int
Result	include/system/meta.h	/^{ typedef Else Result; };$/;"	t	struct:IF	typeref:typename:Else
Result	include/system/meta.h	/^{ typedef Then Result; };$/;"	t	struct:IF	typeref:typename:Then
Role	include/machine/i2c.h	/^    enum Role {$/;"	g	class:I2C_Common
RxEarlyThresh	include/machine/pc/pc_c905.h	/^        Reg16 RxEarlyThresh;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
RxFilter	include/machine/pc/pc_c905.h	/^        Reg8  RxFilter;$/;"	m	struct:C905::Window5	typeref:typename:Reg8
RxFree	include/machine/pc/pc_c905.h	/^        Reg16 RxFree;$/;"	m	struct:C905::Window3	typeref:typename:Reg16
RxOverruns	include/machine/pc/pc_c905.h	/^        Reg8  RxOverruns;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
Rx_Desc	include/machine/pc/pc_e100.h	/^    struct Rx_Desc: public Desc {$/;"	s	class:i8255x
Rx_Desc	include/machine/pc/pc_pcnet32.h	/^    struct Rx_Desc: public Desc {$/;"	s	class:Am79C970A
Rx_RFD_AVAILABLE	include/machine/pc/pc_e100.h	/^        Rx_RFD_AVAILABLE = 0x1,$/;"	e	enum:i8255x::tx_rx_status
Rx_RFD_NOT_FILLED	include/machine/pc/pc_e100.h	/^        Rx_RFD_NOT_FILLED = 0x0,$/;"	e	enum:i8255x::tx_rx_status
S	include/architecture/armv7/armv7_mmu.h	/^            S    = 1 << 16,     \/\/ shareable$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
S	include/system/config.h	/^    namespace S {$/;"	n	namespace:EPOS
SAME	include/scheduler.h	/^        SAME        = 0,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0203
SAME	include/system/types.h	/^    SAME,$/;"	e	enum:Power_Mode
SAMPLED_CCA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SAMPLED_CCA = 1 << 3,$/;"	e	enum:CC2538RF::__anon1a159e881203
SANDY_BRIDGE	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
SC0	include/machine/pc/pc_timer.h	/^        SC0             = 0x00, \/\/ counter 0$/;"	e	enum:i8253::__anonb4b1c2070203
SC1	include/machine/pc/pc_timer.h	/^        SC1             = 0x40, \/\/ counter 1$/;"	e	enum:i8253::__anonb4b1c2070203
SC2	include/machine/pc/pc_timer.h	/^        SC2             = 0x80, \/\/ counter 2$/;"	e	enum:i8253::__anonb4b1c2070203
SCB	include/machine/cortex/engine/cortex_m3/scb.h	/^class SCB$/;"	c
SCB_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        SCB_BASE                = 0xe000e000, \/\/ System Control Block$/;"	e	enum:Memory_Map::__anon74629cb40103
SCB_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SCB_BASE                = 0xe000e000, \/\/ System Control Block$/;"	e	enum:Memory_Map::__anona531b8cc0103
SCCP	include/utility/pcap.h	/^        SCCP                       = 142,$/;"	e	enum:PCAP::Link_Type
SCGC0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         SCGC0           = 0x110,        \/\/ Sleep Mode Clock Gating Control Register 0        /;"	e	enum:SysCtrl::__anon8ce179ea0103
SCGC1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         SCGC1           = 0x114,        \/\/ Sleep Mode Clock Gating Control Register 1        /;"	e	enum:SysCtrl::__anon8ce179ea0103
SCGC2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         SCGC2           = 0x118,        \/\/ Sleep Mode Clock Gating Control Register 2        /;"	e	enum:SysCtrl::__anon8ce179ea0103
SCGCGPT	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SCGCGPT         = 0x0c,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SCGCI2C	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SCGCI2C         = 0x3c,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SCGCRFC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SCGCRFC         = 0xac,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SCGCSEC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SCGCSEC         = 0x4c,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SCGCSSI	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SCGCSSI         = 0x1c,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SCGCUART	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SCGCUART        = 0x2c,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SCHEDULER	include/machine/riscv/riscv_timer.h	/^        SCHEDULER,$/;"	e	enum:Timer::__anonea76c46f0103
SCHEDULER	include/machine/timer.h	/^        SCHEDULER,$/;"	e	enum:Timer_Common::Channel
SCKDIV	include/machine/riscv/riscv_spi.h	/^        SCKDIV  = 0x00, \/\/ SCK divider$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
SCKMODE	include/machine/riscv/riscv_spi.h	/^        SCKMODE = 0x04, \/\/ SCK mode$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
SCL_PIN	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned char SCL_PIN = 0;$/;"	m	struct:Traits::Config	typeref:typename:const unsigned char
SCL_PORT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned char SCL_PORT = 'B';$/;"	m	struct:Traits::Config	typeref:typename:const unsigned char
SCR	include/machine/cortex/engine/cortex_m3/scb.h	/^        SCR             = 0xd10,        \/\/ System Control Register                            /;"	e	enum:SCB::__anon31f252560103
SCR	include/machine/pc/pc_uart.h	/^        SCR = 7, \/\/ Scratch 		R\/W$/;"	e	enum:NS16550AF::__anona267e3820103
SCRATCHPAD	include/system/types.h	/^enum Scratchpad_Allocator { SCRATCHPAD };$/;"	e	enum:Scratchpad_Allocator
SCRATCHPAD_ID	include/system/types.h	/^    SCRATCHPAD_ID,$/;"	e	enum:__anond508eab70103
SCROL	include/machine/pc/pc_keyboard.h	/^        SCROL   = 0x46,$/;"	e	enum:PS2_Keyboard::__anondfef52170603
SCROLL	include/machine/pc/pc_keyboard.h	/^        SCROLL          = 0x1,$/;"	e	enum:i8042::__anondfef52170403
SCR_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        SCR_BASE                = 0x400d2000,$/;"	e	enum:Memory_Map::__anon74629cb40103
SCR_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SCR_BASE                = 0x400fe000, \/\/ System Control$/;"	e	enum:Memory_Map::__anona531b8cc0103
SCTP	include/utility/pcap.h	/^        SCTP                       = 248,$/;"	e	enum:PCAP::Link_Type
SCU	include/machine/cortex/engine/cortex_a9/scu.h	/^class SCU$/;"	c
SCU_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SCU_BASE                = 0x1f000000, \/\/ MP Snoop Control Unit$/;"	e	enum:Memory_Map::__anonea063a4a0103
SCU_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SCU_BASE                = 0xf8f00000, \/\/ A9 MP Snoop Control Unit$/;"	e	enum:Memory_Map::__anona1c271de0103
SCU_CONFIG	include/machine/cortex/engine/cortex_a9/scu.h	/^        SCU_CONFIG                  = 0x04,     \/\/ Configuration            r\/w     0x0000000/;"	e	enum:SCU::__anonecba15230103
SCU_CTRL	include/machine/cortex/engine/cortex_a9/scu.h	/^        SCU_CTRL                    = 0x00,     \/\/ Control                  r\/w     0x0000012/;"	e	enum:SCU::__anonecba15230103
SCU_IARSS	include/machine/cortex/engine/cortex_a9/scu.h	/^        SCU_IARSS                   = 0x0c      \/\/ Invalidate All Reg Secure State$/;"	e	enum:SCU::__anonecba15230103
SCU_PSTAT	include/machine/cortex/engine/cortex_a9/scu.h	/^        SCU_PSTAT                   = 0x08,     \/\/ Power Status             r\/w     0x0000000/;"	e	enum:SCU::__anonecba15230103
SCU_SNOOPED_DATA_FROM_OTHER_CPU	include/architecture/armv7/armv7_pmu.h	/^        SCU_SNOOPED_DATA_FROM_OTHER_CPU         = 0xc8,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
SD	include/architecture/rv32/rv32_cpu.h	/^        SD              = 1 << 31,      \/\/ Status Dirty = (FS | XS)$/;"	e	enum:CPU::__anon6a1e4c700103
SD	include/architecture/rv64/rv64_cpu.h	/^        SD              = 1L<< 63       \/\/ Status Dirty = (FS | XS)$/;"	e	enum:CPU::__anon18dc1bda0103
SD0_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SD0_BASE        = 0x3f202000,             \/\/ Custom sdhci controller$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SD0_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SD0_BASE                = 0xe0100000,$/;"	e	enum:Memory_Map::__anona1c271de0103
SD1_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SD1_BASE        = 0x3f300000,             \/\/ Arasan sdhci controller$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SD1_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SD1_BASE                = 0xe0101000,$/;"	e	enum:Memory_Map::__anona1c271de0103
SDA_PIN	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned char SDA_PIN = 1;$/;"	m	struct:Traits::Config	typeref:typename:const unsigned char
SDA_PORT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned char SDA_PORT = 'B';$/;"	m	struct:Traits::Config	typeref:typename:const unsigned char
SDIO0_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SDIO0_BASE      = 0x16010000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SDIO1_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SDIO1_BASE      = 0x16020000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SECOND	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
SECONDARY_BUS	include/machine/pci.h	/^        SECONDARY_BUS		= 0x19, \/\/ Secondary bus number$/;"	e	enum:PCI_Common::__anon0966c1ce0703
SECONDS	include/machine/pc/pc_rtc.h	/^        SECONDS		    = 0x00,$/;"	e	enum:MC146818::__anon80dec0ef0203
SECOND_EXECUTION_UNIT_RETURNS	include/architecture/armv7/armv7_pmu.h	/^        SECOND_EXECUTION_UNIT_RETURNS           = 0x71,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
SECRET_SIZE	include/utility/diffie_hellman.h	/^    static const unsigned int SECRET_SIZE = Cipher::KEY_SIZE;$/;"	m	class:Diffie_Hellman	typeref:typename:const unsigned int
SEC_LATENCY_TIMER	include/machine/pci.h	/^        SEC_LATENCY_TIMER	= 0x1b, \/\/ Latency timer for secondary int.$/;"	e	enum:PCI_Common::__anon0966c1ce0703
SEC_STATUS	include/machine/pci.h	/^        SEC_STATUS		= 0x1e, \/\/ Secondary status register, (bit 14)$/;"	e	enum:PCI_Common::__anon0966c1ce0703
SEGMENT_ID	include/system/types.h	/^    SEGMENT_ID,$/;"	e	enum:__anond508eab70103
SEG_32	include/architecture/ia32/ia32_cpu.h	/^        SEG_32          = 0x40,$/;"	e	enum:CPU::__anon1dc257340503
SEG_4K	include/architecture/ia32/ia32_cpu.h	/^        SEG_4K          = 0x80,$/;"	e	enum:CPU::__anon1dc257340503
SEG_ACC	include/architecture/ia32/ia32_cpu.h	/^        SEG_ACC         = 0x01,$/;"	e	enum:CPU::__anon1dc257340503
SEG_APP_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEG_APP_CODE    = (SEG_PRE  | SEG_NOSYS | SEG_DPL2 | SEG_DPL1 | SEG_CODE | SEG_RW   | SE/;"	e	enum:CPU::__anon1dc257340503
SEG_APP_DATA	include/architecture/ia32/ia32_cpu.h	/^        SEG_APP_DATA    = (SEG_PRE  | SEG_NOSYS | SEG_DPL2 | SEG_DPL1            | SEG_RW   | SE/;"	e	enum:CPU::__anon1dc257340503
SEG_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEG_CODE        = 0x08,$/;"	e	enum:CPU::__anon1dc257340503
SEG_CONF	include/architecture/ia32/ia32_cpu.h	/^        SEG_CONF        = 0x04,$/;"	e	enum:CPU::__anon1dc257340503
SEG_DPL1	include/architecture/ia32/ia32_cpu.h	/^        SEG_DPL1        = 0x20,$/;"	e	enum:CPU::__anon1dc257340503
SEG_DPL2	include/architecture/ia32/ia32_cpu.h	/^        SEG_DPL2        = 0x40,$/;"	e	enum:CPU::__anon1dc257340503
SEG_FLT_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEG_FLT_CODE    = (SEG_PRE  | SEG_NOSYS | SEG_CODE | SEG_RW   | SEG_ACC  ),$/;"	e	enum:CPU::__anon1dc257340503
SEG_FLT_DATA	include/architecture/ia32/ia32_cpu.h	/^        SEG_FLT_DATA    = (SEG_PRE  | SEG_NOSYS | SEG_RW   | SEG_ACC  ),$/;"	e	enum:CPU::__anon1dc257340503
SEG_IDT_ENTRY	include/architecture/ia32/ia32_cpu.h	/^        SEG_IDT_ENTRY   = (SEG_PRE  | SEG_INT   | SEG_DPL2 | SEG_DPL1 ),$/;"	e	enum:CPU::__anon1dc257340503
SEG_INT	include/architecture/ia32/ia32_cpu.h	/^        SEG_INT         = 0x0e,$/;"	e	enum:CPU::__anon1dc257340503
SEG_NOSYS	include/architecture/ia32/ia32_cpu.h	/^        SEG_NOSYS       = 0x10,$/;"	e	enum:CPU::__anon1dc257340503
SEG_PRE	include/architecture/ia32/ia32_cpu.h	/^        SEG_PRE         = 0x80,$/;"	e	enum:CPU::__anon1dc257340503
SEG_RW	include/architecture/ia32/ia32_cpu.h	/^        SEG_RW          = 0x02,$/;"	e	enum:CPU::__anon1dc257340503
SEG_SYS_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEG_SYS_CODE    = (SEG_PRE  | SEG_NOSYS | SEG_CODE | SEG_RW   | SEG_ACC  ),$/;"	e	enum:CPU::__anon1dc257340503
SEG_SYS_DATA	include/architecture/ia32/ia32_cpu.h	/^        SEG_SYS_DATA    = (SEG_PRE  | SEG_NOSYS | SEG_RW   | SEG_ACC  ),$/;"	e	enum:CPU::__anon1dc257340503
SEG_TRAP	include/architecture/ia32/ia32_cpu.h	/^        SEG_TRAP        = 0x0f,$/;"	e	enum:CPU::__anon1dc257340503
SEG_TSS	include/architecture/ia32/ia32_cpu.h	/^        SEG_TSS         = 0x09,$/;"	e	enum:CPU::__anon1dc257340503
SEG_TSS0	include/architecture/ia32/ia32_cpu.h	/^        SEG_TSS0        = (SEG_PRE  | SEG_TSS   | SEG_DPL2 | SEG_DPL1 )$/;"	e	enum:CPU::__anon1dc257340503
SEI	include/architecture/rv32/rv32_cpu.h	/^        SEI             = 1 << 9,       \/\/ Supervisor External Interrupt$/;"	e	enum:CPU::__anon6a1e4c700203
SEI	include/architecture/rv64/rv64_cpu.h	/^        SEI             = 1 << 9,       \/\/ Supervisor External Interrupt$/;"	e	enum:CPU::__anon18dc1bda0203
SELECTIVE_RESET	include/machine/pc/pc_e100.h	/^        SELECTIVE_RESET = 0x0002,$/;"	e	enum:i8255x::port
SELECT_IRR	include/machine/pc/pc_ic.h	/^        SELECT_IRR  = 0x0a,$/;"	e	enum:i8259A::__anon3a300d520203
SELECT_ISR	include/machine/pc/pc_ic.h	/^        SELECT_ISR  = 0x0b,$/;"	e	enum:i8259A::__anon3a300d520203
SELECT_MASK	include/machine/pc/pc_timer.h	/^        SELECT_MASK     = 0xc0, \/\/ Select Counter (2 bits)$/;"	e	enum:i8253::__anonb4b1c2070203
SELFTEST	include/machine/pc/pc_e100.h	/^        SELFTEST        = 0x0001,$/;"	e	enum:i8255x::port
SEL_APP_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEL_APP_CODE  = (GDT_APP_CODE << 3)  | PL_APP,$/;"	e	enum:CPU::__anon1dc257340703
SEL_APP_DATA	include/architecture/ia32/ia32_cpu.h	/^        SEL_APP_DATA  = (GDT_APP_DATA << 3)  | PL_APP,$/;"	e	enum:CPU::__anon1dc257340703
SEL_CL1	include/machine/mifare.h	/^        SEL_CL1           = 0x93,    \/\/ Anti collision\/Select, Cascade Level 1$/;"	e	enum:MIFARE::PICC_Command
SEL_CL2	include/machine/mifare.h	/^        SEL_CL2           = 0x95,    \/\/ Anti collision\/Select, Cascade Level 2$/;"	e	enum:MIFARE::PICC_Command
SEL_CL3	include/machine/mifare.h	/^        SEL_CL3           = 0x97,    \/\/ Anti collision\/Select, Cascade Level 3$/;"	e	enum:MIFARE::PICC_Command
SEL_FLT_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEL_FLT_CODE  = (GDT_FLT_CODE << 3)  | PL_SYS,$/;"	e	enum:CPU::__anon1dc257340703
SEL_FLT_DATA	include/architecture/ia32/ia32_cpu.h	/^        SEL_FLT_DATA  = (GDT_FLT_DATA << 3)  | PL_SYS,$/;"	e	enum:CPU::__anon1dc257340703
SEL_MAIR_ATTR0	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR0      = 0b00  << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR1	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR1      = 0b01  << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR2	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR2      = 0b10  << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR3	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR3      = 0b11  << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR4	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR4      = 0b100 << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR5	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR5      = 0b101 << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR6	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR6      = 0b110 << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_MAIR_ATTR7	include/architecture/armv8/armv8_mmu.h	/^            SEL_MAIR_ATTR7      = 0b111 << 2,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SEL_SYS_CODE	include/architecture/ia32/ia32_cpu.h	/^        SEL_SYS_CODE  = (GDT_SYS_CODE << 3)  | PL_SYS,$/;"	e	enum:CPU::__anon1dc257340703
SEL_SYS_DATA	include/architecture/ia32/ia32_cpu.h	/^        SEL_SYS_DATA  = (GDT_SYS_DATA << 3)  | PL_SYS,$/;"	e	enum:CPU::__anon1dc257340703
SEL_TSS0	include/architecture/ia32/ia32_cpu.h	/^        SEL_TSS0      = (GDT_TSS0     << 3)  | PL_SYS$/;"	e	enum:CPU::__anon1dc257340703
SEMAPHORE_ID	include/system/types.h	/^    SEMAPHORE_ID,$/;"	e	enum:__anond508eab70103
SEND	app/hello/hello_traits.h	/^    SEND = 1,$/;"	e	enum:GEM::__anon4cccbbd80203
SEND	include/machine/riscv/riscv_nic.h	/^    SEND = 1,$/;"	e	enum:GEM::__anon5ce19f280203
SEND_BREAK	include/machine/usb.h	/^            SEND_BREAK                                   = 0x23,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SEND_BUFFERS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int SEND_BUFFERS = 4; \/\/ per unit$/;"	m	struct:Traits	typeref:typename:const unsigned int
SEND_BUFFERS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int SEND_BUFFERS = 64; \/\/ per unit$/;"	m	struct:Traits	typeref:typename:const unsigned int
SEND_ENCAPSULATED_COMMAND	include/machine/usb.h	/^            SEND_ENCAPSULATED_COMMAND                    = 0x00,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SEND_PULSE	include/machine/usb.h	/^            SEND_PULSE                                   = 0x13,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SERIALIZE	include/system/meta.h	/^inline void SERIALIZE(char * buf, int index) {}$/;"	f	typeref:typename:void
SERIALIZE	include/system/meta.h	/^void SERIALIZE(char * buf, int index, const T & a) {$/;"	f	typeref:typename:void
SERIALIZE	include/system/meta.h	/^void SERIALIZE(char * buf, int index, const T & a, const Tn & ... an) {$/;"	f	typeref:typename:void
SETUP	include/machine/cortex/cortex_memory_map.h	/^        SETUP           = Traits<Machine>::SETUP,$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
SETUP	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int SETUP             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SETUP	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int SETUP             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SETUP	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int SETUP             = library ? NOT_USED : RESET;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SETUP	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int SETUP             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SETUP	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int SETUP             = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SETUP	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SETUP           = Traits<Machine>::SETUP,$/;"	e	enum:Memory_Map::__anona81ccb260103
SETUP	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int SETUP             = 0x00100000;   \/\/ 1 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
SETUP	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SETUP           = Traits<Machine>::SETUP,$/;"	e	enum:Memory_Map::__anona1c77a600103
SETUP	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long SETUP            = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
SETUP	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SETUP           = Traits<Machine>::SETUP,$/;"	e	enum:Memory_Map::__anond92500800103
SETUP	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long SETUP            = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
SETUP	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SETUP           = Traits<Machine>::SETUP,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SETUP	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long SETUP            = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
SETUP	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SETUP            = Memory_Map::SETUP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SETUP	src/setup/setup_raspberry_pi3.cc	/^    static const unsigned long SETUP            = Memory_Map::SETUP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SETUP	src/setup/setup_sifive_e.cc	/^    static const unsigned long SETUP            = Memory_Map::SETUP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SETUP	src/setup/setup_sifive_u.cc	/^    static const unsigned long SETUP            = Memory_Map::SETUP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SETUP	src/setup/setup_visionfive2.cc	/^    static const unsigned long SETUP            = Memory_Map::SETUP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SET_ADDRESS	include/machine/usb.h	/^        SET_ADDRESS       = 5,$/;"	e	enum:USB_2_0::BREQUEST
SET_ATM_DATA_FORMAT	include/machine/usb.h	/^            SET_ATM_DATA_FORMAT                          = 0x50,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_ATM_DEFAULT_VC	include/machine/usb.h	/^            SET_ATM_DEFAULT_VC                           = 0x52,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_AUX_LINE_STATE	include/machine/usb.h	/^            SET_AUX_LINE_STATE                           = 0x10,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_COMM_FEATURE	include/machine/usb.h	/^            SET_COMM_FEATURE                             = 0x02,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_CONFIGURATION	include/machine/usb.h	/^        SET_CONFIGURATION = 9,$/;"	e	enum:USB_2_0::BREQUEST
SET_CONTROL_LINE_STATE	include/machine/usb.h	/^            SET_CONTROL_LINE_STATE                       = 0x22,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_CRC_MODE	include/machine/usb.h	/^            SET_CRC_MODE                                 = 0x8A,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_DESCRIPTOR	include/machine/usb.h	/^        SET_DESCRIPTOR    = 7,$/;"	e	enum:USB_2_0::BREQUEST
SET_ETHERNET_MULTICAST_FILTERS	include/machine/usb.h	/^            SET_ETHERNET_MULTICAST_FILTERS               = 0x40,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_ETHERNET_PACKET_FILTER	include/machine/usb.h	/^            SET_ETHERNET_PACKET_FILTER                   = 0x43,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_ETHERNET_POWER_MANAGEMENT_PATTERN_FILTER	include/machine/usb.h	/^            SET_ETHERNET_POWER_MANAGEMENT_PATTERN_FILTER = 0x41,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_FEATURE	include/machine/usb.h	/^        SET_FEATURE       = 3,$/;"	e	enum:USB_2_0::BREQUEST
SET_HOOK_STATE	include/machine/usb.h	/^            SET_HOOK_STATE                               = 0x11,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_INTERFACE	include/machine/usb.h	/^        SET_INTERFACE     = 11,$/;"	e	enum:USB_2_0::BREQUEST
SET_LEDS	include/machine/pc/pc_keyboard.h	/^        SET_LEDS        = 0xed,$/;"	e	enum:i8042::__anondfef52170303
SET_LINE_CODING	include/machine/usb.h	/^            SET_LINE_CODING                              = 0x20,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_LINE_PARMS	include/machine/usb.h	/^            SET_LINE_PARMS                               = 0x34,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_MAX_DATAGRAM_SIZE	include/machine/usb.h	/^            SET_MAX_DATAGRAM_SIZE                        = 0x88,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_NET_ADDRESS	include/machine/usb.h	/^            SET_NET_ADDRESS                              = 0x82,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_NTB_FORMAT	include/machine/usb.h	/^            SET_NTB_FORMAT                               = 0x84,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_NTB_INPUT_SIZE	include/machine/usb.h	/^            SET_NTB_INPUT_SIZE                           = 0x86,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_OPERATION_PARMS	include/machine/usb.h	/^            SET_OPERATION_PARMS                          = 0x32,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_PULSE_TIME	include/machine/usb.h	/^            SET_PULSE_TIME                               = 0x14,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_RATE	include/machine/pc/pc_keyboard.h	/^        SET_RATE        = 0xf3,$/;"	e	enum:i8042::__anondfef52170303
SET_RINGER_PARMS	include/machine/usb.h	/^            SET_RINGER_PARMS                             = 0x30,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SET_RXENMASK_ON_TX	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SET_RXENMASK_ON_TX = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e881103
SET_UNIT_PARAMETER	include/machine/usb.h	/^            SET_UNIT_PARAMETER                           = 0x37,$/;"	e	enum:USB_2_0::CDC::BREQUEST
SFD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SFD         = 1 << 5,$/;"	e	enum:CC2538RF::__anon1a159e881203
SFLUSHRX	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SFLUSHRX    = 0xdd,$/;"	e	enum:CC2538RF::__anon1a159e880803
SFLUSHTX	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SFLUSHTX    = 0xde,$/;"	e	enum:CC2538RF::__anon1a159e880803
SFR	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SFR      = 0x800,$/;"	e	enum:CC2538RF::__anon1a159e880103
SGMIIEN	app/hello/hello_traits.h	/^    SGMIIEN = 0x08000000,     \/**< SGMII Enable *\/$/;"	e	enum:GEM::__anon4cccbbd80603
SGMIIEN	include/machine/riscv/riscv_nic.h	/^    SGMIIEN = 0x08000000,     \/**< SGMII Enable *\/$/;"	e	enum:GEM::__anon5ce19f280603
SHCSR	include/machine/cortex/engine/cortex_m3/scb.h	/^        SHCSR           = 0xd24,        \/\/ System Handler Control and State Register          /;"	e	enum:SCB::__anon31f252560103
SHIFT	include/machine/pc/pc_keyboard.h	/^        SHIFT   = 0x02,$/;"	e	enum:PS2_Keyboard::__anondfef52170503
SHORT_ADDR0	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SHORT_ADDR0 = 0xd0,$/;"	e	enum:CC2538RF::__anon1a159e880203
SHORT_ADDR1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SHORT_ADDR1 = 0xd4,$/;"	e	enum:CC2538RF::__anon1a159e880203
SHPR1	include/machine/cortex/engine/cortex_m3/scb.h	/^        SHPR1           = 0xd18,        \/\/ System Handlers 4-7 Priority                       /;"	e	enum:SCB::__anon31f252560103
SHPR2	include/machine/cortex/engine/cortex_m3/scb.h	/^        SHPR2           = 0xd1c,        \/\/ System Handlers 8-11 Priority                      /;"	e	enum:SCB::__anon31f252560103
SHPR3	include/machine/cortex/engine/cortex_m3/scb.h	/^        SHPR3           = 0xd20,        \/\/ System Handlers 12-15 Priority                     /;"	e	enum:SCB::__anon31f252560103
SI	include/machine/pc/pc_e100.h	/^        SI            = 0x0200, \/* Bit[25] (Bit[10] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SI7020	include/machine/engine/si7020.h	/^    SI7020(I2C * i2c): _i2c(i2c) {}$/;"	f	class:SI7020
SI7020	include/machine/engine/si7020.h	/^class SI7020$/;"	c
SI7020_UNIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int SI7020_UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SIE	include/architecture/rv32/rv32_cpu.h	/^        SIE             = 1 <<  1,      \/\/ Supervisor Interrupts Enabled$/;"	e	enum:CPU::__anon6a1e4c700103
SIE	include/architecture/rv64/rv64_cpu.h	/^        SIE             = 1 <<  1,      \/\/ Supervisor Interrupts Enabled$/;"	e	enum:CPU::__anon18dc1bda0103
SIGNAL	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum SIGNAL {                       \/\/ Description$/;"	g	class:CC2538RF
SIGNAL_DEMOD_CCA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_DEMOD_CCA        = 0x0d, \/\/ Clear channel assessment. See FSMSTAT1 register for/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_FFCTRL_FIFO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_FFCTRL_FIFO      = 0x12, \/\/ Pin is high when one or more bytes are in the RXFIF/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_FFCTRL_FIFOP	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_FFCTRL_FIFOP     = 0x13, \/\/ Pin is high when the number of bytes in the RXFIFO /;"	e	enum:CC2538RF::SIGNAL
SIGNAL_HIGH	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_HIGH             = 0x01, \/\/ 1 Constant value$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_LNA_PD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_LNA_PD           = 0x2a, \/\/ LNA power-down signal$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_LOCK_STATUS	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_LOCK_STATUS      = 0x19, \/\/ 1 when PLL is in lock, otherwise 0$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_LOW	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_LOW              = 0x00, \/\/ 0 Constant value$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_PACKET_DONE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_PACKET_DONE      = 0x14, \/\/ A complete frame has been received. I.e.,$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_PA_PD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_PA_PD            = 0x28, \/\/ Power amplifier power-down signal$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RFC_RAND_I	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RFC_RAND_I       = 0x18, \/\/ Random data output from the I channel of the receiv/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RFC_RAND_Q	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RFC_RAND_Q       = 0x17, \/\/ Random data output from the Q channel of the receiv/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RFC_SNIFF_CLK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RFC_SNIFF_CLK    = 0x09, \/\/ 250kHz clock for packet sniffer data.$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RFC_SNIFF_DATA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RFC_SNIFF_DATA   = 0x08, \/\/ Data from packet sniffer. Sample data on rising edg/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RFC_XOR_RAND_I_Q	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RFC_XOR_RAND_I_Q = 0x16, \/\/ XOR between I and Q random outputs. Updated at 8 MH/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RSSI_VALID	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RSSI_VALID       = 0x0c, \/\/ Pin is high when the RSSI value has been$/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_RX_ACTIVE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_RX_ACTIVE        = 0x11, \/\/ Indicates that FFCTRL is in one of the RX states. A/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_SAMPLED_CCA	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_SAMPLED_CCA      = 0x0e, \/\/ A sampled version of the CCA bit from demodulator. /;"	e	enum:CC2538RF::SIGNAL
SIGNAL_SFD_SYNC	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_SFD_SYNC         = 0x0f, \/\/ Pin is high when a SFD has been received or transmi/;"	e	enum:CC2538RF::SIGNAL
SIGNAL_TX_ACTIVE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SIGNAL_TX_ACTIVE        = 0x10, \/\/ Indicates that FFCTRL is in one of the TX states. A/;"	e	enum:CC2538RF::SIGNAL
SIMB_CNA_MASK	include/machine/pc/pc_e100.h	/^        SIMB_CNA_MASK = 0x2000, \/* Bit[29] (Bit[13] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SIMB_CX_MASK	include/machine/pc/pc_e100.h	/^        SIMB_CX_MASK  = 0x8000, \/* Bit[31] (Bit[15] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SIMB_ER_MASK	include/machine/pc/pc_e100.h	/^        SIMB_ER_MASK  = 0x0800, \/* Bit[27] (Bit[11] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SIMB_FCP_MASK	include/machine/pc/pc_e100.h	/^        SIMB_FCP_MASK = 0x0400, \/* Bit[26] (Bit[10] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SIMB_FR_MASK	include/machine/pc/pc_e100.h	/^        SIMB_FR_MASK  = 0x4000, \/* Bit[30] (Bit[14] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SIMB_RNR_MASK	include/machine/pc/pc_e100.h	/^        SIMB_RNR_MASK = 0x1000, \/* Bit[28] (Bit[12] of upper word) *\/$/;"	e	enum:i8255x::__anon798b6efc0203
SIMD_FP_256_PACKED_DOUBLE	include/architecture/ia32/ia32_pmu.h	/^        SIMD_FP_256_PACKED_DOUBLE                       = 0x11 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
SIMD_FP_256_PACKED_SINGLE	include/architecture/ia32/ia32_pmu.h	/^        SIMD_FP_256_PACKED_SINGLE                       = 0x11 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
SIMD_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    SIMD_INSTRUCTIONS_RETIRED,$/;"	e	enum:PMU_Event
SINGLE_ENDED_ADC0	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC0 = 0,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC1	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC1 = 1,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC2	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC2 = 2,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC3	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC3 = 3,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC4	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC4 = 4,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC5	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC5 = 5,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC6	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC6 = 6,$/;"	e	enum:CC2538_ADC::Channel
SINGLE_ENDED_ADC7	include/machine/cortex/emote3/emote3_adc.h	/^        SINGLE_ENDED_ADC7 = 7,$/;"	e	enum:CC2538_ADC::Channel
SIRQ	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        SIRQ            = 0     \/\/ Secure mode IRQ Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390503
SITA	include/utility/pcap.h	/^        SITA                       = 196,$/;"	e	enum:PCAP::Link_Type
SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int SIZE = 96 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SIZE	include/machine/pc/pc_scratchpad.h	/^    static const unsigned int SIZE = Traits<Scratchpad>::SIZE;$/;"	m	class:Scratchpad	typeref:typename:const unsigned int
SIZE	include/utility/array.h	/^    static const unsigned int SIZE = N * sizeof(T);$/;"	m	class:Array	typeref:typename:const unsigned int
SIZE	include/utility/bitmap.h	/^    static const unsigned int SIZE = (BITS + BPI - 1) \/ BPI;$/;"	m	class:Bitmap	typeref:typename:const unsigned int
SIZE	include/utility/buffer.h	/^    static const unsigned int SIZE = N_ELEMENTS * sizeof(T);$/;"	m	class:Circular_Buffer	typeref:typename:const unsigned int
SIZEOF	include/system/meta.h	/^struct SIZEOF$/;"	s
SIZEOF	include/system/meta.h	/^struct SIZEOF<T1, Tn ...>$/;"	s
SIZE_MASK	include/machine/pc/pc_e100.h	/^            SIZE_MASK   =   0x7fff, \/\/ Take into account half word$/;"	e	enum:i82559ER::Transmit_Buffer_Descriptor::__anon798b6efc0903
SIZE_MAX	include/machine/mifare.h	/^        static const unsigned int SIZE_MAX = 10;$/;"	m	class:MIFARE::UID	typeref:typename:const unsigned int
SLAVE	include/machine/i2c.h	/^        SLAVE,$/;"	e	enum:I2C_Common::Role
SLAVE	include/machine/pc/pc_ic.h	/^        SLAVE       = 0xa0,$/;"	e	enum:i8259A::__anon3a300d520103
SLAVE	include/machine/spi.h	/^        SLAVE,$/;"	e	enum:SPI_Common::Mode
SLAVE_CMD	include/machine/pc/pc_ic.h	/^        SLAVE_CMD   = SLAVE,$/;"	e	enum:i8259A::__anon3a300d520103
SLAVE_DAT	include/machine/pc/pc_ic.h	/^        SLAVE_DAT   = SLAVE + 1$/;"	e	enum:i8259A::__anon3a300d520103
SLAVE_OD	include/machine/spi.h	/^        SLAVE_OD$/;"	e	enum:SPI_Common::Mode
SLCR_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        SLCR_BASE                   = 0xF8000000,$/;"	e	enum:Zynq::__anonae32835d0103
SLCR_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SLCR_BASE               = 0xf8000000,$/;"	e	enum:Memory_Map::__anona1c271de0103
SLCR_LOCK	include/machine/cortex/zynq/zynq_machine.h	/^        SLCR_LOCK                   = 0x004,    \/\/ Lock the SLCR$/;"	e	enum:Zynq::__anonae32835d0703
SLCR_UNLOCK	include/machine/cortex/zynq/zynq_machine.h	/^        SLCR_UNLOCK                 = 0x008,    \/\/ Unlock the SLCR$/;"	e	enum:Zynq::__anonae32835d0703
SLEEP	include/system/types.h	/^    SLEEP,$/;"	e	enum:Power_Mode
SLEEPDEEP	include/machine/cortex/engine/cortex_m3/scb.h	/^        SLEEPDEEP = 1 << 2,             \/\/ Makes the chip will enter power modes in accordance$/;"	e	enum:SCB::__anon31f252560403
SLEEP_TO_RX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int SLEEP_TO_RX_DELAY = 194;$/;"	m	class:CC2538RF	typeref:typename:const unsigned int
SLEEP_TO_RX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int SLEEP_TO_RX_DELAY = CC2538RF::SLEEP_TO_RX_DELAY;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
SLEEP_TO_TX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int SLEEP_TO_TX_DELAY = 194;$/;"	m	class:CC2538RF	typeref:typename:const unsigned int
SLEEP_TO_TX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int SLEEP_TO_TX_DELAY = CC2538RF::SLEEP_TO_TX_DELAY;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
SLIP	include/utility/pcap.h	/^        SLIP                       = 8,$/;"	e	enum:PCAP::Link_Type
SLOTTED_ACK	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SLOTTED_ACK    = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e880e03
SLR	include/machine/cortex/engine/pl061.h	/^        SLR             = 0x518,        \/\/ Slew Rate Control Select             rw      0x0000/;"	e	enum:PL061::__anone33fc74e0103
SMI	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SMI                             = 48,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
SMOD	include/system/config.h	/^#define SMOD /;"	d
SMP	include/architecture/armv7/armv7_cpu.h	/^        SMP             = 1 << 6, \/\/ Core is taking part in the SMP coherence protocol$/;"	e	enum:ARMv7_A::__anon9ce72cf00803
SNGLCOLLCNT	app/hello/hello_traits.h	/^    SNGLCOLLCNT = 0x0138,   \/**< Single Collision Frame Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
SNGLCOLLCNT	include/machine/riscv/riscv_nic.h	/^    SNGLCOLLCNT = 0x0138,   \/**< Single Collision Frame Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
SNPI_NONE	include/architecture/ia32/ia32_pmu.h	/^      SNPI_NONE      = 0x0080000000LLU, \/\/ bit 31 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
SNP_MISS	include/architecture/ia32/ia32_pmu.h	/^      SNP_MISS       = 0x0200000000LLU, \/\/ bit 33 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
SNP_NOT_NEEDED	include/architecture/ia32/ia32_pmu.h	/^      SNP_NOT_NEEDED = 0x0100000000LLU, \/\/ bit 32 RSPNS_SNOOP$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0f03
SOD	include/machine/cortex/engine/pl022.h	/^        SOD             = 1 << 3,   \/\/ slave mode output disable              RW      0x00$/;"	e	enum:PL022::__anone33d9a0b0403
SOFTWARE_JAVA_BYTECODE_EXECUTED	include/architecture/armv7/armv7_pmu.h	/^        SOFTWARE_JAVA_BYTECODE_EXECUTED         = 0x41,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
SOFTWARE_RESET	include/machine/pc/pc_e100.h	/^        SOFTWARE_RESET  = 0x0000,$/;"	e	enum:i8255x::port
SOFT_INT	include/machine/pc/pc_ic.h	/^    static const unsigned int SOFT_INT = HARD_INT + IRQS;$/;"	m	class:i8259A	typeref:typename:const unsigned int
SOFT_INT	include/machine/pc/pc_ic.h	/^    static const unsigned int SOFT_INT = i8259A::HARD_INT;$/;"	m	class:APIC	typeref:typename:const unsigned int
SOURCE	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        SOURCE          = 8,$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390603
SPARCv8	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
SPATIAL_CONSTANT	include/utility/predictor.h	/^        SPATIAL_CONSTANT = 3,$/;"	e	enum:Predictor_Common::Model_Type
SPATIAL_LINEAR	include/utility/predictor.h	/^        SPATIAL_LINEAR   = 4,$/;"	e	enum:Predictor_Common::Model_Type
SPDIF_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPDIF_BASE      = 0x100a0000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPEAKER	include/machine/pc/pc_timer.h	/^        SPEAKER                 = 0x02, \/\/ R\/W, speaker enable$/;"	e	enum:i8255::__anonb4b1c2070503
SPH	include/machine/cortex/engine/pl022.h	/^        SPH             = 1 << 7,  \/\/ serial clock phase high        RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0203
SPI	include/machine/cortex/cortex_spi.h	/^    SPI(unsigned int unit, unsigned int clock, const Protocol & protocol, const Mode & mode, uns/;"	f	class:SPI
SPI	include/machine/cortex/cortex_spi.h	/^class SPI: private SPI_Engine$/;"	c
SPI	include/machine/riscv/riscv_spi.h	/^    SPI(unsigned int unit = UNIT, Protocol protocol = PROTOCOL, Mode mode = MODE, unsigned int b/;"	f	class:SPI
SPI	include/machine/riscv/riscv_spi.h	/^class SPI: private SiFive_SPI_Engine$/;"	c
SPI0_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SPI0_BASE               = 0xe0006000,$/;"	e	enum:Memory_Map::__anona1c271de0103
SPI0_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SPI0_BASE       = 0x10014000,   \/\/ SiFive-E SPI$/;"	e	enum:Memory_Map::__anona1c77a600103
SPI0_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SPI0_BASE       = 0x10040000,   \/\/ SiFive-U QSPI 0$/;"	e	enum:Memory_Map::__anond92500800103
SPI0_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI0_BASE       = 0x10060000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPI1_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SPI1_BASE               = 0xe0007000,$/;"	e	enum:Memory_Map::__anona1c271de0103
SPI1_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SPI1_BASE       = 0x10034000,   \/\/ SiFive-E SPI$/;"	e	enum:Memory_Map::__anona1c77a600103
SPI1_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SPI1_BASE       = 0x10041000,   \/\/ SiFive-U QSPI 1$/;"	e	enum:Memory_Map::__anond92500800103
SPI1_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI1_BASE       = 0x10070000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPI2_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SPI2_BASE               = 0xe000d000,$/;"	e	enum:Memory_Map::__anona1c271de0103
SPI2_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SPI2_BASE       = 0x10034000,   \/\/ SiFive-E SPI$/;"	e	enum:Memory_Map::__anona1c77a600103
SPI2_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SPI2_BASE       = 0x10050000,   \/\/ SiFive-U QSPI 2$/;"	e	enum:Memory_Map::__anond92500800103
SPI2_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI2_BASE       = 0x10080000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPI3_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI3_BASE       = 0x12070000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPI4_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI4_BASE       = 0x12080000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPI5_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI5_BASE       = 0x12090000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPI6_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SPI6_BASE       = 0x120a0000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SPIE	include/architecture/rv32/rv32_cpu.h	/^        SPIE            = 1 <<  5,      \/\/ Supervisor Previous Interrupts Enabled$/;"	e	enum:CPU::__anon6a1e4c700103
SPIE	include/architecture/rv64/rv64_cpu.h	/^        SPIE            = 1 <<  5,      \/\/ Supervisor Previous Interrupts Enabled$/;"	e	enum:CPU::__anon18dc1bda0103
SPI_Common	include/machine/spi.h	/^    SPI_Common() {}$/;"	f	class:SPI_Common
SPI_Common	include/machine/spi.h	/^class SPI_Common$/;"	c
SPI_Engine	include/machine/cortex/emote3/emote3_spi.h	/^    SPI_Engine(unsigned int unit, unsigned int clock, const Protocol & protocol, const Mode & mo/;"	f	class:SPI_Engine
SPI_Engine	include/machine/cortex/emote3/emote3_spi.h	/^class SPI_Engine: public SPI_Common$/;"	c
SPI_INT	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SPI_INT                         = 54,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
SPO	include/machine/cortex/engine/pl022.h	/^        SPO             = 1 << 6,  \/\/ serial clock phase low         RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0203
SPORADIC	include/scheduler.h	/^        SPORADIC    = NORMAL$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0303
SPP	include/architecture/rv32/rv32_cpu.h	/^        SPP             = 1 <<  8,      \/\/ Supervisor Previous Privilege$/;"	e	enum:CPU::__anon6a1e4c700103
SPP	include/architecture/rv64/rv64_cpu.h	/^        SPP             = 1 <<  8,      \/\/ Supervisor Previous Privilege$/;"	e	enum:CPU::__anon18dc1bda0103
SPP_S	include/architecture/rv32/rv32_cpu.h	/^        SPP_S           = 1 <<  8,      \/\/ Supervisor Previous Privilege = supervisor$/;"	e	enum:CPU::__anon6a1e4c700103
SPP_S	include/architecture/rv64/rv64_cpu.h	/^        SPP_S           = 1 <<  8,      \/\/ Supervisor Previous Privilege = supervisor$/;"	e	enum:CPU::__anon18dc1bda0103
SPP_U	include/architecture/rv32/rv32_cpu.h	/^        SPP_U           = 0 <<  8,      \/\/ Supervisor Previous Privilege = user$/;"	e	enum:CPU::__anon6a1e4c700103
SPP_U	include/architecture/rv64/rv64_cpu.h	/^        SPP_U           = 0 <<  8,      \/\/ Supervisor Previous Privilege = user$/;"	e	enum:CPU::__anon18dc1bda0103
SPS	include/machine/cortex/engine/pl011.h	/^        SPS             = 1 <<  7       \/\/ Stick Parity Select          r\/w     0$/;"	e	enum:PL011::__anone33d09690303
SQ_MISC_SPLIT_LOCK	include/architecture/ia32/ia32_pmu.h	/^        SQ_MISC_SPLIT_LOCK 		                = 0xF4 | (010 << 8)$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
SR	include/machine/cortex/engine/pl022.h	/^        SR     = 0x00c,$/;"	e	enum:PL022::__anone33d9a0b0103
SRAMBND	include/machine/pc/pc_pcnet32.h	/^        SRAMBND  =  26, \/\/ SRAM Boundary$/;"	e	enum:Am79C970A::__anon99cdeac50803
SRAMSIZE	include/machine/pc/pc_pcnet32.h	/^        SRAMSIZE =  25, \/\/ SRAM Size$/;"	e	enum:Am79C970A::__anon99cdeac50803
SRCMATCH	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SRCMATCH      = 0x008,$/;"	e	enum:CC2538RF::__anon1a159e880303
SRCR0	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         SRCR0           = 0x040,        \/\/ Software Reset Control 0                          /;"	e	enum:SysCtrl::__anon8ce179ea0103
SRCR1	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         SRCR1           = 0x044,        \/\/ Software Reset Control 1                          /;"	e	enum:SysCtrl::__anon8ce179ea0103
SRCR2	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^         SRCR2           = 0x048,        \/\/ Software Reset Control 2                          /;"	e	enum:SysCtrl::__anon8ce179ea0103
SRCRC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SRCRC           = 0x5c,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SRCRESINDEX	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SRCRESINDEX = 0x8c,$/;"	e	enum:CC2538RF::__anon1a159e880203
SRC_AIX	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_AIX                 = 1 << 10,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_CNTHP	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_CNTHP               = 1 << 2,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_CNTPNS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_CNTPNS              = 1 << 1,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_CNTPS	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_CNTPS               = 1 << 0,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_CNTV	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_CNTV                = 1 << 3,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_GPU	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_GPU                 = 1 << 8,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_MATCH_EN	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SRC_MATCH_EN   = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e880d03
SRC_MBOX1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_MBOX1               = 1 << 4,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_MBOX2	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_MBOX2               = 1 << 5,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_MBOX3	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_MBOX3               = 1 << 6,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_MBOX4	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_MBOX4               = 1 << 7,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_PMU	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_PMU                 = 1 << 9,$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SRC_TIMER	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SRC_TIMER               = 1 << 11$/;"	e	enum:BCM_Mailbox::__anon892d5dc40403
SREC	include/utility/srec.h	/^    SREC() {}$/;"	f	class:SREC
SREC	include/utility/srec.h	/^class SREC$/;"	c
SRFOFF	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SRFOFF      = 0xdf,$/;"	e	enum:CC2538RF::__anon1a159e880803
SRGPT	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SRGPT           = 0x14,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SRI2C	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SRI2C           = 0x44,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SRSEC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SRSEC           = 0x54,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SRSSI	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SRSSI           = 0x24,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SRUART	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SRUART          = 0x34,$/;"	e	enum:SysCtrl::__anon6512a6d20103
SRXON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        SRXON       = 0xd3,$/;"	e	enum:CC2538RF::__anon1a159e880803
SSE	include/machine/cortex/engine/pl022.h	/^        SSE             = 1 << 1,   \/\/ synchronous serial port enable         RW      0x0$/;"	e	enum:PL022::__anone33d9a0b0403
SSI	include/architecture/rv32/rv32_cpu.h	/^        SSI             = 1 << 1,       \/\/ Supervisor Software Interrupt$/;"	e	enum:CPU::__anon6a1e4c700203
SSI	include/architecture/rv64/rv64_cpu.h	/^        SSI             = 1 << 1,       \/\/ Supervisor Software Interrupt$/;"	e	enum:CPU::__anon18dc1bda0203
SSI0_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        SSI0_BASE               = 0x40008000,$/;"	e	enum:Memory_Map::__anon74629cb40103
SSI0_CLK_OUT	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI0_CLK_OUT    =  0x04,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI0_FSS_OUT	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI0_FSS_OUT    =  0x05,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI0_TXD	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI0_TXD        =  0x03,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI0_TX_SER_OUT	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI0_TX_SER_OUT =  0x06,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI1_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        SSI1_BASE               = 0x40009000,$/;"	e	enum:Memory_Map::__anon74629cb40103
SSI1_CLK_OUT	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI1_CLK_OUT    =  0x08,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI1_FSS_OUT	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI1_FSS_OUT    =  0x09,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI1_TXD	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI1_TXD        =  0x07,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSI1_TX_SER_OUT	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSI1_TX_SER_OUT =  0x0a,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
SSIFSSIN_SSI0	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSIFSSIN_SSI0  = 0x114,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
SSIFSSIN_SSI1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSIFSSIN_SSI1  = 0x124,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
SSIRXD_SSI0	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSIRXD_SSI0    = 0x110,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
SSIRXD_SSI1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        SSIRXD_SSI1    = 0x120,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
STACK_SIZE	app/hello/hello_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	app/producer_consumer/producer_consumer_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int STACK_SIZE        = 2 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int STACK_SIZE        = 512;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int STACK_SIZE        = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int STACK_SIZE        = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int STACK_SIZE        = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int STACK_SIZE        = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int STACK_SIZE        = 756;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int STACK_SIZE        = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int STACK_SIZE        = 16 * 1024;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	include/process.h	/^    static const unsigned int STACK_SIZE = Traits<Application>::STACK_SIZE;$/;"	m	class:Thread	typeref:typename:const unsigned int
STACK_SIZE	src/init/init_application.cc	/^    static const unsigned int STACK_SIZE = Traits<Application>::STACK_SIZE;$/;"	m	class:Init_Application	typeref:typename:const unsigned int	file:
STACK_SIZE	tests/active_test/active_test_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	tests/alarm_test/alarm_test_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	tests/nic_test/nic_test_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STACK_SIZE	tests/segment_test/segment_test_traits.h	/^    static const unsigned int STACK_SIZE = Traits<Machine>::STACK_SIZE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STALL_CYCLES	include/system/traits.h	/^    STALL_CYCLES,$/;"	e	enum:PMU_Event
STALL_CYCLES_CACHE	include/system/traits.h	/^    STALL_CYCLES_CACHE,                             STALL_CYCLES_INSTRUCTION_CACHE = STALL_CYCLE/;"	e	enum:PMU_Event
STALL_CYCLES_DATA_CACHE	include/system/traits.h	/^    STALL_CYCLES_DATA_CACHE,$/;"	e	enum:PMU_Event
STALL_CYCLES_INSTRUCTION_CACHE	include/system/traits.h	/^    STALL_CYCLES_CACHE,                             STALL_CYCLES_INSTRUCTION_CACHE = STALL_CYCLE/;"	e	enum:PMU_Event
STALL_CYCLES_MEMORY	include/system/traits.h	/^    STALL_CYCLES_MEMORY,$/;"	e	enum:PMU_Event
STALL_CYCLES_TLB	include/system/traits.h	/^    STALL_CYCLES_TLB,$/;"	e	enum:PMU_Event
STANAG_5066_D_PDU	include/utility/pcap.h	/^        STANAG_5066_D_PDU          = 237,$/;"	e	enum:PCAP::Link_Type
STANDARD	include/machine/usb.h	/^        STANDARD = 0,$/;"	e	enum:USB_2_0::TYPE
STARTTX	app/hello/hello_traits.h	/^    STARTTX = 0x00200,     \/**< Start tx (tx_go) *\/$/;"	e	enum:GEM::__anon4cccbbd80503
STARTTX	include/machine/riscv/riscv_nic.h	/^    STARTTX = 0x00200,     \/**< Start tx (tx_go) *\/$/;"	e	enum:GEM::__anon5ce19f280503
STATCLR	app/hello/hello_traits.h	/^    STATCLR = 0x00020,     \/**< Clear statistic registers *\/$/;"	e	enum:GEM::__anon4cccbbd80503
STATCLR	include/machine/riscv/riscv_nic.h	/^    STATCLR = 0x00020,     \/**< Clear statistic registers *\/$/;"	e	enum:GEM::__anon5ce19f280503
STATE	include/machine/usb.h	/^    enum STATE$/;"	g	class:USB_2_0
STATIC	include/system/traits.h	/^    enum {STATIC, MAC, INFO, RARP, DHCP};$/;"	e	enum:Traits_Tokens::__anon389b43b90803
STATINC	app/hello/hello_traits.h	/^    STATINC = 0x00040,     \/**< Increment statistic registers *\/$/;"	e	enum:GEM::__anon4cccbbd80503
STATINC	include/machine/riscv/riscv_nic.h	/^    STATINC = 0x00040,     \/**< Increment statistic registers *\/$/;"	e	enum:GEM::__anon5ce19f280503
STATUS	include/architecture/ia32/ia32_pmu.h	/^        STATUS        = 0x0198,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0303
STATUS	include/machine/pc/pc_keyboard.h	/^        STATUS		= 0x64,$/;"	e	enum:i8042::__anondfef52170103
STATUS	include/machine/pci.h	/^        STATUS			= 0x06, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
STATUS_66MHZ	include/machine/pci.h	/^        STATUS_66MHZ		= 0x20,   \/\/ Support 66 Mhz PCI 2.1 bus$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_CAP_LIST	include/machine/pci.h	/^        STATUS_CAP_LIST		= 0x10,   \/\/ Support Capability List$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_DETECTED_PARITY	include/machine/pci.h	/^        STATUS_DETECTED_PARITY	= 0x8000, \/\/ Set on parity error$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_DEVSEL_FAST	include/machine/pci.h	/^        STATUS_DEVSEL_FAST	= 0x000,$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_DEVSEL_MASK	include/machine/pci.h	/^        STATUS_DEVSEL_MASK	= 0x600,  \/\/ DEVSEL timing$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_DEVSEL_MEDIUM	include/machine/pci.h	/^        STATUS_DEVSEL_MEDIUM	= 0x200,$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_DEVSEL_SLOW	include/machine/pci.h	/^        STATUS_DEVSEL_SLOW	= 0x400,$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_FAST_BACK	include/machine/pci.h	/^        STATUS_FAST_BACK	= 0x80,   \/\/ Accept fast-back to back$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_PARITY	include/machine/pci.h	/^        STATUS_PARITY		= 0x100,  \/\/ Detected parity error$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_PIN	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int STATUS_PIN = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
STATUS_PORT	include/machine/cortex/emote3/emote3_traits.h	/^    static const char STATUS_PORT = 'C';$/;"	m	struct:Traits	typeref:typename:const char
STATUS_REC_MASTER_ABORT	include/machine/pci.h	/^        STATUS_REC_MASTER_ABORT	= 0x2000, \/\/ Set on master abort$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_REC_TARGET_ABORT	include/machine/pci.h	/^        STATUS_REC_TARGET_ABORT	= 0x1000, \/\/ Master ack of "$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_SIG_SYSTEM_ERROR	include/machine/pci.h	/^        STATUS_SIG_SYSTEM_ERROR	= 0x4000, \/\/ Set when we drive SERR$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_SIG_TARGET_ABORT	include/machine/pci.h	/^        STATUS_SIG_TARGET_ABORT	= 0x800,  \/\/ Set on target abort$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATUS_TOK	include/machine/pc/pc_rtl8139.h	/^        STATUS_TOK = 0x8000,    \/\/ TRSTATUS$/;"	e	enum:RTL8139::__anon2b7d05ed0203
STATUS_UDF	include/machine/pci.h	/^        STATUS_UDF		= 0x40,   \/\/ Support User Features (obsolete)$/;"	e	enum:PCI_Common::__anon0966c1ce0303
STATWEN	app/hello/hello_traits.h	/^    STATWEN = 0x00080,     \/**< Enable writing to stat counters *\/$/;"	e	enum:GEM::__anon4cccbbd80503
STATWEN	include/machine/riscv/riscv_nic.h	/^    STATWEN = 0x00080,     \/**< Enable writing to stat counters *\/$/;"	e	enum:GEM::__anon5ce19f280503
STAT_ACK_RX	include/machine/pc/pc_e100.h	/^        STAT_ACK_RX          = (SWI | RNR | FR),$/;"	e	enum:i8255x::__anon798b6efc0303
STAT_ACK_TX	include/machine/pc/pc_e100.h	/^        STAT_ACK_TX          = (CNA | CX_TNO),$/;"	e	enum:i8255x::__anon798b6efc0303
STAT_REG	include/machine/pc/pc_display.h	/^        STAT_REG  = 0x03da  \/\/ Status [0,0,0,0,VR,LPS,LPT,EN]$/;"	e	enum:MC6845::__anon47992e1c0103
STAY_IN_SVC	include/architecture/armv7/armv7_cpu.h	/^    enum : bool { STAY_IN_SVC = true };$/;"	e	enum:ARMv7::__anon9ce72cf00103
STA_HSOSC_STB	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_HSOSC_STB     = 1<<18,   \/\/ whether HSOSC is stable                          ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_IO_DIV	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_IO_DIV        = 1<<8,    \/\/ Returns current functional frequency for IO_CLK  ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_OSC	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_OSC           = 1<<16,   \/\/ Current clock source selected                    ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_OSC32K	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_OSC32K        = 1<<24,   \/\/ Current 32-kHz clock oscillator selected.        ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_OSC32K_CALDIS	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_OSC32K_CALDIS = 1<<25,   \/\/ Disable calibration 32-kHz RC oscillator.        ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_OSC_PD	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_OSC_PD        = 1<<17,   \/\/ 0: Both oscillators powered up and stable and    ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_RST	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_RST           = 1<<22,   \/\/ Returns last source of reset                     ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_SOURCE_CHANGE	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_SOURCE_CHANGE = 1<<20,   \/\/ 0: System clock is not requested to change.      ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_SYNC_32K	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_SYNC_32K      = 1<<26,   \/\/ 32-kHz clock source synced to undivided          ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_SYS_DIV	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_SYS_DIV       = 1<<0,    \/\/ Returns current functional frequency for         ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STA_XOSC_STB	include/machine/cortex/emote3/emote3_sysctrl.h	/^        STA_XOSC_STB      = 1<<19,   \/\/ whether crystal oscillator (XOSC) is stable      ro   /;"	e	enum:SysCtrl::__anon6512a6d20303
STC0	include/architecture/armv7/armv7_tsc.h	/^        STC0                        = 0x0c,     \/\/ Compare 0 - Used by GPU$/;"	e	enum:TSC::__anon9e1c26120303
STC0	include/architecture/armv8/armv8_tsc.h	/^        STC0                        = 0x0c,     \/\/ Compare 0 - Used by GPU$/;"	e	enum:TSC::__anon3a756c540303
STC0	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STC0    = 0x0c,     \/\/ Compare 0 - Used by GPU$/;"	e	enum:BCM_Timer::__anon873a59390103
STC1	include/architecture/armv7/armv7_tsc.h	/^        STC1                        = 0x10,     \/\/ Compare 1 - Value used to generate interrup/;"	e	enum:TSC::__anon9e1c26120303
STC1	include/architecture/armv8/armv8_tsc.h	/^        STC1                        = 0x10,     \/\/ Compare 1 - Value used to generate interrup/;"	e	enum:TSC::__anon3a756c540303
STC1	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STC1    = 0x10,     \/\/ Compare 1 - Value used to generate interrupt 1$/;"	e	enum:BCM_Timer::__anon873a59390103
STC2	include/architecture/armv7/armv7_tsc.h	/^        STC2                        = 0X14,     \/\/ Compare 2 - Used by GPU$/;"	e	enum:TSC::__anon9e1c26120303
STC2	include/architecture/armv8/armv8_tsc.h	/^        STC2                        = 0X14,     \/\/ Compare 2 - Used by GPU$/;"	e	enum:TSC::__anon3a756c540303
STC2	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STC2    = 0X14,     \/\/ Compare 2 - Used by GPU$/;"	e	enum:BCM_Timer::__anon873a59390103
STC3	include/architecture/armv7/armv7_tsc.h	/^        STC3                        = 0X18      \/\/ Compare 3 - Value used to generate interrup/;"	e	enum:TSC::__anon9e1c26120303
STC3	include/architecture/armv8/armv8_tsc.h	/^        STC3                        = 0X18      \/\/ Compare 3 - Value used to generate interrup/;"	e	enum:TSC::__anon3a756c540303
STC3	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STC3    = 0X18      \/\/ Compare 3 - Value used to generate interrupt 3$/;"	e	enum:BCM_Timer::__anon873a59390103
STCHI	include/architecture/armv7/armv7_tsc.h	/^        STCHI                       = 0x08,     \/\/ High Counter$/;"	e	enum:TSC::__anon9e1c26120303
STCHI	include/architecture/armv8/armv8_tsc.h	/^        STCHI                       = 0x08,     \/\/ High Counter$/;"	e	enum:TSC::__anon3a756c540303
STCHI	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STCHI   = 0x08,     \/\/ High Counter$/;"	e	enum:BCM_Timer::__anon873a59390103
STCLO	include/architecture/armv7/armv7_tsc.h	/^        STCLO                       = 0x04,     \/\/ Low COUNTER$/;"	e	enum:TSC::__anon9e1c26120303
STCLO	include/architecture/armv8/armv8_tsc.h	/^        STCLO                       = 0x04,     \/\/ Low COUNTER$/;"	e	enum:TSC::__anon3a756c540303
STCLO	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STCLO   = 0x04,     \/\/ Low COUNTER$/;"	e	enum:BCM_Timer::__anon873a59390103
STCS	include/architecture/armv7/armv7_tsc.h	/^        STCS                        = 0x00,     \/\/ Control\/Status$/;"	e	enum:TSC::__anon9e1c26120303
STCS	include/architecture/armv8/armv8_tsc.h	/^        STCS                        = 0x00,     \/\/ Control\/Status$/;"	e	enum:TSC::__anon3a756c540303
STCS	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        STCS    = 0x00,     \/\/ Control\/Status$/;"	e	enum:BCM_Timer::__anon873a59390103
STCTRL	include/machine/cortex/engine/cortex_m3/scb.h	/^        STCTRL          = 0x010,        \/\/ SysTick Control and Status Register                /;"	e	enum:SCB::__anon31f252560103
STCTRL	include/machine/cortex/engine/cortex_m3/systick.h	/^        STCTRL          = 0x010,        \/\/ SysTick Control and Status Register                /;"	e	enum:SysTick::__anonbab92d080103
STCTRL	include/machine/cortex/engine/cortex_m3/systick.h	/^    enum STCTRL {                       \/\/ Description                                        /;"	g	class:SysTick
STCURRENT	include/machine/cortex/engine/cortex_m3/scb.h	/^        STCURRENT       = 0x018,        \/\/ SysTick Current Value Register                     /;"	e	enum:SCB::__anon31f252560103
STCURRENT	include/machine/cortex/engine/cortex_m3/systick.h	/^        STCURRENT       = 0x018,        \/\/ SysTick Current Value Register                     /;"	e	enum:SysTick::__anonbab92d080103
STI	include/architecture/rv32/rv32_cpu.h	/^        STI             = 1 << 5,       \/\/ Supervisor Timer Interrupt$/;"	e	enum:CPU::__anon6a1e4c700203
STI	include/architecture/rv64/rv64_cpu.h	/^        STI             = 1 << 5,       \/\/ Supervisor Timer Interrupt$/;"	e	enum:CPU::__anon18dc1bda0203
STK500	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
STKALIGN	include/machine/cortex/engine/cortex_m3/scb.h	/^        STKALIGN        = 1 <<  9       \/\/ Align stack point on exception entry to 8 butes    /;"	e	enum:SCB::__anon31f252560503
STOP_BITS	include/machine/cortex/cortex_rs485.h	/^    static const unsigned int STOP_BITS = Traits<UART>::DEF_STOP_BITS;$/;"	m	class:RS485	typeref:typename:const unsigned int
STOP_BITS	include/machine/cortex/cortex_uart.h	/^    static const unsigned int STOP_BITS = Traits<UART>::DEF_STOP_BITS;$/;"	m	class:UART	typeref:typename:const unsigned int
STOP_BITS	include/machine/pc/pc_uart.h	/^    static const unsigned int STOP_BITS = Traits<UART>::DEF_STOP_BITS;$/;"	m	class:UART	typeref:typename:const unsigned int
STOP_BITS	include/machine/riscv/riscv_uart.h	/^    static const unsigned int STOP_BITS = Traits<UART>::DEF_STOP_BITS;$/;"	m	class:UART	typeref:typename:const unsigned int
STOP_BITS_MASK	include/machine/pc/pc_uart.h	/^        STOP_BITS_MASK      = 1 << 2,$/;"	e	enum:NS16550AF::__anona267e3820203
STOP_BITS_MASK	include/machine/riscv/riscv_uart.h	/^        STOP_BITS_MASK      = 1 << 2,$/;"	e	enum:DW8250::__anon08e238ea0603
STOP_BITS_MASK	include/machine/riscv/riscv_uart.h	/^        STOP_BITS_MASK      = 1 << 2,$/;"	e	enum:NS16500A::__anon08e238ea0403
STORE_INSTRUCTIONS_RETIRED	include/system/traits.h	/^    STORE_INSTRUCTIONS_RETIRED,                     INTEGER_STORE_INSTRUCTIONS_RETIRED = STORE_I/;"	e	enum:PMU_Event
STP	include/machine/pc/pc_pcnet32.h	/^            STP = 0x0200,$/;"	e	enum:Am79C970A::Desc::__anon99cdeac50d03
STP2	include/machine/cortex/engine/pl011.h	/^        STP2            = 1 <<  3,      \/\/ Two Stop Bits Select         r\/w     0$/;"	e	enum:PL011::__anone33d09690303
STREAM_MODE	include/machine/engine/lsm330.h	/^        STREAM_MODE         = 0x40, \/\/ Enable Strean Mode for FIFO on register FIFO_CTRL_REG_A$/;"	e	enum:LSM330::__anon448862b90103
STRELOAD	include/machine/cortex/engine/cortex_m3/scb.h	/^        STRELOAD        = 0x014,        \/\/ SysTick Reload Value Register                      /;"	e	enum:SCB::__anon31f252560103
STRELOAD	include/machine/cortex/engine/cortex_m3/systick.h	/^        STRELOAD        = 0x014,        \/\/ SysTick Reload Value Register                      /;"	e	enum:SysTick::__anonbab92d080103
STRETCH	app/hello/hello_traits.h	/^    STRETCH = 0x00BC,     \/**< IPG Stretch reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
STRETCH	include/machine/riscv/riscv_nic.h	/^    STRETCH = 0x00BC,     \/**< IPG Stretch reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
STREX_FAILED	include/architecture/armv7/armv7_pmu.h	/^        STREX_FAILED                            = 0x64,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
STREX_PASSED	include/architecture/armv7/armv7_pmu.h	/^        STREX_PASSED                            = 0x63,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
STRING_SIZE	tools/eposcfg/eposcfg.cc	/^const unsigned int STRING_SIZE = 128;$/;"	v	typeref:typename:const unsigned int
STRM_ST	include/architecture/ia32/ia32_pmu.h	/^        STRM_ST        = 0x0000000800LLU, \/\/ bit 11$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
STS	include/machine/pc/pc_timer.h	/^        STS             = 0x08, \/\/ Software Triggered Strobe$/;"	e	enum:i8253::__anonb4b1c2070203
STS_RTRIG	include/machine/cortex/zynq/zynq_machine.h	/^        STS_RTRIG                   = 1 << 0,   \/\/ Receiver FIFO trigger    ro      0$/;"	e	enum:Zynq::__anonae32835d0603
STS_RTRIG	include/machine/cortex/zynq/zynq_uart.h	/^        STS_RTRIG                   = 1 << 0,   \/\/ Receiver FIFO trigger    ro      0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40503
STS_TFUL	include/machine/cortex/zynq/zynq_machine.h	/^        STS_TFUL                    = 1 << 4    \/\/ Transmitter FIFO full    ro      0$/;"	e	enum:Zynq::__anonae32835d0603
STS_TFUL	include/machine/cortex/zynq/zynq_uart.h	/^        STS_TFUL                    = 1 << 4    \/\/ Transmitter FIFO full    ro      0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40503
STVAL	include/machine/pc/pc_pcnet32.h	/^        STVAL    =  31, \/\/ Software Timer Value$/;"	e	enum:Am79C970A::__anon99cdeac50803
STXON	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        STXON       = 0xd9,$/;"	e	enum:CC2538RF::__anon1a159e880803
SUBDIRS	app/makefile	/^SUBDIRS := $(shell find * -maxdepth 0 -type d)$/;"	m
SUBDIRS	makefile	/^SUBDIRS	:= etc tools src app img$/;"	m
SUBDIRS	src/architecture/makefile	/^SUBDIRS := $(shell find * -maxdepth 0 -type d)$/;"	m
SUBDIRS	src/architecture/makefile	/^SUBDIRS := common $(ARCH)$/;"	m
SUBDIRS	src/machine/cortex/makefile	/^SUBDIRS := $(MMOD)$/;"	m
SUBDIRS	src/machine/cortex/makefile	/^SUBDIRS := $(shell find * -maxdepth 0 -type d)$/;"	m
SUBDIRS	src/machine/makefile	/^SUBDIRS := $(shell find * -maxdepth 0 -type d)$/;"	m
SUBDIRS	src/machine/makefile	/^SUBDIRS := common "$(MACH)"$/;"	m
SUBDIRS	src/makefile	/^SUBDIRS := utility architecture machine api setup boot system init$/;"	m
SUBDIRS	tools/makefile	/^SUBDIRS := $(shell find * -maxdepth 0 -type d)$/;"	m
SUBORDINATE_BUS	include/machine/pci.h	/^        SUBORDINATE_BUS		= 0x1a, \/\/ Highest bus number behind bridge$/;"	e	enum:PCI_Common::__anon0966c1ce0703
SUBSYSTEM_DEVICE_ID	include/machine/pci.h	/^        SUBSYSTEM_DEVICE_ID	= 0x2e, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
SUBSYSTEM_VENDOR_ID	include/machine/pci.h	/^        SUBSYSTEM_VENDOR_ID	= 0x2c, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
SUM	include/architecture/rv32/rv32_cpu.h	/^        SUM             = 1 << 18,      \/\/ Supervisor User Memory access allowed$/;"	e	enum:CPU::__anon6a1e4c700103
SUM	include/architecture/rv64/rv64_cpu.h	/^        SUM             = 1 << 18,      \/\/ Supervisor User Memory access allowed$/;"	e	enum:CPU::__anon18dc1bda0103
SUNATM	include/utility/pcap.h	/^        SUNATM                     = 123,$/;"	e	enum:PCAP::Link_Type
SUSPEND	include/machine/cortex/emote3/emote3_usb.h	/^       SUSPEND     = 1 << 1, \/\/ Indicates entry into suspend mode                             /;"	e	enum:USB_Engine::__anon9b88aa680303
SUSPENDED	include/machine/usb.h	/^        SUSPENDED,$/;"	e	enum:USB_2_0::STATE
SUSPENDED	include/process.h	/^        SUSPENDED,$/;"	e	enum:Thread::State
SUSPENDEN	include/machine/cortex/emote3/emote3_usb.h	/^       SUSPENDEN   = 1 << 0, \/\/ Enables detection of and entry into suspend mode.             /;"	e	enum:USB_Engine::__anon9b88aa680303
SVR	include/machine/pc/pc_ic.h	/^        SVR           = 0x0f0,  \/\/ Spurious interrupt vector$/;"	e	enum:APIC::__anon3a300d520703
SVR_APIC_ENABLED	include/machine/pc/pc_ic.h	/^        SVR_APIC_ENABLED        = (1 << 8),$/;"	e	enum:APIC::__anon3a300d520a03
SVR_FOCUS_DISABLED	include/machine/pc/pc_ic.h	/^        SVR_FOCUS_DISABLED      = (1 << 9),$/;"	e	enum:APIC::__anon3a300d520a03
SVR_VECTOR	include/machine/pc/pc_ic.h	/^        SVR_VECTOR              = 0x000000ff,$/;"	e	enum:APIC::__anon3a300d520a03
SWAES	include/utility/aes.h	/^    SWAES(const Mode & m = ECB): _mode(m) {$/;"	f	class:SWAES
SWAES	include/utility/aes.h	/^class SWAES<16>: public AES_Common$/;"	c
SWI	include/machine/pc/pc_e100.h	/^        SWI                  = 0x04, \/* Software generated interrupt *\/$/;"	e	enum:i8255x::__anon798b6efc0303
SWIO_HARDWIRED	include/architecture/armv8/armv8_cpu.h	/^        SWIO_HARDWIRED      = 1 << 1$/;"	e	enum:ARMv8_A::__anon394073320103
SWITCH	include/system/meta.h	/^class SWITCH$/;"	c
SWITCH	include/system/meta.h	/^class SWITCH<tag, Nil_Case>$/;"	c
SWS	include/machine/pc/pc_pcnet32.h	/^        SWS      =  58, \/\/ Software Style$/;"	e	enum:Am79C970A::__anon99cdeac50203
SWSC	include/machine/pc/pc_pcnet32.h	/^        SWSC     =  20, \/\/ Software Style Control$/;"	e	enum:Am79C970A::__anon99cdeac50803
SWTRIG	include/machine/cortex/engine/cortex_m3/nvic.h	/^        SWTRIG          = 0xf00         \/\/ Software Trigger Interrupt Register                /;"	e	enum:NVIC::__anon65ef548e0203
SWTRIG	include/machine/cortex/engine/cortex_m3/scb.h	/^        SWTRIG          = 0xf00         \/\/ Software Trigger Interrupt Register                /;"	e	enum:SCB::__anon31f252560103
SYNCH_FRAME	include/machine/usb.h	/^        SYNCH_FRAME       = 12,$/;"	e	enum:USB_2_0::BREQUEST
SYS	include/architecture/ia32/ia32_mmu.h	/^            SYS  = (PRE | WR  | ACC),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
SYS	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int SYS       = Memory_Map::SYS;$/;"	m	class:MMU	typeref:typename:const unsigned int
SYS	include/machine/cortex/cortex_memory_map.h	/^        SYS             = Traits<Machine>::SYS$/;"	e	enum:Cortex_Memory_Map::__anonc20b07600103
SYS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int SYS               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SYS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int SYS               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SYS	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS             = Traits<Machine>::SYS,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int SYS               = armv7 ? 0xff700000 : 0xf8000000;   \/\/ 4 GB -/;"	m	struct:Traits	typeref:typename:const unsigned int
SYS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int SYS               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SYS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int SYS               = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned int
SYS	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS             = Traits<Machine>::SYS,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int SYS               = 0xff800000;   \/\/ 4 GB - 8 MB$/;"	m	struct:Traits	typeref:typename:const unsigned int
SYS	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS             = Traits<Machine>::SYS,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned long SYS              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
SYS	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS             = Traits<Machine>::SYS,$/;"	e	enum:Memory_Map::__anond92500800103
SYS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long SYS              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
SYS	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS             = Traits<Machine>::SYS,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long SYS              = NOT_USED;$/;"	m	struct:Traits	typeref:typename:const unsigned long
SYS	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS              = Memory_Map::SYS;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYSC	include/architecture/armv8/armv8_mmu.h	/^            SYSC                = (nG | INNER_SHAREABLE | RW_SYS | PTE),                \/\/ S, /;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SYSC	include/architecture/mmu.h	/^            SYSC = (PRE | RD | EX),$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
SYSD	include/architecture/armv8/armv8_mmu.h	/^            SYSD                = (nG | INNER_SHAREABLE | RW_SYS | PTE),                \/\/ S, /;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
SYSD	include/architecture/mmu.h	/^            SYSD = (PRE | RD | WR),$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
SYSRESREQ	include/machine/cortex/engine/cortex_m3/scb.h	/^        SYSRESREQ       = 1 << 2,       \/\/ System Reset Request                               /;"	e	enum:SCB::__anon31f252560303
SYSTEM	img/makefile	/^SYSTEM		:= $(shell find . -name $(MACH)_\\* -and -not -name $(MACH)_boot)$/;"	m
SYSTEM	include/machine/adc.h	/^        SYSTEM,$/;"	e	enum:ADC_Common::Reference
SYSTEM	include/system/types.h	/^enum System_Allocator { SYSTEM };$/;"	e	enum:System_Allocator
SYSTEM_INSTRUCTIONS_RETIRED	include/architecture/rv32/rv32_pmu.h	/^        SYSTEM_INSTRUCTIONS_RETIRED                     = 1 << 12,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
SYSTEM_REF	include/machine/cortex/emote3/emote3_adc.h	/^        SYSTEM_REF     = 2,$/;"	e	enum:CC2538_ADC::__anon9a168ae60703
SYSTEM_TIMER_MATCH0	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SYSTEM_TIMER_MATCH0             = 0, \/\/ do not enable this IRQ; it's already used by t/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
SYSTEM_TIMER_MATCH1	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SYSTEM_TIMER_MATCH1             = 1,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
SYSTEM_TIMER_MATCH2	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SYSTEM_TIMER_MATCH2             = 2, \/\/ do not enable this IRQ; it's already used by t/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
SYSTEM_TIMER_MATCH3	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        SYSTEM_TIMER_MATCH3             = 3,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
SYS_CODE	include/machine/cortex/emote3/emote3_memory_map.h	/^        SYS_CODE                = NOT_USED,$/;"	e	enum:Memory_Map::__anon74629cb40103
SYS_CODE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SYS_CODE                = NOT_USED,$/;"	e	enum:Memory_Map::__anona531b8cc0103
SYS_CODE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_CODE        = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_CODE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_CODE                = NOT_USED,$/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_CODE	include/machine/cortex/zynq/zynq_memory_map.h	/^        SYS_CODE                = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c271de0103
SYS_CODE	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_CODE        = SYS + 0x00100000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_CODE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_CODE        = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_CODE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_CODE        = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_CODE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_CODE        = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_CODE	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_CODE         = Memory_Map::SYS_CODE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_DATA	include/machine/cortex/emote3/emote3_memory_map.h	/^        SYS_DATA                = NOT_USED,$/;"	e	enum:Memory_Map::__anon74629cb40103
SYS_DATA	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SYS_DATA                = NOT_USED,$/;"	e	enum:Memory_Map::__anona531b8cc0103
SYS_DATA	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_DATA        = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_DATA	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_DATA                = NOT_USED,$/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_DATA	include/machine/cortex/zynq/zynq_memory_map.h	/^        SYS_DATA                = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c271de0103
SYS_DATA	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_DATA        = SYS + 0x00200000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_DATA	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_DATA        = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_DATA	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_DATA        = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_DATA	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_DATA        = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_DATA	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_DATA         = Memory_Map::SYS_DATA;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_DIV	include/machine/cortex/emote3/emote3_sysctrl.h	/^        SYS_DIV       = 1 <<  0,  \/\/ System clock rate setting                        rw      /;"	e	enum:SysCtrl::__anon6512a6d20203
SYS_FLAGS	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_FLAGS               = 0x10000030, \/\/ OS GP flags (used by QEMU to indicate the sta/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_FLAGS	src/setup/setup_realview_pbx.cc	/^    static const unsigned long SYS_FLAGS        = Memory_Map::SYS_FLAGS;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_HEAP	include/machine/cortex/emote3/emote3_memory_map.h	/^        SYS_HEAP                = NOT_USED$/;"	e	enum:Memory_Map::__anon74629cb40103
SYS_HEAP	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SYS_HEAP                = NOT_USED$/;"	e	enum:Memory_Map::__anona531b8cc0103
SYS_HEAP	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_HEAP        = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_HEAP	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_HEAP                = NOT_USED$/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_HEAP	include/machine/cortex/zynq/zynq_memory_map.h	/^        SYS_HEAP                = NOT_USED$/;"	e	enum:Memory_Map::__anona1c271de0103
SYS_HEAP	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_HEAP        = SYS + 0x00400000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_HEAP	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_HEAP        = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_HEAP	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_HEAP        = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_HEAP	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_HEAP        = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_HEAP	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_HEAP         = Memory_Map::SYS_HEAP;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_HIGH	include/architecture/ia32/ia32_mmu.h	/^    static const unsigned int SYS_HIGH  = Memory_Map::SYS_HIGH;$/;"	m	class:MMU	typeref:typename:const unsigned int
SYS_HIGH	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_HIGH        = NOT_USED$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_HIGH	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_HIGH        = SYS + 0x007fffff$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_HIGH	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_HIGH        = NOT_USED$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_HIGH	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_HIGH        = NOT_USED$/;"	e	enum:Memory_Map::__anond92500800103
SYS_HIGH	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_HIGH        = NOT_USED$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_HIGH	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_HIGH         = Memory_Map::SYS_HIGH;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_INFO	include/machine/cortex/emote3/emote3_memory_map.h	/^        SYS_INFO                = NOT_USED,$/;"	e	enum:Memory_Map::__anon74629cb40103
SYS_INFO	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SYS_INFO                = NOT_USED,$/;"	e	enum:Memory_Map::__anona531b8cc0103
SYS_INFO	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_INFO        = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_INFO	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_INFO                = NOT_USED,$/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_INFO	include/machine/cortex/zynq/zynq_memory_map.h	/^        SYS_INFO                = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c271de0103
SYS_INFO	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_INFO        = SYS + 0x00004000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_INFO	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_INFO        = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_INFO	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_INFO        = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_INFO	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_INFO        = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_INFO	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_INFO         = Memory_Map::SYS_INFO;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_NVFLAGS	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_NVFLAGS             = 0x10000038, \/\/ OS GP flags (not cleared on reset)$/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_PD	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_PD          = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_PD	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_PD          = SYS + 0x00003000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_PD	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_PD          = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_PD	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_PD          = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_PD	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_PD          = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_PD	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_PD           = Memory_Map::SYS_PD;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_PT	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_PT          = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_PT	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_PT          = SYS + 0x00002000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_PT	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_PT          = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_PT	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_PT          = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_PT	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_PT          = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_PT	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_PT           = Memory_Map::SYS_PT;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
SYS_STACK	include/machine/cortex/emote3/emote3_memory_map.h	/^        SYS_STACK               = NOT_USED,$/;"	e	enum:Memory_Map::__anon74629cb40103
SYS_STACK	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        SYS_STACK               = NOT_USED,$/;"	e	enum:Memory_Map::__anona531b8cc0103
SYS_STACK	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        SYS_STACK       = NOT_USED,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
SYS_STACK	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        SYS_STACK               = NOT_USED,$/;"	e	enum:Memory_Map::__anonea063a4a0103
SYS_STACK	include/machine/cortex/zynq/zynq_memory_map.h	/^        SYS_STACK               = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c271de0103
SYS_STACK	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        SYS_STACK       = SYS + 0x00300000,$/;"	e	enum:Memory_Map::__anona81ccb260103
SYS_STACK	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        SYS_STACK       = NOT_USED,$/;"	e	enum:Memory_Map::__anona1c77a600103
SYS_STACK	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        SYS_STACK       = NOT_USED,$/;"	e	enum:Memory_Map::__anond92500800103
SYS_STACK	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        SYS_STACK       = NOT_USED,$/;"	e	enum:Memory_Map::__anonc1c0cf140103
SYS_STACK	src/setup/setup_legacy_pc.cc	/^    static const unsigned long SYS_STACK        = Memory_Map::SYS_STACK;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
S_0_25	include/machine/cortex/emote3/emote3_watchdog.h	/^        S_0_25    = 1, \/\/ 0.25s$/;"	e	enum:Watchdog_Engine::__anonfb30544f0303
S_1	include/machine/cortex/emote3/emote3_watchdog.h	/^        S_1       = 0, \/\/ 1s$/;"	e	enum:Watchdog_Engine::__anonfb30544f0303
Sanity	include/machine/cortex/emote3/emote3_traits.h	/^    typedef IF<MODE != LIBRARY, void, bool>::Result Sanity;$/;"	t	struct:Traits	typeref:typename:IF<MODE!=LIBRARY,void,bool>::Result
Sanity	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    typedef IF<MODE != LIBRARY, void, bool>::Result Sanity;$/;"	t	struct:Traits	typeref:typename:IF<MODE!=LIBRARY,void,bool>::Result
Sanity	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    typedef IF<MODE != LIBRARY, void, bool>::Result Sanity;$/;"	t	struct:Traits	typeref:typename:IF<MODE!=LIBRARY,void,bool>::Result
Sanity	include/machine/cortex/zynq/zynq_traits.h	/^    typedef IF<MODE != LIBRARY, void, bool>::Result Sanity;$/;"	t	struct:Traits	typeref:typename:IF<MODE!=LIBRARY,void,bool>::Result
Scancode	include/machine/pc/pc_keyboard.h	/^    struct Scancode {$/;"	s	class:PS2_Keyboard
Scheduler	include/utility/scheduling.h	/^    Scheduler() {}$/;"	f	class:Scheduler
Scheduler	include/utility/scheduling.h	/^class Scheduler: public Scheduling_Queue<T>$/;"	c
Scheduler_Timer	include/machine/cortex/cortex_timer.h	/^    Scheduler_Timer(Microsecond quantum, const Handler & handler): Timer(SCHEDULER, 1000000 \/ q/;"	f	class:Scheduler_Timer
Scheduler_Timer	include/machine/cortex/cortex_timer.h	/^class Scheduler_Timer: public Timer$/;"	c
Scheduler_Timer	include/machine/pc/pc_timer.h	/^    Scheduler_Timer(Microsecond quantum, const Handler & handler): Timer(SCHEDULER, 1000000 \/ q/;"	f	class:Scheduler_Timer
Scheduler_Timer	include/machine/pc/pc_timer.h	/^class Scheduler_Timer: public Timer$/;"	c
Scheduler_Timer	include/machine/riscv/riscv_timer.h	/^    Scheduler_Timer(const Microsecond & quantum, const Handler & handler): Timer(SCHEDULER, 1000/;"	f	class:Scheduler_Timer
Scheduler_Timer	include/machine/riscv/riscv_timer.h	/^class Scheduler_Timer: public Timer$/;"	c
Scheduling_Criterion_Common	include/scheduler.h	/^    Scheduling_Criterion_Common() {}$/;"	f	class:Scheduling_Criterion_Common
Scheduling_Criterion_Common	include/scheduler.h	/^class Scheduling_Criterion_Common$/;"	c
Scheduling_List	include/utility/list.h	/^    Scheduling_List(): _chosen(0) {}$/;"	f	class:Scheduling_List
Scheduling_List	include/utility/list.h	/^class Scheduling_List: private Ordered_List<T, R, El>$/;"	c
Scheduling_Multilist	include/utility/list.h	/^    Scheduling_Multilist() {}$/;"	f	class:Scheduling_Multilist
Scheduling_Multilist	include/utility/list.h	/^class Scheduling_Multilist$/;"	c
Scheduling_Queue	include/utility/scheduling.h	/^class Scheduling_Queue: public Scheduling_List<T> {};$/;"	c
Scratchpad	include/machine/pc/pc_scratchpad.h	/^    Scratchpad() {}$/;"	f	class:Scratchpad
Scratchpad	include/machine/pc/pc_scratchpad.h	/^class Scratchpad: public Scratchpad_Base$/;"	c
Scratchpad_Allocator	include/system/types.h	/^enum Scratchpad_Allocator { SCRATCHPAD };$/;"	g
Scratchpad_Base	include/machine/scratchpad.h	/^    Scratchpad_Base() {}$/;"	f	class:Scratchpad_Base
Scratchpad_Base	include/machine/scratchpad.h	/^class Scratchpad_Base$/;"	c
Second	include/system/types.h	/^    Second() {};$/;"	f	class:Second
Second	include/system/types.h	/^    Second(const Infinity &): _time(INFINITE) {};$/;"	f	class:Second
Second	include/system/types.h	/^    Second(const Time_Base & time): _time(time) {}$/;"	f	class:Second
Second	include/system/types.h	/^class Second$/;"	c
Section_Flags	include/architecture/armv7/armv7_mmu.h	/^        Section_Flags(unsigned long f) : _flags(f) {}$/;"	f	class:ARMv7_MMU::Section_Flags
Section_Flags	include/architecture/armv7/armv7_mmu.h	/^    class Section_Flags$/;"	c	class:ARMv7_MMU
Segment	include/memory.h	/^class Segment: public MMU::Chunk$/;"	c
Segment	src/api/segment.cc	/^Segment::Segment(Phy_Addr phy_addr, unsigned long bytes, Flags flags): Chunk(phy_addr, bytes, fl/;"	f	class:Segment
Segment	src/api/segment.cc	/^Segment::Segment(unsigned long bytes, Flags flags): Chunk(bytes, flags, WHITE)$/;"	f	class:Segment	typeref:typename:__BEGIN_SYS
Select_Debug	include/utility/debug.h	/^class Select_Debug: public Debug {};$/;"	c
Select_Debug	include/utility/debug.h	/^class Select_Debug<false>: public Null_Debug {};$/;"	c
Select_Predictor	include/utility/predictor.h	/^struct Select_Predictor$/;"	s
Select_Predictor	include/utility/predictor.h	/^struct Select_Predictor<Predictor_Common::DBP>$/;"	s
Select_Predictor	include/utility/predictor.h	/^struct Select_Predictor<Predictor_Common::LVP>$/;"	s
Selector	include/machine/nic.h	/^        typedef unsigned int Selector;$/;"	t	struct:NIC_Common::Configuration	typeref:typename:unsigned int
Semaphore	include/synchronizer.h	/^class Semaphore: protected Synchronizer_Common$/;"	c
Semaphore	src/api/semaphore.cc	/^Semaphore::Semaphore(long v) : _value(v)$/;"	f	class:Semaphore	typeref:typename:__BEGIN_SYS
Semaphore_Handler	include/synchronizer.h	/^    Semaphore_Handler(Semaphore * h) : _handler(h) {}$/;"	f	class:Semaphore_Handler
Semaphore_Handler	include/synchronizer.h	/^class Semaphore_Handler: public Handler$/;"	c
Serial_Display	include/machine/display.h	/^    Serial_Display() {}$/;"	f	class:Serial_Display
Serial_Display	include/machine/display.h	/^class Serial_Display: public Display_Common$/;"	c
Serial_Keyboard	include/machine/keyboard.h	/^    Serial_Keyboard() {}$/;"	f	class:Serial_Keyboard
Serial_Keyboard	include/machine/keyboard.h	/^class Serial_Keyboard: public Keyboard_Common$/;"	c
Set_Address	include/machine/usb.h	/^        struct Set_Address$/;"	s	class:USB_2_0::Request
Set_Configuration	include/machine/usb.h	/^        struct Set_Configuration$/;"	s	class:USB_2_0::Request
Set_Control_Line_State	include/machine/usb.h	/^            struct Set_Control_Line_State$/;"	s	class:USB_2_0::CDC::Request
Setup	src/setup/setup_legacy_pc.cc	/^Setup::Setup(char * boot_image)$/;"	f	class:Setup
Setup	src/setup/setup_legacy_pc.cc	/^class Setup$/;"	c	file:
Setup	src/setup/setup_raspberry_pi3.cc	/^Setup::Setup()$/;"	f	class:Setup
Setup	src/setup/setup_raspberry_pi3.cc	/^class Setup$/;"	c	file:
Setup	src/setup/setup_realview_pbx.cc	/^Setup::Setup()$/;"	f	class:Setup
Setup	src/setup/setup_realview_pbx.cc	/^class Setup$/;"	c	file:
Setup	src/setup/setup_sifive_e.cc	/^Setup::Setup()$/;"	f	class:Setup
Setup	src/setup/setup_sifive_e.cc	/^class Setup$/;"	c	file:
Setup	src/setup/setup_sifive_u.cc	/^Setup::Setup()$/;"	f	class:Setup
Setup	src/setup/setup_sifive_u.cc	/^class Setup$/;"	c	file:
Setup	src/setup/setup_visionfive2.cc	/^Setup::Setup()$/;"	f	class:Setup
Setup	src/setup/setup_visionfive2.cc	/^class Setup$/;"	c	file:
Setup	src/setup/setup_zynq.cc	/^Setup::Setup()$/;"	f	class:Setup
Setup	src/setup/setup_zynq.cc	/^class Setup$/;"	c	file:
Shared_Key	include/utility/diffie_hellman.h	/^    typedef Bignum Shared_Key;$/;"	t	class:Diffie_Hellman	typeref:typename:Bignum
Si5_DUAL	include/machine/spi.h	/^        Si5_DUAL    = 1,       \/\/ SiFive-U, dual SPI (DQ0, DQ1)$/;"	e	enum:SPI_Common::Protocol
Si5_QUAD	include/machine/spi.h	/^        Si5_QUAD    = 2,       \/\/ SiFive-U, quad SPI (DQ0, DQ1, DQ2, DQ3)$/;"	e	enum:SPI_Common::Protocol
Si5_SINGLE	include/machine/spi.h	/^        Si5_SINGLE  = 0,       \/\/ SiFive-U, single SPI (DQ0[MOSI], DQ1[MISO])$/;"	e	enum:SPI_Common::Protocol
SiFive_E	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
SiFive_SPI	include/machine/riscv/riscv_spi.h	/^class SiFive_SPI: public SPI_Common$/;"	c
SiFive_SPI_Engine	include/machine/riscv/riscv_spi.h	/^    SiFive_SPI_Engine(SiFive_SPI * spi): _spi(spi), _rxd_pending(false), _rxd(0) {}$/;"	f	class:SiFive_SPI_Engine
SiFive_SPI_Engine	include/machine/riscv/riscv_spi.h	/^class SiFive_SPI_Engine: public SPI_Common$/;"	c
SiFive_U	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
SiFive_UART	include/machine/riscv/riscv_uart.h	/^    SiFive_UART(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int /;"	f	class:SiFive_UART
SiFive_UART	include/machine/riscv/riscv_uart.h	/^class SiFive_UART$/;"	c
Simple_Grouping_List	include/utility/list.h	/^    Simple_Grouping_List(): _grouped_size(0) {}$/;"	f	class:Simple_Grouping_List
Simple_Grouping_List	include/utility/list.h	/^class Simple_Grouping_List: public Simple_List<T, El>$/;"	c
Simple_Hash	include/utility/hash.h	/^    Simple_Hash() {}$/;"	f	class:Simple_Hash
Simple_Hash	include/utility/hash.h	/^class Simple_Hash$/;"	c
Simple_List	include/utility/list.h	/^    Simple_List(): _size(0), _head(0), _tail(0) {}$/;"	f	class:Simple_List
Simple_List	include/utility/list.h	/^class Simple_List$/;"	c
Simple_Ordered_List	include/utility/list.h	/^class Simple_Ordered_List: public Simple_List<T, El>$/;"	c
Simple_Relative_List	include/utility/list.h	/^class Simple_Relative_List: public Simple_Ordered_List<T, R, El, true> {};$/;"	c
Simple_Spin	include/utility/spin.h	/^    Simple_Spin(): _locked(false) {}$/;"	f	class:Simple_Spin
Simple_Spin	include/utility/spin.h	/^class Simple_Spin$/;"	c
SingleCollisions	include/machine/pc/pc_c905.h	/^        Reg8  SingleCollisions;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
Singly_Linked	include/utility/list.h	/^        Singly_Linked(const T * o): _object(o), _next(0) {}$/;"	f	class:List_Elements::Singly_Linked
Singly_Linked	include/utility/list.h	/^    class Singly_Linked$/;"	c	namespace:List_Elements
Singly_Linked_Grouping	include/utility/list.h	/^        Singly_Linked_Grouping(const T * o, unsigned long s): _object(o), _size(s), _next(0) {}$/;"	f	class:List_Elements::Singly_Linked_Grouping
Singly_Linked_Grouping	include/utility/list.h	/^    class Singly_Linked_Grouping$/;"	c	namespace:List_Elements
Singly_Linked_Ordered	include/utility/list.h	/^        Singly_Linked_Ordered(const T * o, const R & r = 0): _object(o), _rank(r), _next(0) {}$/;"	f	class:List_Elements::Singly_Linked_Ordered
Singly_Linked_Ordered	include/utility/list.h	/^    class Singly_Linked_Ordered$/;"	c	namespace:List_Elements
Size	include/system/info.h	/^    typedef unsigned long Size;$/;"	t	struct:System_Info_Common	typeref:typename:unsigned long
SmbAddress	include/machine/pc/pc_c905.h	/^        Reg8  SmbAddress;$/;"	m	struct:C905::Window1	typeref:typename:Reg8
SmbArb	include/machine/pc/pc_c905.h	/^        Reg8  SmbArb;$/;"	m	struct:C905::Window1	typeref:typename:Reg8
SmbDialog	include/machine/pc/pc_c905.h	/^        Reg8  SmbDialog;$/;"	m	struct:C905::Window1	typeref:typename:Reg8
SmbFifoData	include/machine/pc/pc_c905.h	/^        Reg8  SmbFifoData;$/;"	m	struct:C905::Window1	typeref:typename:Reg8
SmbRxBytes	include/machine/pc/pc_c905.h	/^        Reg16 SmbRxBytes;$/;"	m	struct:C905::Window1	typeref:typename:Reg16
SmbStatus	include/machine/pc/pc_c905.h	/^        Reg16 SmbStatus;$/;"	m	struct:C905::Window1	typeref:typename:Reg16
SosBits	include/machine/pc/pc_c905.h	/^        Reg8  SosBits;$/;"	m	struct:C905::Window1	typeref:typename:Reg8
Spatial	include/utility/predictor.h	/^        Spatial(Tn ... an): Model(an ...) {}$/;"	f	class:Predictor_Common::Spatial
Spatial	include/utility/predictor.h	/^        Spatial(const Space & s, Tn ... an): Model(an ...), _space(s) {}$/;"	f	class:Predictor_Common::Spatial
Spatial	include/utility/predictor.h	/^    class Spatial: public Model$/;"	c	class:Predictor_Common
Spatial_Constant_Model	include/utility/predictor.h	/^    using Spatial_Constant_Model = Model<SPATIAL_CONSTANT, Spatial<Space, Constant<Time, Value>>/;"	t	class:Predictor_Common	typeref:typename:Model<SPATIAL_CONSTANT,Spatial<Space,Constant<Time,Value>>>
Spatial_Linear_Model	include/utility/predictor.h	/^    using Spatial_Linear_Model = Model<SPATIAL_LINEAR, Spatial<Space, Linear<Time, Value>>>;$/;"	t	class:Predictor_Common	typeref:typename:Model<SPATIAL_LINEAR,Spatial<Space,Linear<Time,Value>>>
Sphere	include/utility/geometry.h	/^    Sphere() {}$/;"	f	struct:Sphere
Sphere	include/utility/geometry.h	/^    Sphere(const Center & c, const Radius & r = 0): center(c), radius(r) {}$/;"	f	struct:Sphere
Sphere	include/utility/geometry.h	/^struct Sphere$/;"	s
Spin	include/utility/spin.h	/^    Spin(): _level(0), _owner(0) {}$/;"	f	class:Spin
Spin	include/utility/spin.h	/^class Spin$/;"	c
SqeErrors	include/machine/pc/pc_c905.h	/^        Reg8  SqeErrors;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
Start	include/system/meta.h	/^    { enum { Result = Tail::template Find<Type, Start, Current + 1>::Result }; };$/;"	e	enum:LIST::Find::__anon97a16dc90803
State	include/process.h	/^    enum State {$/;"	g	class:Thread
State	include/utility/aes.h	/^    typedef unsigned char State[4][4]; \/\/ array holding the intermediate results during decryp/;"	t	class:SWAES	typeref:typename:unsigned char[4][4]
StationAddressHi	include/machine/pc/pc_c905.h	/^        Reg16 StationAddressHi;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
StationAddressLo	include/machine/pc/pc_c905.h	/^        Reg16 StationAddressLo;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
StationAddressMid	include/machine/pc/pc_c905.h	/^        Reg16 StationAddressMid;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
StationMaskHi	include/machine/pc/pc_c905.h	/^        Reg16 StationMaskHi;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
StationMaskLo	include/machine/pc/pc_c905.h	/^        Reg16 StationMaskLo;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
StationMaskMid	include/machine/pc/pc_c905.h	/^        Reg16 StationMaskMid;$/;"	m	struct:C905::Window2	typeref:typename:Reg16
Statistics	include/machine/nic.h	/^        Statistics(): rx_packets(0), tx_packets(0), rx_bytes(0), tx_bytes(0) {}$/;"	f	struct:NIC_Common::Statistics
Statistics	include/machine/nic.h	/^    struct Statistics$/;"	s	class:NIC_Common
Statistics	include/network/ethernet.h	/^        Statistics(): rx_overruns(0), tx_overruns(0), frame_errors(0), carrier_errors(0), collis/;"	f	struct:Ethernet::Statistics
Statistics	include/network/ethernet.h	/^    struct Statistics: public NIC_Common::Statistics$/;"	s	class:Ethernet
Statistics	include/scheduler.h	/^    union Statistics {$/;"	u	class:Scheduling_Criterion_Common
Status	include/architecture/rv32/rv32_cpu.h	/^    typedef Reg Status;$/;"	t	class:CPU	typeref:typename:Reg
Status	include/architecture/rv64/rv64_cpu.h	/^    typedef Reg Status;$/;"	t	class:CPU	typeref:typename:Reg
Synchronizer_Common	include/synchronizer.h	/^    Synchronizer_Common() {}$/;"	f	class:Synchronizer_Common
Synchronizer_Common	include/synchronizer.h	/^class Synchronizer_Common$/;"	c
SysCtrl	include/machine/cortex/emote3/emote3_sysctrl.h	/^class SysCtrl$/;"	c
SysCtrl	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    SysCtrl() {}$/;"	f	class:SysCtrl
SysCtrl	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^class SysCtrl$/;"	c
SysTick	include/machine/cortex/engine/cortex_m3/systick.h	/^class SysTick: public Timer_Common$/;"	c
System	include/system.h	/^class System$/;"	c
System_Allocator	include/system/types.h	/^enum System_Allocator { SYSTEM };$/;"	g
System_Event	include/system/traits.h	/^enum System_Event {$/;"	g
System_Info	include/machine/cortex/emote3/emote3_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/cortex/lm3s811/lm3s811_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/cortex/raspberry_pi3/raspberry_pi3_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/cortex/realview_pbx/realview_pbx_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/cortex/zynq/zynq_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/pc/legacy_pc/legacy_pc_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/riscv/sifive_e/sifive_e_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/riscv/sifive_u/sifive_u_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	include/machine/riscv/visionfive2/visionfive2_info.h	/^struct System_Info: public System_Info_Common$/;"	s
System_Info	tools/eposmkbi/eposmkbi.cc	/^typedef _SYS::System_Info System_Info;$/;"	t	typeref:typename:_SYS::System_Info	file:
System_Info_Common	include/system/info.h	/^struct System_Info_Common$/;"	s
System_Timer_Engine	include/machine/cortex/emote3/emote3_timer.h	/^    System_Timer_Engine() { new(systick()) SysTick; }$/;"	f	class:System_Timer_Engine
System_Timer_Engine	include/machine/cortex/emote3/emote3_timer.h	/^class System_Timer_Engine: public Timer_Common$/;"	c
System_Timer_Engine	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    System_Timer_Engine() { new(systick()) SysTick; }$/;"	f	class:System_Timer_Engine
System_Timer_Engine	include/machine/cortex/lm3s811/lm3s811_timer.h	/^class System_Timer_Engine: public Timer_Common$/;"	c
System_Timer_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^class System_Timer_Engine: public Timer_Common$/;"	c
System_Timer_Engine	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^class System_Timer_Engine: public Timer_Common$/;"	c
System_Timer_Engine	include/machine/cortex/zynq/zynq_timer.h	/^class System_Timer_Engine: public Timer_Common$/;"	c
TAB	include/machine/display.h	/^        TAB  = 0x09,$/;"	e	enum:Serial_Display::__anonaf5f1ee80103
TAB_SIZE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
TAB_SIZE	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/cortex/zynq/zynq_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/display.h	/^    static const int TAB_SIZE = Traits<Serial_Display>::TAB_SIZE;$/;"	m	class:Serial_Display	typeref:typename:const int
TAB_SIZE	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/pc/pc_display.h	/^    static const int TAB_SIZE = Traits<Display>::TAB_SIZE;$/;"	m	class:VGA	typeref:typename:const int
TAB_SIZE	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAB_SIZE	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const int TAB_SIZE = 8;$/;"	m	struct:Traits	typeref:typename:const int
TAEN	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TAEN            = 1 << 0,       \/\/ Timer A enable$/;"	e	enum:GPTM::__anon5534d7d60203
TAEVENT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TAEVENT         = 1 << 2,       \/\/ Timer A event mode (0 -> positive edge, 1 -> negati/;"	e	enum:GPTM::__anon5534d7d60203
TAMS	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TAMS            = 1 << 3,       \/\/ Timer A alternate mode (0 -> capture, 1 -> PWM) mod/;"	e	enum:GPTM::__anon5534d7d60303
TAM_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TAM_INT  = 1 << 4,      \/\/ Timer A match interrupt          RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
TAOTE	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TAOTE           = 1 << 5,       \/\/ Timer A output ADC trigger enable$/;"	e	enum:GPTM::__anon5534d7d60203
TAPWML	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TAPWML          = 1 << 6,       \/\/ Timer A PWM output level (0 -> direct, 1 -> inverte/;"	e	enum:GPTM::__anon5534d7d60203
TARGET	src/boot/makefile	/^TARGET := $(if $(shell find boot_$(MMOD)* 2> \/dev\/null), install_$(MMOD))$/;"	m
TARGET	src/setup/makefile	/^TARGET := $(if $(shell find setup_$(MMOD)* 2> \/dev\/null), $(if $(SETUP_ADDR), install, install/;"	m
TASK_ID	include/system/types.h	/^    TASK_ID,$/;"	e	enum:__anond508eab70103
TASTALL	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TASTALL         = 1 << 1,       \/\/ Timer A stall enable (0 -> continues counting while/;"	e	enum:GPTM::__anon5534d7d60203
TATO_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TATO_INT = 1 << 0,      \/\/ Timer A time-out interrupt       RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
TBD	include/machine/pc/pc_e100.h	/^    typedef Transmit_Buffer_Descriptor TBD;$/;"	t	class:i82559ER	typeref:typename:Transmit_Buffer_Descriptor
TBD_ARRAY_SIZE	include/machine/pc/pc_e100.h	/^    static const unsigned int TBD_ARRAY_SIZE = 1;$/;"	m	class:i82559ER	typeref:typename:const unsigned int
TBEN	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBEN            = 1 << 8,       \/\/ Timer B enable$/;"	e	enum:GPTM::__anon5534d7d60203
TBEVENT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBEVENT         = 1 << 10,      \/\/ Timer B event mode (0 -> positive edge, 1 -> negati/;"	e	enum:GPTM::__anon5534d7d60203
TBM_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBM_INT  = 1 << 11,     \/\/ Timer B match interrupt          RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
TBOTE	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBOTE           = 1 << 13,      \/\/ Timer B output ADC trigger enable$/;"	e	enum:GPTM::__anon5534d7d60203
TBPWML	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBPWML          = 1 << 14,      \/\/ Timer B PWM output level (0 -> direct, 1 -> inverte/;"	e	enum:GPTM::__anon5534d7d60203
TBSTALL	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBSTALL         = 1 << 9,       \/\/ Timer B stall enable (0 -> continues counting while/;"	e	enum:GPTM::__anon5534d7d60203
TBTO_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TBTO_INT = 1 << 8,      \/\/ Timer B time-out interrupt       RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
TC0IC	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TC0IC  = 0x40,     \/\/ Core 0 Interrupt Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TC1IC	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TC1IC  = 0x44,     \/\/ Core 1 Interrupt Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TC2IC	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TC2IC  = 0x48,     \/\/ Core 2 Interrupt Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TC3IC	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TC3IC  = 0x4C,     \/\/ Core 3 Interrupt Control$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TCDIR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TCDIR           = 1 << 4,       \/\/ Timer A count direction (0 -> descending, 1 -> asce/;"	e	enum:GPTM::__anon5534d7d60303
TCMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TCMR            = 1 << 2,       \/\/ Timer A capture mode (0 -> edge-count, 1 -> edge-ti/;"	e	enum:GPTM::__anon5534d7d60303
TCS	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TCS    = 0x34,     \/\/ Control\/Status$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TE	include/machine/pc/pc_rtl8139.h	/^        TE         = 0x04,      \/\/ CMD --> TX state machine on$/;"	e	enum:RTL8139::__anon2b7d05ed0203
TEMPERATURE	include/machine/cortex/emote3/emote3_adc.h	/^        TEMPERATURE       = 14,$/;"	e	enum:CC2538_ADC::Channel
TEMPERATURE_ID	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        TEMPERATURE_ID          = 0x0,$/;"	e	enum:IOCtrl::__anon202912fb0503
TEMPERATURE_TAG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        TEMPERATURE_TAG         = 0x00030006,$/;"	e	enum:IOCtrl::__anon202912fb0403
TEMPERATURE_TARGET	include/architecture/ia32/ia32_cpu.h	/^        TEMPERATURE_TARGET      = 0x01a2$/;"	e	enum:CPU::__anon1dc257340803
TEMPORAL	include/utility/predictor.h	/^    enum History_Type { TEMPORAL, ATEMPORAL };$/;"	e	enum:Predictor_Common::History_Type
TEMPTY_REG	include/machine/pc/pc_uart.h	/^        TEMPTY_REG          = 1 << 6,$/;"	e	enum:NS16550AF::__anona267e3820203
TEMPTY_REG	include/machine/riscv/riscv_uart.h	/^        TEMPTY_REG          = 1 << 6,$/;"	e	enum:DW8250::__anon08e238ea0603
TEMPTY_REG	include/machine/riscv/riscv_uart.h	/^        TEMPTY_REG          = 1 << 6,$/;"	e	enum:NS16500A::__anon08e238ea0403
TEMP_HOLD	include/machine/engine/si7020.h	/^        TEMP_HOLD       = 0xe3, \/\/ Measure Temperature, Hold Master Mode$/;"	e	enum:SI7020::__anon3a616d7c0103
TEMP_NOHOLD	include/machine/engine/si7020.h	/^        TEMP_NOHOLD     = 0xf3, \/\/ Measure Temperature, No Hold Master Mode$/;"	e	enum:SI7020::__anon3a616d7c0103
TEMP_PREV	include/machine/engine/si7020.h	/^        TEMP_PREV       = 0xe0, \/\/ Read Temperature Value from Previous RH Measurement$/;"	e	enum:SI7020::__anon3a616d7c0103
TESTS	makefile	/^TESTS		:= $(shell find $(TST) -maxdepth 1 -type d -and -not -name tests -printf "%f\\n")$/;"	m
TESTS_COMPILED	makefile	/^TESTS_COMPILED 	:= $(TESTS_COMPILED) $(subst .bin,,$(shell find $(IMG) -name \\*.bin -printf "%f/;"	m
TESTS_COMPILED	makefile	/^TESTS_COMPILED 	:= $(subst .img,,$(shell find $(IMG) -name \\*.img -printf "%f\\n"))$/;"	m
TESTS_FINISHED	makefile	/^TESTS_FINISHED 	:= $(subst .out,,$(shell find $(IMG) -name \\*.out -printf "%f\\n"))$/;"	m
TESTS_TO_RUN	makefile	/^TESTS_TO_RUN	:= $(APPLICATIONS) $(TESTS)$/;"	m
TEST_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        TEST_BASE       = 0x00100000,   \/\/ SiFive test engine$/;"	e	enum:Memory_Map::__anond92500800103
TEX0	include/architecture/armv7/armv7_mmu.h	/^            TEX0 = 1 << 12,$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
TEX1	include/architecture/armv7/armv7_mmu.h	/^            TEX1 = 1 << 13,$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
TEX2	include/architecture/armv7/armv7_mmu.h	/^            TEX2 = 1 << 14,$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
TFC	include/machine/pc/pc_pcnet32.h	/^        TFC      =   4, \/\/ Test and Features Control$/;"	e	enum:Am79C970A::__anon99cdeac50203
TFE	include/machine/cortex/engine/pl022.h	/^        TFE             = 1 << 0,   \/\/ transmit FIFO empty$/;"	e	enum:PL022::__anone33d9a0b0603
TGRAN_16KB	include/architecture/armv8/armv8_cpu.h	/^        TGRAN_16KB              = 0x1   << 20, \/\/ 16 KB supported$/;"	e	enum:ARMv8_A::__anon394073320303
TGRAN_4KB_NOT	include/architecture/armv8/armv8_cpu.h	/^        TGRAN_4KB_NOT           = 0xf   << 28, \/\/ 4 KB not supported$/;"	e	enum:ARMv8_A::__anon394073320303
TGRAN_64KB_NOT	include/architecture/armv8/armv8_cpu.h	/^        TGRAN_64KB_NOT          = 0xf   << 24, \/\/ 64 KB not supported$/;"	e	enum:ARMv8_A::__anon394073320303
THERM_STATUS	include/architecture/ia32/ia32_cpu.h	/^        THERM_STATUS            = 0x019c,$/;"	e	enum:CPU::__anon1dc257340803
THOLD_REG	include/machine/pc/pc_uart.h	/^        THOLD_REG           = 1 << 5,   \/\/ LSR$/;"	e	enum:NS16550AF::__anona267e3820203
THOLD_REG	include/machine/riscv/riscv_uart.h	/^        THOLD_REG           = 1 << 5,$/;"	e	enum:DW8250::__anon08e238ea0603
THOLD_REG	include/machine/riscv/riscv_uart.h	/^        THOLD_REG           = 1 << 5,$/;"	e	enum:NS16500A::__anon08e238ea0403
THR	include/machine/pc/pc_uart.h	/^        THR = 0, \/\/ Transmit Holding	W,   DLAB = 0$/;"	e	enum:NS16550AF::__anona267e3820103
THREAD_EXECUTION_TIME	include/system/traits.h	/^    THREAD_EXECUTION_TIME,$/;"	e	enum:System_Event
THREAD_ID	include/system/types.h	/^    THREAD_ID = FIRST_COMPONENT_ID,$/;"	e	enum:__anond508eab70103
TI	include/machine/spi.h	/^        TI,                     \/\/ TI$/;"	e	enum:SPI_Common::Protocol
TILD	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TILD            = 1 << 8,       \/\/ Timer A PWM interval load write (0 -> next cycle, 1/;"	e	enum:GPTM::__anon5534d7d60303
TIM	include/machine/cortex/emote3/emote3_traits.h	/^    enum {CLARO, TIM, OI};$/;"	e	enum:Traits::__anon749c60f50103
TIME	include/architecture/rv32/rv32_pmu.h	/^        TIME                                            = 1,$/;"	e	enum:RV32_PMU::__anon6b07e5da0103
TIMER	include/machine/nic.h	/^            TIMER       = 1 << 4,     \/\/ timer parameters (time-synchronous MACs only, r\/w)$/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
TIMER0_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        TIMER0_BASE             = 0x40030000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anon74629cb40103
TIMER0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        TIMER0_BASE             = 0x40030000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anona531b8cc0103
TIMER0_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        TIMER0_BASE     = emulated ? MBOX_CTRL_BASE : 0x3f003000,             \/\/ System Timer /;"	e	enum:Memory_Map::__anon2fdd5a640103
TIMER0_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        TIMER0_BASE             = 0x10011000, \/\/ ARM Dual-Timer Module SP804$/;"	e	enum:Memory_Map::__anonea063a4a0103
TIMER0_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        TIMER0_BASE             = 0xf8001000,$/;"	e	enum:Memory_Map::__anona1c271de0103
TIMER1_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        TIMER1_BASE             = 0x40031000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anon74629cb40103
TIMER1_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        TIMER1_BASE             = 0x40031000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anona531b8cc0103
TIMER1_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        TIMER1_BASE     = 0x3f00b400,             \/\/ ARM Timer (frequency relative to processo/;"	e	enum:Memory_Map::__anon2fdd5a640103
TIMER1_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        TIMER1_BASE             = 0x10012000, \/\/ ARM Dual-Timer Module SP804$/;"	e	enum:Memory_Map::__anonea063a4a0103
TIMER1_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        TIMER1_BASE             = 0xf8002000,$/;"	e	enum:Memory_Map::__anona1c271de0103
TIMER1_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        TIMER1_BASE     = 0x13050000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
TIMER2_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        TIMER2_BASE             = 0x40032000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anon74629cb40103
TIMER2_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        TIMER2_BASE             = 0x40032000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anona531b8cc0103
TIMER3_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        TIMER3_BASE             = 0x40033000, \/\/ GPTM$/;"	e	enum:Memory_Map::__anon74629cb40103
TIMERS	include/machine/cortex/zynq/zynq_machine.h	/^    static const unsigned int TIMERS = 3;$/;"	m	class:Zynq	typeref:typename:const unsigned int
TIMER_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        TIMER_BASE      = 0x02004000,   \/\/ CLINT Timer$/;"	e	enum:Memory_Map::__anona1c77a600103
TIMER_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        TIMER_BASE      = 0x02004000,   \/\/ CLINT Timer$/;"	e	enum:Memory_Map::__anond92500800103
TIMER_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        TIMER_BASE      = 0x02004000,   \/\/                              CLINT Timer$/;"	e	enum:Memory_Map::__anonc1c0cf140103
TIMER_CAPTURE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TIMER_CAPTURE  = 0x01,$/;"	e	enum:CC2538RF::__anon1a159e881a03
TIMER_COMPARE1	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TIMER_COMPARE1 = 0x03,$/;"	e	enum:CC2538RF::__anon1a159e881a03
TIMER_COMPARE2	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TIMER_COMPARE2 = 0x04,$/;"	e	enum:CC2538RF::__anon1a159e881a03
TIMER_COUNTER	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TIMER_COUNTER  = 0x00,$/;"	e	enum:CC2538RF::__anon1a159e881a03
TIMER_CURRENT	include/machine/pc/pc_ic.h	/^        TIMER_CURRENT = 0x390,  \/\/ Timer's current count$/;"	e	enum:APIC::__anon3a300d520703
TIMER_EN	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        TIMER_EN    = 1    << 7,$/;"	e	enum:ARM_Timer::__anonbbe195780203
TIMER_ENABLE	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TIMER_ENABLE        = 28,$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390403
TIMER_ENABLE	include/machine/cortex/engine/cortex_a9/private_timer.h	/^        TIMER_ENABLE                = 1 << 0,   \/\/ Enable                       r\/w     0$/;"	e	enum:A9_Private_Timer::__anonbdb656530203
TIMER_ENABLE	include/machine/cortex/zynq/zynq_machine.h	/^        TIMER_ENABLE                = 1 << 0,   \/\/ Enable                       r\/w     0$/;"	e	enum:Zynq::__anonae32835d0f03
TIMER_ID	include/system/types.h	/^    TIMER_ID,$/;"	e	enum:__anond508eab70103
TIMER_INITIAL	include/machine/pc/pc_ic.h	/^        TIMER_INITIAL = 0x380,  \/\/ Timer's initial count$/;"	e	enum:APIC::__anon3a300d520703
TIMER_MASKED	include/machine/pc/pc_ic.h	/^        TIMER_MASKED            = LVT_MASKED,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_ONE_SHOT	include/machine/pc/pc_ic.h	/^        TIMER_ONE_SHOT          = (0 << 17),$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PERIOD	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TIMER_PERIOD   = 0x02,$/;"	e	enum:CC2538RF::__anon1a159e881a03
TIMER_PERIODIC	include/machine/pc/pc_ic.h	/^        TIMER_PERIODIC          = (1 << 17),$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE = 0x3e0   \/\/ Timer's BUS CLOCK prescaler$/;"	e	enum:APIC::__anon3a300d520703
TIMER_PRESCALE_BY_1	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_1     = 0xb,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_128	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_128   = 0x3,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_16	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_16    = 0xa,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_2	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_2     = 0x0,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_32	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_32    = 0x1,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_4	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_4     = 0x8,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_64	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_64    = 0x9,$/;"	e	enum:APIC::__anon3a300d520a03
TIMER_PRESCALE_BY_8	include/machine/pc/pc_ic.h	/^        TIMER_PRESCALE_BY_8     = 0x2,$/;"	e	enum:APIC::__anon3a300d520a03
TIME_FREQ_MASK	include/machine/pc/pc_rtc.h	/^        TIME_FREQ_MASK	= 0x70, \/\/ Time frequency ?$/;"	e	enum:MC146818::__anon80dec0ef0303
TIME_STAMP	include/machine/nic.h	/^            TIME_STAMP  = 1UL << 31,  \/\/ time stamp the configuration (always updated, also wh/;"	e	enum:NIC_Common::Configuration::__anon0945c18c0103
TIR	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TIR    = 0x24,     \/\/ Timer Interrupt Routing$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TIRQC	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        TIRQC  = 0x38,     \/\/ IRQ clear & reload (write-only)$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390203
TLB_FLUSH_DTLB_THREAD	include/architecture/ia32/ia32_pmu.h	/^        TLB_FLUSH_DTLB_THREAD                           = 0xbd | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
TLB_FLUSH_STLB_ANY	include/architecture/ia32/ia32_pmu.h	/^        TLB_FLUSH_STLB_ANY                              = 0xbd | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
TLB_MEM_ERROR	include/architecture/armv7/armv7_pmu.h	/^        TLB_MEM_ERROR                           = 0xd2,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
TLB_MISSES	include/system/traits.h	/^    TLB_MISSES,$/;"	e	enum:PMU_Event
TLCLK	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned long TLCLK            = CLOCK \/ 2;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
TLCLK	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned long TLCLK            = CLOCK \/ 2;                                   /;"	m	struct:Traits	typeref:typename:const unsigned long
TMIE	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TMIE            = 1 << 5,       \/\/ Timer A match interrupt enable (GPTMTAMATCHR regist/;"	e	enum:GPTM::__anon5534d7d60303
TMR	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TMR             = 1 << 0,       \/\/ Timer A mode (0 -> reserved, 1 -> one-shot, 2 -> pe/;"	e	enum:GPTM::__anon5534d7d60303
TMR0_31	include/machine/pc/pc_ic.h	/^        TMR0_31       = 0x180,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR128_159	include/machine/pc/pc_ic.h	/^        TMR128_159    = 0x1c0,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR160_191	include/machine/pc/pc_ic.h	/^        TMR160_191    = 0x1d0,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR192_223	include/machine/pc/pc_ic.h	/^        TMR192_223    = 0x1e0,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR224_255	include/machine/pc/pc_ic.h	/^        TMR224_255    = 0x1f0,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR32_63	include/machine/pc/pc_ic.h	/^        TMR32_63      = 0x190,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR64_95	include/machine/pc/pc_ic.h	/^        TMR64_95      = 0x1a0,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMR96_127	include/machine/pc/pc_ic.h	/^        TMR96_127     = 0x1b0,  \/\/ Trigger mode$/;"	e	enum:APIC::__anon3a300d520703
TMRSU	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TMRSU           = 1 << 10,      \/\/ Timer A match register update mode (0 -> next cycle/;"	e	enum:GPTM::__anon5534d7d60303
TNF	include/machine/cortex/engine/pl022.h	/^        TNF             = 1 << 1,   \/\/ transmit FIFO not full                 RO      0x0$/;"	e	enum:PL022::__anone33d9a0b0603
TOK	include/machine/pc/pc_rtl8139.h	/^        TOK        = 0x04,      \/\/ IMR and ISR$/;"	e	enum:RTL8139::__anon2b7d05ed0203
TOKENS	tools/eposcfg/eposcfg.cc	/^const unsigned int TOKENS = 31;$/;"	v	typeref:typename:const unsigned int
TPLO	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TPLO            = 1 << 11,      \/\/ Legacy PWM operation (0 -> legacy operation, 1 -> C/;"	e	enum:GPTM::__anon5534d7d60303
TPR	include/machine/pc/pc_ic.h	/^        TPR           = 0x080,  \/\/ Task priority$/;"	e	enum:APIC::__anon3a300d520703
TPWMIE	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TPWMIE          = 1 << 9,       \/\/ Timer A PWM interrupt enable (valid only in PWM mod/;"	e	enum:GPTM::__anon5534d7d60303
TR1	include/machine/pc/pc_pcnet32.h	/^        TR1      = 124, \/\/ Test Register 1$/;"	e	enum:Am79C970A::__anon99cdeac50203
TRC	include/utility/debug.h	/^enum Debug_Trace {TRC = 4};$/;"	e	enum:Debug_Trace
TRSTART	include/machine/pc/pc_rtl8139.h	/^        TRSTART    = 0x20,      \/\/ TSAD0 --> TSAD3  | TX Start Address - 4 registers$/;"	e	enum:RTL8139::__anon2b7d05ed0103
TRSTATUS	include/machine/pc/pc_rtl8139.h	/^        TRSTATUS   = 0x10,      \/\/ TSD0 --> TSD3    | TX Status - 4 registers$/;"	e	enum:RTL8139::__anon2b7d05ed0103
TSC	include/architecture/armv7/armv7_tsc.h	/^    TSC() {}$/;"	f	class:TSC
TSC	include/architecture/armv7/armv7_tsc.h	/^class TSC: private TSC_Common$/;"	c
TSC	include/architecture/armv8/armv8_tsc.h	/^    TSC() {}$/;"	f	class:TSC
TSC	include/architecture/armv8/armv8_tsc.h	/^class TSC: private TSC_Common$/;"	c
TSC	include/architecture/ia32/ia32_tsc.h	/^    TSC() {}$/;"	f	class:TSC
TSC	include/architecture/ia32/ia32_tsc.h	/^class TSC: private TSC_Common$/;"	c
TSC	include/architecture/rv32/rv32_tsc.h	/^    TSC() {}$/;"	f	class:TSC
TSC	include/architecture/rv32/rv32_tsc.h	/^class TSC: private TSC_Common$/;"	c
TSC	include/architecture/rv64/rv64_tsc.h	/^    TSC() {}$/;"	f	class:TSC
TSC	include/architecture/rv64/rv64_tsc.h	/^class TSC: private TSC_Common$/;"	c
TSC_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        TSC_BASE                = TIMER3_BASE,$/;"	e	enum:Memory_Map::__anon74629cb40103
TSC_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        TSC_BASE                = TIMER1_BASE,$/;"	e	enum:Memory_Map::__anona531b8cc0103
TSC_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        TSC_BASE        = 0x3f003000,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
TSC_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        TSC_BASE                = GLOBAL_TIMER_BASE,$/;"	e	enum:Memory_Map::__anonea063a4a0103
TSC_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        TSC_BASE                = GLOBAL_TIMER_BASE,$/;"	e	enum:Memory_Map::__anona1c271de0103
TSC_Chronometer	include/time.h	/^    TSC_Chronometer() : _start(0), _stop(0) {}$/;"	f	class:TSC_Chronometer
TSC_Chronometer	include/time.h	/^class TSC_Chronometer$/;"	c
TSC_Common	include/architecture/tsc.h	/^    TSC_Common() {}$/;"	f	class:TSC_Common
TSC_Common	include/architecture/tsc.h	/^class TSC_Common$/;"	c
TSC_ID	include/system/types.h	/^    TSC_ID,$/;"	e	enum:__anond508eab70103
TSNAPS	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TSNAPS          = 1 << 7,       \/\/ Timer A snap-shot mode enable (in periodic mode, th/;"	e	enum:GPTM::__anon5534d7d60303
TSR	include/architecture/rv32/rv32_cpu.h	/^        TSR             = 1 << 22,      \/\/ Trap SRet in supervisor mode$/;"	e	enum:CPU::__anon6a1e4c700103
TSR	include/architecture/rv64/rv64_cpu.h	/^        TSR             = 1 << 22,      \/\/ Trap SRet in supervisor mode$/;"	e	enum:CPU::__anon18dc1bda0103
TSS	include/architecture/ia32/ia32_cpu.h	/^    struct TSS {$/;"	s	class:CPU
TSS	src/setup/setup_legacy_pc.cc	/^    typedef CPU::TSS TSS;$/;"	t	class:Setup	typeref:typename:CPU::TSS	file:
TSS0	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        TSS0            = SYS + 0x00005000,$/;"	e	enum:Memory_Map::__anona81ccb260103
TSS0	src/setup/setup_legacy_pc.cc	/^    static const unsigned long TSS0             = Memory_Map::TSS0;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
TSTP_Metadata	include/machine/nic.h	/^    struct TSTP_Metadata$/;"	s	class:NIC_Common
TTBR0_DISABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_DISABLE               = 0b1   << 7,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_SIZE_1GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_SIZE_1GB              = 34 << TTBR0_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_SIZE_4GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_SIZE_4GB              = 32 << TTBR0_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_SIZE_512GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_SIZE_512GB            = 25 << TTBR0_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_SIZE_64GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_SIZE_64GB             = 28 << TTBR0_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_SIZE_OFFSET	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_SIZE_OFFSET           = 0, \/\/ size = 2 ^(64 - TTBR0_SIZE)$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_TBI	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_TBI                   = 0b1ULL    << 37, \/\/ ignore top byte when calculating add/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_TG0_16KB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_TG0_16KB              = 0b10      << 14,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_TG0_4KB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_TG0_4KB               = 0b00      << 14,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_TG0_64KB	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_TG0_64KB              = 0b10      << 14,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_INNER_NO_CACHE	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_INNER_NO_CACHE   = 0b00      << 8,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_INNER_SHAREABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_INNER_SHAREABLE  = 0b11      << 12,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_INNER_WB_NO_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_INNER_WB_NO_WA   = 0b11      << 8,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_INNER_WB_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_INNER_WB_WA      = 0b01      << 8,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_INNER_WT	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_INNER_WT         = 0b10      << 8,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_NON_SHAREABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_NON_SHAREABLE    = 0b00      << 12,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_OUTER_NO_CACHE	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_OUTER_NO_CACHE   = 0b00      << 10,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_OUTER_SHAREABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_OUTER_SHAREABLE  = 0b10      << 12,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_OUTER_WB_NO_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_OUTER_WB_NO_WA   = 0b11      << 10,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_OUTER_WB_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_OUTER_WB_WA      = 0b01      << 10,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR0_WALK_OUTER_WT	include/architecture/armv8/armv8_cpu.h	/^        TTBR0_WALK_OUTER_WT         = 0b10      << 10,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_DISABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_DISABLE               = 0b1   << 23,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_SIZE_1GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_SIZE_1GB              = 34 << TTBR1_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_SIZE_4GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_SIZE_4GB              = 32 << TTBR1_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_SIZE_512GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_SIZE_512GB            = 25 << TTBR1_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_SIZE_64GB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_SIZE_64GB             = 28 << TTBR1_SIZE_OFFSET,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_SIZE_OFFSET	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_SIZE_OFFSET           = 16, \/\/ size = 2 ^(64 - TTBR1_SIZE)$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_TBI	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_TBI                   = 0b1ULL    << 38 \/\/ ignore top byte when calculating addr/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_TG1_16KB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_TG1_16KB              = 0b01      << 30,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_TG1_4KB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_TG1_4KB               = 0b10      << 30,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_TG1_64KB	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_TG1_64KB              = 0b11      << 30,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_INNER_NO_CACHE	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_INNER_NO_CACHE   = 0b00      << 24,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_INNER_SHAREABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_INNER_SHAREABLE  = 0b11      << 28,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_INNER_WB_NO_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_INNER_WB_NO_WA   = 0b11      << 24,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_INNER_WB_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_INNER_WB_WA      = 0b01      << 24,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_INNER_WT	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_INNER_WT         = 0b10      << 24,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_NON_SHAREABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_NON_SHAREABLE    = 0b00      << 28,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_OUTER_NO_CACHE	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_OUTER_NO_CACHE   = 0b00      << 26,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_OUTER_SHAREABLE	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_OUTER_SHAREABLE  = 0b10      << 28,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_OUTER_WB_NO_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_OUTER_WB_NO_WA   = 0b11      << 26,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_OUTER_WB_WA	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_OUTER_WB_WA      = 0b01      << 26,$/;"	e	enum:ARMv8_A::__anon394073320503
TTBR1_WALK_OUTER_WT	include/architecture/armv8/armv8_cpu.h	/^        TTBR1_WALK_OUTER_WT         = 0b10      << 26,$/;"	e	enum:ARMv8_A::__anon394073320503
TVM	include/architecture/rv32/rv32_cpu.h	/^        TVM             = 1 << 20,      \/\/ Trap Virtual Memory makes SATP inaccessible in supe/;"	e	enum:CPU::__anon6a1e4c700103
TVM	include/architecture/rv64/rv64_cpu.h	/^        TVM             = 1 << 20,      \/\/ Trap Virtual Memory makes SATP inaccessible in supe/;"	e	enum:CPU::__anon18dc1bda0103
TW	include/architecture/rv32/rv32_cpu.h	/^        TW              = 1 << 21,      \/\/ Timeout Wait for WFI outside machine mode$/;"	e	enum:CPU::__anon6a1e4c700103
TW	include/architecture/rv64/rv64_cpu.h	/^        TW              = 1 << 21,      \/\/ Timeout Wait for WFI outside machine mode$/;"	e	enum:CPU::__anon18dc1bda0103
TWOT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        TWOT            = 1 << 6,       \/\/ Timer A wait-on-trigger (wait for a trigger from th/;"	e	enum:GPTM::__anon5534d7d60303
TX1024CNT	app/hello/hello_traits.h	/^    TX1024CNT =$/;"	e	enum:GEM::__anon4cccbbd80403
TX1024CNT	include/machine/riscv/riscv_nic.h	/^    TX1024CNT =$/;"	e	enum:GEM::__anon5ce19f280403
TX128CNT	app/hello/hello_traits.h	/^    TX128CNT = 0x0120, \/**< Error-free 128-255 byte Frames Transmitted counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TX128CNT	include/machine/riscv/riscv_nic.h	/^    TX128CNT =$/;"	e	enum:GEM::__anon5ce19f280403
TX1519CNT	app/hello/hello_traits.h	/^    TX1519CNT = 0x0130, \/**< Error-free larger than 1519 byte Frames transmitted$/;"	e	enum:GEM::__anon4cccbbd80403
TX1519CNT	include/machine/riscv/riscv_nic.h	/^    TX1519CNT = 0x0130, \/**< Error-free larger than 1519 byte Frames transmitted$/;"	e	enum:GEM::__anon5ce19f280403
TX256CNT	app/hello/hello_traits.h	/^    TX256CNT = 0x0124, \/**< Error-free 256-511 byte Frames transmitted counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TX256CNT	include/machine/riscv/riscv_nic.h	/^    TX256CNT =$/;"	e	enum:GEM::__anon5ce19f280403
TX512CNT	app/hello/hello_traits.h	/^    TX512CNT =$/;"	e	enum:GEM::__anon4cccbbd80403
TX512CNT	include/machine/riscv/riscv_nic.h	/^    TX512CNT =$/;"	e	enum:GEM::__anon5ce19f280403
TX64CNT	app/hello/hello_traits.h	/^    TX64CNT = 0x0118,     \/**< Error-free 64 byte Frames Transmitted counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TX64CNT	include/machine/riscv/riscv_nic.h	/^    TX64CNT = 0x0118,     \/**< Error-free 64 byte Frames Transmitted counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TX65CNT	app/hello/hello_traits.h	/^    TX65CNT = 0x011C,  \/**< Error-free 65-127 byte Frames Transmitted counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TX65CNT	include/machine/riscv/riscv_nic.h	/^    TX65CNT = 0x011C, \/**< Error-free 65-127 byte Frames Transmitted counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXBCCNT	app/hello/hello_traits.h	/^    TXBCCNT = 0x010C,     \/**< Error-free Broadcast Frames counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXBCCNT	include/machine/riscv/riscv_nic.h	/^    TXBCCNT = 0x010C,     \/**< Error-free Broadcast Frames counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXCNT	app/hello/hello_traits.h	/^    TXCNT = 0x0108,       \/**< Error-free Frames transmitted counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXCNT	include/machine/riscv/riscv_nic.h	/^    TXCNT = 0x0108,       \/**< Error-free Frames transmitted counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXCNT	include/machine/riscv/riscv_uart.h	/^        TXCNT   =    7 << 16,   \/\/ TXCTRL, TX interrupt threshold (RXWM = (len(FIFO) < TXCNT))$/;"	e	enum:SiFive_UART::__anon08e238ea0203
TXCSENSECNT	app/hello/hello_traits.h	/^    TXCSENSECNT = 0x014C,   \/**< Transmit Carrier Sense Error Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXCSENSECNT	include/machine/riscv/riscv_nic.h	/^    TXCSENSECNT = 0x014C,   \/**< Transmit Carrier Sense Error Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXCTRL	include/machine/riscv/riscv_uart.h	/^        TXCTRL  = 0x08,$/;"	e	enum:SiFive_UART::__anon08e238ea0103
TXD	include/machine/riscv/riscv_uart.h	/^        TXD             = 0,$/;"	e	enum:NS16500A::__anon08e238ea0303
TXD	include/machine/riscv/riscv_uart.h	/^        TXD             = 0x00,$/;"	e	enum:DW8250::__anon08e238ea0503
TXDATA	include/machine/riscv/riscv_spi.h	/^        TXDATA  = 0x48, \/\/ TX data$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
TXDATA	include/machine/riscv/riscv_uart.h	/^        TXDATA  = 0x00,$/;"	e	enum:SiFive_UART::__anon08e238ea0103
TXDEFERCNT	app/hello/hello_traits.h	/^    TXDEFERCNT = 0x0148,    \/**< Deferred Transmission Frame Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXDEFERCNT	include/machine/riscv/riscv_nic.h	/^    TXDEFERCNT = 0x0148,    \/**< Deferred Transmission Frame Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXDMAE	include/machine/cortex/engine/pl022.h	/^        TXDMAE            = 1 << 1, \/\/ Transmit DMA enable                             RW     /;"	e	enum:PL022::__anone33d9a0b0b03
TXDONE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TXDONE = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881303
TXE	include/machine/cortex/engine/pl011.h	/^        TXE             = 1 <<  8,      \/\/ Transmit Enable              r\/w     1$/;"	e	enum:PL011::__anone33d09690403
TXEN	app/hello/hello_traits.h	/^    TXEN = 0x00008,        \/**< Enable transmit *\/$/;"	e	enum:GEM::__anon4cccbbd80503
TXEN	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TXEN            = 1 <<  1,      \/\/ Transmitter Enable                       r\/w     1$/;"	e	enum:BCM_UART::__anon89c15c740303
TXEN	include/machine/cortex/zynq/zynq_machine.h	/^        TXEN                        = 1 << 4    \/\/ Transmit enable          r\/w     0$/;"	e	enum:Zynq::__anonae32835d0303
TXEN	include/machine/cortex/zynq/zynq_uart.h	/^        TXEN                        = 1 << 4    \/\/ Transmit enable          r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40203
TXEN	include/machine/riscv/riscv_nic.h	/^    TXEN = 0x00008,        \/**< Enable transmit *\/$/;"	e	enum:GEM::__anon5ce19f280503
TXEN	include/machine/riscv/riscv_uart.h	/^        TXEN    =    1 <<  0,   \/\/ TXCTRL, TX enable$/;"	e	enum:SiFive_UART::__anon08e238ea0203
TXFE	include/machine/cortex/engine/pl011.h	/^        TXFE            = 1 <<  7,      \/\/ Transmit FIFO Empty          r\/w     1$/;"	e	enum:PL011::__anone33d09690203
TXFF	include/machine/cortex/engine/pl011.h	/^        TXFF            = 1 <<  5,      \/\/ Transmit FIFO Full           r\/w     0$/;"	e	enum:PL011::__anone33d09690203
TXFIFO	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TXFIFO   = 0x200,$/;"	e	enum:CC2538RF::__anon1a159e880103
TXFIFOCNT	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TXFIFOCNT     = 0x070,   \/\/ Number of bytes in TX FIFO                                /;"	e	enum:CC2538RF::__anon1a159e880303
TXFILTCFG	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TXFILTCFG     = 0x1e8,$/;"	e	enum:CC2538RF::__anon1a159e880303
TXF_LSR_EMPTY	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TXF_LSR_EMPTY   = 1 <<  5,      \/\/ Transmit FIFO Empty                      r\/w     1$/;"	e	enum:BCM_UART::__anon89c15c740203
TXF_LSR_IDLE	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TXF_LSR_IDLE    = 1 <<  6,      \/\/ Transmit FIFO Full                       r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740203
TXIM	include/machine/cortex/engine/pl022.h	/^        TXIM            = 1 << 3,   \/\/ transmit FIFO interrupt mask                  RW       /;"	e	enum:PL022::__anone33d9a0b0803
TXMARK	include/machine/riscv/riscv_spi.h	/^        TXMARK  = 0x50, \/\/ TX watermark$/;"	e	enum:SiFive_SPI::__anon5d4009da0103
TXMCCNT	app/hello/hello_traits.h	/^    TXMCCNT = 0x0110,     \/**< Error-free Multicast Frame counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXMCCNT	include/machine/riscv/riscv_nic.h	/^    TXMCCNT = 0x0110,     \/**< Error-free Multicast Frame counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXMIS	include/machine/cortex/engine/pl022.h	/^        TXMIS            = 1 << 3,  \/\/ SSITXINTR masked state                              RO /;"	e	enum:PL022::__anone33d9a0b0a03
TXPAUSE	app/hello/hello_traits.h	/^    TXPAUSE = 0x003C,     \/**< TX Pause Time reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXPAUSE	include/machine/riscv/riscv_nic.h	/^    TXPAUSE = 0x003C,     \/**< TX Pause Time reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXPAUSECNT	app/hello/hello_traits.h	/^    TXPAUSECNT = 0x0114,  \/**< Pause Frames Transmitted Counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXPAUSECNT	include/machine/riscv/riscv_nic.h	/^    TXPAUSECNT = 0x0114,  \/**< Pause Frames Transmitted Counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXPOLINT	include/machine/pc/pc_pcnet32.h	/^        TXPOLINT =  47, \/\/ Transmit Polling Interval$/;"	e	enum:Am79C970A::__anon99cdeac50203
TXPOWER	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TXPOWER       = 0x040,$/;"	e	enum:CC2538RF::__anon1a159e880303
TXQ1BASE	app/hello/hello_traits.h	/^    TXQ1BASE = 0x0440,       \/**< TX Q1 Base address reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXQ1BASE	include/machine/riscv/riscv_nic.h	/^    TXQ1BASE = 0x0440,       \/**< TX Q1 Base address reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXQBASE	app/hello/hello_traits.h	/^    TXQBASE = 0x001C,     \/**< TX Q Base address reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXQBASE	include/machine/riscv/riscv_nic.h	/^    TXQBASE = 0x001C,     \/**< TX Q Base address reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXRES	include/machine/cortex/zynq/zynq_machine.h	/^        TXRES                       = 1 << 1,   \/\/ Reset Tx data path       r\/w     0$/;"	e	enum:Zynq::__anonae32835d0303
TXRES	include/machine/cortex/zynq/zynq_uart.h	/^        TXRES                       = 1 << 1,   \/\/ Reset Tx data path       r\/w     0$/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40203
TXRIS	include/machine/cortex/engine/pl022.h	/^        TXRIS            = 1 << 3,  \/\/ SSITXINTR raw state                              RO    /;"	e	enum:PL022::__anone33d9a0b0903
TXSR	app/hello/hello_traits.h	/^    TXSR = 0x0014,        \/**< TX Status reg *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXSR	include/machine/riscv/riscv_nic.h	/^    TXSR = 0x0014,        \/**< TX Status reg *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXURUNCNT	app/hello/hello_traits.h	/^    TXURUNCNT = 0x0134, \/**< TX under run error counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
TXURUNCNT	include/machine/riscv/riscv_nic.h	/^    TXURUNCNT = 0x0134, \/**< TX under run error counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
TXWM	include/machine/riscv/riscv_spi.h	/^        TXWM    =    1 <<  0,   \/\/ IE\/IP, TX water mark$/;"	e	enum:SiFive_SPI::__anon5d4009da0203
TXWM	include/machine/riscv/riscv_uart.h	/^        TXWM    =    1 <<  0,   \/\/ IE\/IP, TX water mark$/;"	e	enum:SiFive_UART::__anon08e238ea0203
TX_ACTIVE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TX_ACTIVE   = 1 << 1,$/;"	e	enum:CC2538RF::__anon1a159e881203
TX_BUFFER_SIZE	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int TX_BUFFER_SIZE = (sizeof(Frame) + 3) & ~3;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
TX_BUFS	include/machine/pc/pc_e100.h	/^    static const unsigned int TX_BUFS = Traits<E100>::SEND_BUFFERS;$/;"	m	class:E100	typeref:typename:const unsigned int
TX_BUFS	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int TX_BUFS = Traits<PCNet32>::SEND_BUFFERS;$/;"	m	class:PCNet32	typeref:typename:const unsigned int
TX_BUFS	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int TX_BUFS = Traits<RTL8139>::SEND_BUFFERS;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
TX_INT_ENABLE	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TX_INT_ENABLE   = 1 <<  0,      \/\/ Enable Transmit interrupt, if DLAB=0     ro      0$/;"	e	enum:BCM_UART::__anon89c15c740303
TX_MODE	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        TX_MODE          = 1 << 0,$/;"	e	enum:CC2538RF::__anon1a159e880f03
TX_RX_FIFO0	include/machine/cortex/zynq/zynq_machine.h	/^        TX_RX_FIFO0                 = 0x30,     \/\/ Transmit\/receive FIFO    r\/w     0x000000/;"	e	enum:Zynq::__anonae32835d0203
TX_RX_FIFO0	include/machine/cortex/zynq/zynq_uart.h	/^        TX_RX_FIFO0                 = 0x30,     \/\/ Transmit\/receive FIFO    r\/w     0x000000/;"	e	enum:Zynq_UART_Engine::__anon4cfbe4c40103
TX_STAT_EMPTY	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TX_STAT_EMPTY   = 1 <<  8,      \/\/ Transmitter FIFO is Empty                ro      0$/;"	e	enum:BCM_UART::__anon89c15c740203
TX_STAT_FULL	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TX_STAT_FULL    = 1 <<  5,      \/\/ Transmitter FIFO is Full                 ro      0$/;"	e	enum:BCM_UART::__anon89c15c740203
TX_STAT_IDLE	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TX_STAT_IDLE    = 1 <<  3,      \/\/ Transmitter is Idle stat on AUX_MU_STAT  ro      1$/;"	e	enum:BCM_UART::__anon89c15c740203
TX_STAT_LEVEL_FULL	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        TX_STAT_LEVEL_FULL = 1 <<  24   \/\/ Transmitter FIFO is Empty                ro      0$/;"	e	enum:BCM_UART::__anon89c15c740203
TX_TO_RX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int TX_TO_RX_DELAY = 2; \/\/ Radio takes extra 2us to go from TX to RX/;"	m	class:CC2538RF	typeref:typename:const unsigned int
TX_TO_RX_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int TX_TO_RX_DELAY = CC2538RF::TX_TO_RX_DELAY; \/\/ Radio takes extra /;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
TX_TO_SLEEP_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int TX_TO_SLEEP_DELAY = 50; \/\/ TODO$/;"	m	class:CC2538RF	typeref:typename:const unsigned int
TX_TO_SLEEP_DELAY	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const unsigned int TX_TO_SLEEP_DELAY = CC2538RF::TX_TO_RX_DELAY;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:const unsigned int
TYPE	include/machine/usb.h	/^    enum TYPE$/;"	g	class:USB_2_0
TYPE	include/utility/predictor.h	/^        static const unsigned int TYPE = T;$/;"	m	class:Predictor_Common::Model	typeref:typename:const unsigned int
TYPE	include/utility/predictor.h	/^    static const Predictor_Type TYPE = NONE;$/;"	m	class:Dummy_Predictor	typeref:typename:const Predictor_Type
TYPE	include/utility/predictor.h	/^    static const Predictor_Type TYPE = Predictor_Common::DBP;$/;"	m	class:DBP	typeref:typename:const Predictor_Type
TYPE	include/utility/predictor.h	/^    static const Predictor_Type TYPE = Predictor_Common::LVP;$/;"	m	class:LVP	typeref:typename:const Predictor_Type
TYPE	include/utility/predictor.h	/^    static const unsigned int TYPE = T;$/;"	m	class:Predictor_Common::Model	typeref:typename:const unsigned int
TYPE_A	include/machine/mifare.h	/^            TYPE_A,$/;"	e	enum:MIFARE::Key::Key_Type
TYPE_B	include/machine/mifare.h	/^            TYPE_B,$/;"	e	enum:MIFARE::Key::Key_Type
Tail	include/system/meta.h	/^    typedef LIST<Tn ...> Tail;$/;"	t	class:LIST	typeref:typename:LIST<Tn...>
This_Thread	include/utility/spin.h	/^class This_Thread$/;"	c
Thread	include/process.h	/^class Thread$/;"	c
Thread	include/process.h	/^inline Thread::Thread(const Configuration & conf, int (* entry)(Tn ...), Tn ... an)$/;"	f	class:Thread
Thread	include/process.h	/^inline Thread::Thread(int (* entry)(Tn ...), Tn ... an)$/;"	f	class:Thread
Thread_Handler	include/process.h	/^    Thread_Handler(Thread * h) : _handler(h) {}$/;"	f	class:Thread_Handler
Thread_Handler	include/process.h	/^class Thread_Handler : public Handler$/;"	c
Tick	include/machine/timer.h	/^    typedef long Tick;$/;"	t	class:Timer_Common	typeref:typename:long
Tick	include/time.h	/^    typedef Timer_Common::Tick Tick;$/;"	t	class:Alarm	typeref:typename:Timer_Common::Tick
Time_Base	include/system/types.h	/^              void>::Result>::Result Time_Base;$/;"	t
Time_Map	include/machine/pc/legacy_pc/legacy_pc_info.h	/^    struct Time_Map$/;"	s	struct:System_Info
Time_Stamp	include/architecture/tsc.h	/^    typedef unsigned long long Time_Stamp;$/;"	t	class:TSC_Common	typeref:typename:unsigned long long
Time_Stamp	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef IEEE802_15_4::Time_Stamp Time_Stamp;$/;"	t	class:CC2538RF::Timer	typeref:typename:IEEE802_15_4::Time_Stamp
Time_Stamp	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        typedef IEEE802_15_4::Time_Stamp Time_Stamp;$/;"	t	class:IEEE802_15_4_Engine::Timer	typeref:typename:IEEE802_15_4::Time_Stamp
Time_Stamp	include/network/ethernet.h	/^    typedef TSC::Time_Stamp Time_Stamp;$/;"	t	class:Ethernet	typeref:typename:TSC::Time_Stamp
Time_Stamp	include/time.h	/^    typedef Alarm::Tick Time_Stamp;$/;"	t	class:Alarm_Chronometer	typeref:typename:Alarm::Tick
Time_Stamp	include/time.h	/^    typedef TSC::Time_Stamp Time_Stamp;$/;"	t	class:TSC_Chronometer	typeref:typename:TSC::Time_Stamp
Timer	include/machine/cortex/cortex_timer.h	/^    Timer(Channel channel, Hertz frequency, const Handler & handler, bool retrigger = true)$/;"	f	class:Timer
Timer	include/machine/cortex/cortex_timer.h	/^class Timer: public System_Timer_Engine$/;"	c
Timer	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Timer() {$/;"	f	class:IEEE802_15_4_Engine::Timer
Timer	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    class Timer$/;"	c	class:CC2538RF
Timer	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    class Timer$/;"	c	class:IEEE802_15_4_Engine
Timer	include/machine/pc/pc_timer.h	/^    Timer(Channel channel, Hertz frequency, const Handler & handler, bool retrigger = true)$/;"	f	class:Timer
Timer	include/machine/pc/pc_timer.h	/^class Timer: public Timer_Common$/;"	c
Timer	include/machine/riscv/riscv_timer.h	/^    Timer(unsigned int channel, const Hertz & frequency, const Handler & handler, bool retrigger/;"	f	class:Timer
Timer	include/machine/riscv/riscv_timer.h	/^class Timer: private Timer_Common, private CLINT$/;"	c
Timer_Base	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    typedef IF<Traits<Machine>::emulated == 0, BCM_Timer, BCM_Mailbox_Timer>::Result Timer_Base;$/;"	t	class:System_Timer_Engine	typeref:typename:IF<Traits<Machine>::emulated==0,BCM_Timer,BCM_Mailbox_Timer>::Result
Timer_Common	include/machine/timer.h	/^    Timer_Common() {}$/;"	f	class:Timer_Common
Timer_Common	include/machine/timer.h	/^class Timer_Common$/;"	c
Trailer	include/network/ethernet.h	/^    typedef CRC Trailer;$/;"	t	class:Ethernet	typeref:typename:CRC
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	app/hello/hello_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	app/philosophers_dinner/philosophers_dinner_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	app/producer_consumer/producer_consumer_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits	include/architecture/armv7/armv7_traits.h	/^template<> struct Traits<CPU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv7/armv7_traits.h	/^template<> struct Traits<FPU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv7/armv7_traits.h	/^template<> struct Traits<MMU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv7/armv7_traits.h	/^template<> struct Traits<PMU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv7/armv7_traits.h	/^template<> struct Traits<TSC>: public Traits<Build>$/;"	s
Traits	include/architecture/armv8/armv8_traits.h	/^template<> struct Traits<CPU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv8/armv8_traits.h	/^template<> struct Traits<FPU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv8/armv8_traits.h	/^template<> struct Traits<MMU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv8/armv8_traits.h	/^template<> struct Traits<PMU>: public Traits<Build>$/;"	s
Traits	include/architecture/armv8/armv8_traits.h	/^template<> struct Traits<TSC>: public Traits<Build>$/;"	s
Traits	include/architecture/ia32/ia32_traits.h	/^template<> struct Traits<CPU>: public Traits<Build>$/;"	s
Traits	include/architecture/ia32/ia32_traits.h	/^template<> struct Traits<FPU>: public Traits<Build>$/;"	s
Traits	include/architecture/ia32/ia32_traits.h	/^template<> struct Traits<MMU>: public Traits<Build>$/;"	s
Traits	include/architecture/ia32/ia32_traits.h	/^template<> struct Traits<PMU>: public Traits<Build>$/;"	s
Traits	include/architecture/ia32/ia32_traits.h	/^template<> struct Traits<TSC>: public Traits<Build>$/;"	s
Traits	include/architecture/rv32/rv32_traits.h	/^template<> struct Traits<CPU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv32/rv32_traits.h	/^template<> struct Traits<FPU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv32/rv32_traits.h	/^template<> struct Traits<MMU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv32/rv32_traits.h	/^template<> struct Traits<PMU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv32/rv32_traits.h	/^template<> struct Traits<TSC>: public Traits<Build>$/;"	s
Traits	include/architecture/rv64/rv64_traits.h	/^template<> struct Traits<CPU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv64/rv64_traits.h	/^template<> struct Traits<FPU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv64/rv64_traits.h	/^template<> struct Traits<MMU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv64/rv64_traits.h	/^template<> struct Traits<PMU>: public Traits<Build>$/;"	s
Traits	include/architecture/rv64/rv64_traits.h	/^template<> struct Traits<TSC>: public Traits<Build>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<GPIO>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<I2C>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<IEEE802_15_4>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<IEEE802_15_4_NIC>: public Traits<IEEE802_15_4>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<M95>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Modem>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<SPI>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Serial_Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<USB>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/emote3/emote3_traits.h	/^template<> struct Traits<Watchdog>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<GPIO>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<Serial_Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/lm3s811/lm3s811_traits.h	/^template<> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Ethernet>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<GPIO>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Serial_Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^template<> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Ethernet>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Serial_Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^template<> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template <> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Ethernet>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Serial_Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/cortex/zynq/zynq_traits.h	/^template<> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<C905>: public Traits<Ethernet>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<E100>: public Traits<Ethernet>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<EEPROM>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Ethernet>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<FPGA>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build> {};$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<PCI>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<PCNet32>: public Traits<Ethernet>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<RTC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<RTL8139>: public Traits<Ethernet>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Serial_Keyboard>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^template<> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template <> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template <> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template <> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_e/sifive_e_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template <> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template <> struct Traits<SPI>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template <> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template <> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/sifive_u/sifive_u_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template <> struct Traits<IC>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template <> struct Traits<SPI>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template <> struct Traits<Timer>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template <> struct Traits<UART>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template<> struct Traits<Machine>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template<> struct Traits<Machine_Common>: public Traits<Build>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template<> struct Traits<Scratchpad>: public Traits<Machine_Common>$/;"	s
Traits	include/machine/riscv/visionfive2/visionfive2_traits.h	/^template<> struct Traits<Serial_Display>: public Traits<Machine_Common>$/;"	s
Traits	include/system/traits.h	/^struct Traits {$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	tests/active_test/active_test_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	tests/alarm_test/alarm_test_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	tests/nic_test/nic_test_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Address_Space>: public Traits<Build> {};$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Alarm>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Application>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Aspect>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Boot>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Build>: public Traits_Tokens$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Debug>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Framework>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Heaps>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Init>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Lists>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Observers>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Scheduler<Thread>>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Segment>: public Traits<Build> {};$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Setup>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Spin>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Synchronizer>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<System>: public Traits<Build>$/;"	s
Traits	tests/segment_test/segment_test_traits.h	/^template<> struct Traits<Thread>: public Traits<Build>$/;"	s
Traits_Tokens	include/system/traits.h	/^struct Traits_Tokens$/;"	s
Transceiver	include/machine/cortex/cortex_rs485.h	/^    typedef RS485_Engine Transceiver;$/;"	t	class:RS485	typeref:typename:RS485_Engine
Transducer_Event	include/system/traits.h	/^enum Transducer_Event {$/;"	g
Translation	include/architecture/ia32/ia32_mmu.h	/^        Translation(Log_Addr addr, bool pt = false, Page_Directory * pd = 0): _addr(addr), _show/;"	f	class:MMU::Translation
Translation	include/architecture/ia32/ia32_mmu.h	/^    class Translation$/;"	c	class:MMU
Translation	include/architecture/mmu.h	/^        Translation(Log_Addr addr, bool pt = false, Page_Directory * pd = 0): _addr(addr) {}$/;"	f	class:No_MMU::Translation
Translation	include/architecture/mmu.h	/^    class Translation$/;"	c	class:No_MMU
Transmit_Buffer_Descriptor	include/machine/pc/pc_e100.h	/^    struct Transmit_Buffer_Descriptor {$/;"	s	class:i82559ER
TriggerBits	include/machine/pc/pc_c905.h	/^        Reg16 TriggerBits;$/;"	m	struct:C905::Window1	typeref:typename:Reg16
TxFree	include/machine/pc/pc_c905.h	/^        Reg16 TxFree;$/;"	m	struct:C905::Window3	typeref:typename:Reg16
TxReclaimThresh	include/machine/pc/pc_c905.h	/^        Reg8  TxReclaimThresh;$/;"	m	struct:C905::Window5	typeref:typename:Reg8
TxStartThresh	include/machine/pc/pc_c905.h	/^        Reg16 TxStartThresh;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
Tx_CB_AVAILABLE	include/machine/pc/pc_e100.h	/^        Tx_CB_AVAILABLE = 0x0,$/;"	e	enum:i8255x::tx_rx_status
Tx_CB_IN_USE	include/machine/pc/pc_e100.h	/^        Tx_CB_IN_USE = 0x1,$/;"	e	enum:i8255x::tx_rx_status
Tx_Desc	include/machine/pc/pc_e100.h	/^        Tx_Desc(Reg32 phy_of_next) : i8255x::Base_Tx_Desc(phy_of_next) {$/;"	f	struct:i82559ER::Tx_Desc
Tx_Desc	include/machine/pc/pc_e100.h	/^        Tx_Desc(Reg32 phy_of_next) : i8255x::Base_Tx_Desc(phy_of_next) {$/;"	f	struct:i82559c::Tx_Desc
Tx_Desc	include/machine/pc/pc_e100.h	/^    struct Tx_Desc: public i8255x::Base_Tx_Desc {$/;"	s	class:i82559ER
Tx_Desc	include/machine/pc/pc_e100.h	/^    struct Tx_Desc: public i8255x::Base_Tx_Desc {$/;"	s	class:i82559c
Tx_Desc	include/machine/pc/pc_pcnet32.h	/^    struct Tx_Desc: public Desc {$/;"	s	class:Am79C970A
Type	include/system/meta.h	/^    typedef T1 Type;$/;"	t	class:Native_Wrapper	typeref:typename:T1
Type	include/system/meta.h	/^    typedef Type_ Type;$/;"	t	struct:CASE	typeref:typename:Type_
Type	include/system/meta.h	/^    { enum { Result = EQUAL<Head, Type>::Result + Tail::template Count<Type>::Result }; };$/;"	e	enum:LIST::Count::__anon97a16dc90a03
Type	include/system/types.h	/^    typedef Time_Base Type;$/;"	t	class:Microsecond	typeref:typename:Time_Base
Type	include/system/types.h	/^    typedef Time_Base Type;$/;"	t	class:Milisecond	typeref:typename:Time_Base
Type	include/system/types.h	/^    typedef Time_Base Type;$/;"	t	class:Second	typeref:typename:Time_Base
Type	include/system/types.h	/^template<> struct Type<Active> { static const Type_Id ID = ACTIVE_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Address_Space> { static const Type_Id ID = ADDRESS_SPACE_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Alarm> { static const Type_Id ID = ALARM_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<CPU> { static const Type_Id ID = CPU_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Chronometer> { static const Type_Id ID = CHRONOMETER_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Clock> { static const Type_Id ID = CLOCK_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Condition> { static const Type_Id ID = CONDITION_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Delay> { static const Type_Id ID = ALARM_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Display> { static const Type_Id ID = DISPLAY_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Ethernet> { static const Type_Id ID = NIC_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<FPU> { static const Type_Id ID = FPU_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<IC> { static const Type_Id ID = IC_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<IEEE802_15_4> { static const Type_Id ID = NIC_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Keyboard> { static const Type_Id ID = KEYBOARD_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<MMU> { static const Type_Id ID = MMU_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Machine> { static const Type_Id ID = MACHINE_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Mutex> { static const Type_Id ID = MUTEX_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<PCI> { static const Type_Id ID = PCI_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<PMU> { static const Type_Id ID = PMU_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Periodic_Thread> { static const Type_Id ID = THREAD_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<RTC> { static const Type_Id ID = RTC_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<RT_Thread> { static const Type_Id ID = THREAD_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Scratchpad> { static const Type_Id ID = SCRATCHPAD_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Segment> { static const Type_Id ID = SEGMENT_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Semaphore> { static const Type_Id ID = SEMAPHORE_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<TSC> { static const Type_Id ID = TSC_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Task> { static const Type_Id ID = TASK_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Thread> { static const Type_Id ID = THREAD_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Timer> { static const Type_Id ID = TIMER_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<UART> { static const Type_Id ID = UART_ID; };$/;"	s
Type	include/system/types.h	/^template<> struct Type<Utility> { static const Type_Id ID = UTILITY_ID; };$/;"	s
Type	include/system/types.h	/^template<typename T> struct Type { static const Type_Id ID = UNKNOWN_TYPE_ID; };$/;"	s
Type_Id	include/system/types.h	/^typedef unsigned int Type_Id;$/;"	t	typeref:typename:unsigned int
Typed_List	include/utility/list.h	/^class Typed_List: public List<T, El> {};$/;"	c
U	include/system/config.h	/^        namespace U {}$/;"	n	namespace:EPOS::S
UART	include/machine/cortex/cortex_uart.h	/^    UART(unsigned int unit = UNIT, unsigned int baud_rate = BAUD_RATE, unsigned int data_bits = /;"	f	class:UART
UART	include/machine/cortex/cortex_uart.h	/^class UART: private UART_Engine$/;"	c
UART	include/machine/pc/pc_uart.h	/^    UART(unsigned int unit = 0, unsigned int baud_rate = BAUD_RATE, unsigned int data_bits = DAT/;"	f	class:UART
UART	include/machine/pc/pc_uart.h	/^class UART: private UART_Common, private NS16550AF$/;"	c
UART	include/machine/riscv/riscv_uart.h	/^    UART(unsigned int unit = UNIT, unsigned int baud_rate = BAUD_RATE, unsigned int data_bits = /;"	f	class:UART
UART	include/machine/riscv/riscv_uart.h	/^class UART: private UART_Common, private IF<(Traits<Build>::MODEL == Traits<Build>::SiFive_E) ||/;"	c
UART	include/system/traits.h	/^    enum {UART, USB};$/;"	e	enum:Traits_Tokens::__anon389b43b90603
UART0_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        UART0_BASE              = 0x4000c000, \/\/ PL011 UART$/;"	e	enum:Memory_Map::__anon74629cb40103
UART0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        UART0_BASE              = 0x4000c000, \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anona531b8cc0103
UART0_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        UART0_BASE              = 0x10009000, \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anonea063a4a0103
UART0_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        UART0_BASE                  = 0xE0000000,$/;"	e	enum:Zynq::__anonae32835d0103
UART0_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        UART0_BASE              = 0xe0000000,$/;"	e	enum:Memory_Map::__anona1c271de0103
UART0_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        UART0_BASE      = 0x10013000,   \/\/ SiFive UART$/;"	e	enum:Memory_Map::__anona1c77a600103
UART0_BASE	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^        UART0_BASE      = 0x10010000,   \/\/ SiFive UART$/;"	e	enum:Memory_Map::__anond92500800103
UART0_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        UART0_BASE      = 0x10000000,   \/\/ RW A         64KB            Synopsys DW8250$/;"	e	enum:Memory_Map::__anonc1c0cf140103
UART0_TXD	include/machine/cortex/emote3/emote3_ioctrl.h	/^        UART0_TXD       =  0x00,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
UART1_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        UART1_BASE              = 0x4000d000, \/\/ PL011 UART$/;"	e	enum:Memory_Map::__anon74629cb40103
UART1_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        UART1_BASE              = 0x4000d000, \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anona531b8cc0103
UART1_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        UART1_BASE              = 0x1000a000, \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anonea063a4a0103
UART1_BASE	include/machine/cortex/zynq/zynq_machine.h	/^        UART1_BASE                  = 0xE0001000,$/;"	e	enum:Zynq::__anonae32835d0103
UART1_BASE	include/machine/cortex/zynq/zynq_memory_map.h	/^        UART1_BASE              = 0xe0001000,$/;"	e	enum:Memory_Map::__anona1c271de0103
UART1_BASE	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^        UART1_BASE      = 0x10023000,   \/\/ SiFive UART$/;"	e	enum:Memory_Map::__anona1c77a600103
UART1_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        UART1_BASE      = 0x10010000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
UART1_RTS	include/machine/cortex/emote3/emote3_ioctrl.h	/^        UART1_RTS       =  0x01,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
UART1_TXD	include/machine/cortex/emote3/emote3_ioctrl.h	/^        UART1_TXD       =  0x02,$/;"	e	enum:IOCtrl::__anon6c49ad4b0203
UART2_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        UART2_BASE              = 0x1000b000, \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anonea063a4a0103
UART2_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        UART2_BASE      = 0x10020000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
UART3_BASE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        UART3_BASE              = 0x1000c000, \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anonea063a4a0103
UART3_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        UART3_BASE      = 0x12000000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
UART4_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        UART4_BASE      = 0x12010000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
UART5_BASE	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^        UART5_BASE      = 0x12020000,   \/\/ RW A         64KB$/;"	e	enum:Memory_Map::__anonc1c0cf140103
UARTCTS_UART1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        UARTCTS_UART1  = 0x104,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
UARTRXD_UART0	include/machine/cortex/emote3/emote3_ioctrl.h	/^        UARTRXD_UART0  = 0x100,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
UARTRXD_UART1	include/machine/cortex/emote3/emote3_ioctrl.h	/^        UARTRXD_UART1  = 0x108,         \/\/                                                    /;"	e	enum:IOCtrl::__anon6c49ad4b0103
UARTS	include/machine/cortex/zynq/zynq_machine.h	/^    static const unsigned int UARTS = 2;$/;"	m	class:Zynq	typeref:typename:const unsigned int
UART_AUX_INT	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        UART_AUX_INT                    = 29,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
UART_BASE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        UART_BASE       = 0x3f201000,             \/\/ PrimeCell PL011 UART$/;"	e	enum:Memory_Map::__anon2fdd5a640103
UART_BAUD_RATE	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UART_BAUD_RATE = 9600;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UART_CLK_CTRL	include/machine/cortex/zynq/zynq_machine.h	/^        UART_CLK_CTRL               = 0x154,    \/\/ UART Ref Clock Control$/;"	e	enum:Zynq::__anonae32835d0703
UART_Common	include/machine/uart.h	/^    UART_Common() {}$/;"	f	class:UART_Common
UART_Common	include/machine/uart.h	/^class UART_Common$/;"	c
UART_DATA_BITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UART_DATA_BITS = 8;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UART_Engine	include/machine/cortex/emote3/emote3_uart.h	/^    UART_Engine(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int /;"	f	class:UART_Engine
UART_Engine	include/machine/cortex/emote3/emote3_uart.h	/^class UART_Engine: public UART_Common$/;"	c
UART_Engine	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    UART_Engine(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int /;"	f	class:UART_Engine
UART_Engine	include/machine/cortex/lm3s811/lm3s811_uart.h	/^class UART_Engine: public UART_Common$/;"	c
UART_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    UART_Engine(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int /;"	f	class:UART_Engine
UART_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^class UART_Engine: public UART_Common$/;"	c
UART_Engine	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    UART_Engine(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int /;"	f	class:UART_Engine
UART_Engine	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^class UART_Engine: public UART_Common$/;"	c
UART_Engine	include/machine/cortex/zynq/zynq_uart.h	/^    UART_Engine(unsigned int unit, unsigned int baud_rate, unsigned int data_bits, unsigned int /;"	f	class:UART_Engine
UART_Engine	include/machine/cortex/zynq/zynq_uart.h	/^class UART_Engine: public UART_Common$/;"	c
UART_ID	include/system/types.h	/^    UART_ID,$/;"	e	enum:__anond508eab70103
UART_INT0	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        UART_INT0                       = 57,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
UART_PARITY	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UART_PARITY = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UART_STOP_BITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UART_STOP_BITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UART_UNIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UART_UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UCASTHASHEN	app/hello/hello_traits.h	/^    UCASTHASHEN = 0x00000080, \/**< Receive unicast hash frames *\/$/;"	e	enum:GEM::__anon4cccbbd80603
UCASTHASHEN	include/machine/riscv/riscv_nic.h	/^    UCASTHASHEN = 0x00000080, \/**< Receive unicast hash frames *\/$/;"	e	enum:GEM::__anon5ce19f280603
UCR	include/machine/cortex/engine/pl011.h	/^        UCR             = 0x030,        \/\/ Control                      r\/w     0x00000300$/;"	e	enum:PL011::__anone33d09690103
UEN	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^        UEN             = 1 <<  0,      \/\/ Enable                                   r\/w     0$/;"	e	enum:BCM_UART::__anon89c15c740303
UEN	include/machine/cortex/engine/pl011.h	/^        UEN             = 1 <<  0,      \/\/ Enable                       r\/w     0$/;"	e	enum:PL011::__anone33d09690403
UID	include/machine/mifare.h	/^        UID() : _size(0) {}$/;"	f	class:MIFARE::UID
UID	include/machine/mifare.h	/^        UID(const void * id, unsigned int size = SIZE_MAX, Reg8 sak = 0) {$/;"	f	class:MIFARE::UID
UID	include/machine/mifare.h	/^        UID(unsigned int v) : _size(4) {$/;"	f	class:MIFARE::UID
UID	include/machine/mifare.h	/^        UID(unsigned long long v) : _size(10) { \/\/ ID size must be 4, 7, or 10$/;"	f	class:MIFARE::UID
UID	include/machine/mifare.h	/^    class UID$/;"	c	class:MIFARE
UIE	include/architecture/rv32/rv32_cpu.h	/^        UIE             = 1 <<  0,      \/\/ User Interrupts Enabled$/;"	e	enum:CPU::__anon6a1e4c700103
UIE	include/architecture/rv64/rv64_cpu.h	/^        UIE             = 1 <<  0,      \/\/ User Interrupts Enabled$/;"	e	enum:CPU::__anon18dc1bda0103
UIM	include/machine/cortex/engine/pl011.h	/^        UIM             = 0x038,        \/\/ Interrupt Mask               r\/w     0x00000000$/;"	e	enum:PL011::__anone33d09690103
UIMALL	include/machine/cortex/engine/pl011.h	/^        UIMALL          = 0$/;"	e	enum:PL011::__anone33d09690503
UIMBE	include/machine/cortex/engine/pl011.h	/^        UIMBE           = 1 <<  9,      \/\/ Break Error                  r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UIMFE	include/machine/cortex/engine/pl011.h	/^        UIMFE           = 1 <<  7,      \/\/ Framing Error                r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UIMOE	include/machine/cortex/engine/pl011.h	/^        UIMOE           = 1 << 10,      \/\/ Overrun Error                r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UIMPE	include/machine/cortex/engine/pl011.h	/^        UIMPE           = 1 <<  8,      \/\/ Parity Error                 r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UIMRT	include/machine/cortex/engine/pl011.h	/^        UIMRT           = 1 <<  6,      \/\/ Receive Time-Out             r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UIMRX	include/machine/cortex/engine/pl011.h	/^        UIMRX           = 1 <<  4,      \/\/ Receive                      r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UIMTX	include/machine/cortex/engine/pl011.h	/^        UIMTX           = 1 <<  5,      \/\/ Transmit                     r\/w     0$/;"	e	enum:PL011::__anone33d09690503
UNALIGNED	include/machine/cortex/engine/cortex_m3/scb.h	/^        UNALIGNED       = 1 <<  3,      \/\/ Trap on unaligned memory access                    /;"	e	enum:SCB::__anon31f252560503
UNALIGNED_LOAD_STORE	include/architecture/armv7/armv7_pmu.h	/^        UNALIGNED_LOAD_STORE                    = 0x0f,$/;"	e	enum:ARMv7_A_PMU::__anon9dd0c65a0403
UNALIGNED_MEMORY_ACCESSES	include/system/traits.h	/^    UNALIGNED_MEMORY_ACCESSES,$/;"	e	enum:PMU_Event
UNCACHED_MEMORY_ACCESSES	include/system/traits.h	/^    UNCACHED_MEMORY_ACCESSES,$/;"	e	enum:PMU_Event
UNCOMPILED_TESTS	makefile	/^UNCOMPILED_TESTS:= $(filter-out $(TESTS_COMPILED),$(TESTS_TO_RUN))$/;"	m
UNFINISHED_TESTS	makefile	/^UNFINISHED_TESTS:= $(filter-out $(TESTS_FINISHED),$(TESTS_TO_RUN))$/;"	m
UNHALTED_CORE_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        UNHALTED_CORE_CYCLES            = 0x3c | (0x00 << 8),$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
UNHALTED_CYCLES	include/system/traits.h	/^    UNHALTED_CYCLES,$/;"	e	enum:PMU_Event
UNHALTED_REFERENCE_CYCLES	include/architecture/ia32/ia32_pmu.h	/^        UNHALTED_REFERENCE_CYCLES       = 0x3c | (0x01 << 8),$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0503
UNIT	include/machine/cortex/cortex_rs485.h	/^    static const unsigned int UNIT = Traits<UART>::DEF_UNIT;$/;"	m	class:RS485	typeref:typename:const unsigned int
UNIT	include/machine/cortex/cortex_uart.h	/^    static const unsigned int UNIT = Traits<UART>::DEF_UNIT;$/;"	m	class:UART	typeref:typename:const unsigned int
UNIT	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNIT	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const int UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static const unsigned int UNIT = 0;$/;"	m	class:ARM_Timer_Engine	typeref:typename:const unsigned int
UNIT	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static const unsigned int UNIT = 0;$/;"	m	class:System_Timer_Engine	typeref:typename:const unsigned int
UNIT	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static const unsigned int UNIT = 1;$/;"	m	class:User_Timer_Engine	typeref:typename:const unsigned int
UNIT	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const int UNIT = 0;$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const int UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/cortex/zynq/zynq_traits.h	/^    static const int UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/display.h	/^    static const int UNIT = Traits<Serial_Display>::UNIT;$/;"	m	class:Serial_Display	typeref:typename:const int
UNIT	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const int UNIT = 0; \/\/ COM1$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/riscv/riscv_spi.h	/^    static const unsigned int UNIT = Traits<SPI>::DEF_UNIT;$/;"	m	class:SPI	typeref:typename:const unsigned int
UNIT	include/machine/riscv/riscv_uart.h	/^    static const unsigned int UNIT = Traits<UART>::DEF_UNIT;$/;"	m	class:UART	typeref:typename:const unsigned int
UNIT	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const int UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const int UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const int
UNIT	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const int UNIT = 1;$/;"	m	struct:Traits	typeref:typename:const int
UNITS	include/machine/cortex/cortex_ethernet.h	/^    static const unsigned int UNITS = Traits<Ethernet>::UNITS;$/;"	m	class:Ethernet_NIC	typeref:typename:const unsigned int
UNITS	include/machine/cortex/cortex_ieee802_15_4.h	/^    static const unsigned int UNITS = Traits<IEEE802_15_4_NIC>::UNITS;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:const unsigned int
UNITS	include/machine/cortex/cortex_timer.h	/^    static const unsigned int UNITS = 1;$/;"	m	class:User_Timer	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_spi.h	/^    static const unsigned int UNITS = Traits<SPI>::UNITS;$/;"	m	class:SPI_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_timer.h	/^    static const unsigned int UNITS = Traits<Timer>::UNITS;$/;"	m	class:User_Timer_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = 4; \/\/ GPTM$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = 4;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = DEVICES::Length;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = Traits<IEEE802_15_4>::DEVICES::Count<IEEE802_15_4_NIC>::Re/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_traits.h	/^    static const unsigned int UNITS = Traits<Modem>::DEVICES::Count<M95>::Result;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/emote3/emote3_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:UART_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/engine/m95.h	/^    static const unsigned int UNITS = Traits<M95>::UNITS;$/;"	m	class:M95	typeref:typename:const unsigned int
UNITS	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static const unsigned int UNITS = Traits<Timer>::UNITS;$/;"	m	class:User_Timer_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int UNITS = 4; \/\/ GPTM$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const unsigned int UNITS = 5;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:UART_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static const unsigned int UNITS = Traits<Timer>::UNITS;$/;"	m	class:User_Timer_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int UNITS = 0;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int UNITS = 1; \/\/ only mini UART, since PL011 is Bluetooth$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int UNITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const unsigned int UNITS = DEVICES::Length;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:UART_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static const unsigned int UNITS = Traits<Timer>::UNITS;$/;"	m	class:User_Timer_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int UNITS = 1; \/\/ ARM Cortex-A9 Global Timer$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const unsigned int UNITS = DEVICES::Length;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:UART_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/zynq/zynq_timer.h	/^    static const unsigned int UNITS = Traits<Timer>::UNITS;$/;"	m	class:User_Timer_Engine	typeref:typename:const unsigned int
UNITS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int UNITS = 1; \/\/ ARM Cortex-A9 Global Timer$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/zynq/zynq_traits.h	/^    static const unsigned int UNITS = DEVICES::Length;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/cortex/zynq/zynq_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:UART_Engine	typeref:typename:const unsigned int
UNITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int UNITS = DEVICES::Count<C905>::Result;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int UNITS = DEVICES::Count<E100>::Result;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int UNITS = DEVICES::Count<PCNet32>::Result;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int UNITS = DEVICES::Count<RTL8139>::Result;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const unsigned int UNITS = DEVICES::Length;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/pc/pc_e100.h	/^    static const unsigned int UNITS = Traits<E100>::UNITS;$/;"	m	class:E100	typeref:typename:const unsigned int
UNITS	include/machine/pc/pc_pcnet32.h	/^    static const unsigned int UNITS = Traits<PCNet32>::UNITS;$/;"	m	class:PCNet32	typeref:typename:const unsigned int
UNITS	include/machine/pc/pc_rtl8139.h	/^    static const unsigned int UNITS = Traits<RTL8139>::UNITS;$/;"	m	class:RTL8139	typeref:typename:const unsigned int
UNITS	include/machine/pc/pc_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:NS16550AF	typeref:typename:const unsigned int
UNITS	include/machine/riscv/riscv_spi.h	/^    static const unsigned int UNITS = Traits<SPI>::UNITS;$/;"	m	class:SPI	typeref:typename:const unsigned int
UNITS	include/machine/riscv/riscv_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:DW8250	typeref:typename:const unsigned int
UNITS	include/machine/riscv/riscv_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:NS16500A	typeref:typename:const unsigned int
UNITS	include/machine/riscv/riscv_uart.h	/^    static const unsigned int UNITS = Traits<UART>::UNITS;$/;"	m	class:SiFive_UART	typeref:typename:const unsigned int
UNITS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int UNITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int UNITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const unsigned int UNITS = 3;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int UNITS = 1;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int UNITS = 2;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNITS	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const unsigned int UNITS = 3;$/;"	m	struct:Traits	typeref:typename:const unsigned int
UNKNOWN	include/machine/engine/cm1101.h	/^        UNKNOWN,$/;"	e	enum:CM1101::__anon9c3f22aa0403
UNKNOWN	include/scheduler.h	/^        UNKNOWN     = 0,$/;"	e	enum:Scheduling_Criterion_Common::__anon3908cbed0203
UNKNOWN_TYPE_ID	include/system/types.h	/^    UNKNOWN_TYPE_ID = 0xffff$/;"	e	enum:__anond508eab70103
UNLOCK_KEY	include/machine/cortex/zynq/zynq_machine.h	/^        UNLOCK_KEY                  = 0xDF0D    \/\/ Unlock key                   wo      0$/;"	e	enum:Zynq::__anonae32835d0903
UNPREDICTABLE	include/architecture/armv8/armv8_mmu.h	/^            UNPREDICTABLE       = 0b01  << 8,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
UNSIGNED	include/system/meta.h	/^struct UNSIGNED {$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<char> { typedef unsigned char Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<int> { typedef unsigned int Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<long long> { typedef unsigned long long Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<long> { typedef unsigned long Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<short> { typedef unsigned short Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<unsigned char> { typedef unsigned char Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<unsigned int> { typedef unsigned int Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<unsigned long long> { typedef unsigned long long Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<unsigned long> { typedef unsigned long Result; };$/;"	s
UNSIGNED	include/system/meta.h	/^template<> struct UNSIGNED<unsigned short> { typedef unsigned short Result; };$/;"	s
UNSUPORTED_EVENT	include/architecture/pmu.h	/^    static const unsigned int UNSUPORTED_EVENT = -1U;$/;"	m	class:PMU_Common	typeref:typename:const unsigned int
UNSUPPORTED_INTERRUPT	include/machine/ic.h	/^    static const unsigned int UNSUPPORTED_INTERRUPT = ~1;$/;"	m	class:IC_Common	typeref:typename:const unsigned int
UOPS_DISPATCHED_CORE	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_CORE                            = 0xb1 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_0	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_0                     = 0xa1 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_1	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_1                     = 0xa1 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_2	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_2                     = 0xa1 | (0x0c << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_2_LD	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_2_LD                  = 0xa1 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_2_STA	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_2_STA                 = 0xa1 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_3	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_3                     = 0xa1 | (0x30 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_3_LD	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_3_LD                  = 0xa1 | (0x10 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_3_STA	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_3_STA                 = 0xa1 | (0x20 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_4	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_4                     = 0xa1 | (0x40 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_PORT_PORT_5	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_PORT_PORT_5                     = 0xa1 | (0x80 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_DISPATCHED_THREAD	include/architecture/ia32/ia32_pmu.h	/^        UOPS_DISPATCHED_THREAD                          = 0xb1 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_ISSUED_ANY	include/architecture/ia32/ia32_pmu.h	/^        UOPS_ISSUED_ANY                                 = 0x0e | (0x01 << 8), \/\/set cmmask = 1/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_RETIRED_ALL	include/architecture/ia32/ia32_pmu.h	/^        UOPS_RETIRED_ALL                                = 0xc2 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UOPS_RETIRED_RETIRE_SLOTS	include/architecture/ia32/ia32_pmu.h	/^        UOPS_RETIRED_RETIRE_SLOTS                       = 0xc2 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
UP	include/machine/gpio.h	/^        UP,$/;"	e	enum:GPIO_Common::Pull
UPDATED	include/machine/pc/pc_rtc.h	/^        UPDATED		    = 0x80, \/\/ Enable\/disable time updates$/;"	e	enum:MC146818::__anon80dec0ef0303
UPIE	include/architecture/rv32/rv32_cpu.h	/^        UPIE            = 1 <<  4,      \/\/ User Previous Interrupts Enabled$/;"	e	enum:CPU::__anon6a1e4c700103
UPIE	include/architecture/rv64/rv64_cpu.h	/^        UPIE            = 1 <<  4,      \/\/ User Previous Interrupts Enabled$/;"	e	enum:CPU::__anon18dc1bda0103
USART_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        USART_BASE              = 0x40008000, \/\/ PrimeCell PL022 Synchronous Serial Port$/;"	e	enum:Memory_Map::__anona531b8cc0103
USB	include/machine/cortex/cortex_usb.h	/^    USB(unsigned int unit) {} \/\/ only one USB is supported!$/;"	f	class:USB
USB	include/machine/cortex/cortex_usb.h	/^class USB: private USB_Engine$/;"	c
USB	include/system/traits.h	/^    enum {UART, USB};$/;"	e	enum:Traits_Tokens::__anon389b43b90603
USB0_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        USB0_BASE               = 0x40089000,$/;"	e	enum:Memory_Map::__anon74629cb40103
USBEN	include/machine/cortex/emote3/emote3_usb.h	/^        USBEN     = 1 << 0, \/\/ USB enable. The USB controller is reset when this bit is cleare/;"	e	enum:USB_Engine::__anon9b88aa680203
USBPCAP	include/utility/pcap.h	/^        USBPCAP                    = 249,$/;"	e	enum:PCAP::Link_Type
USB_2_0	include/machine/usb.h	/^class USB_2_0: public USB_Common$/;"	c
USB_CONTROLLER	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^        USB_CONTROLLER                  = 9,$/;"	e	enum:BCM_IC_Common::__anon892d5dc40103
USB_Common	include/machine/usb.h	/^    USB_Common() {}$/;"	f	class:USB_Common
USB_Common	include/machine/usb.h	/^class USB_Common$/;"	c
USB_DARWIN	include/utility/pcap.h	/^        USB_DARWIN                 = 266,$/;"	e	enum:PCAP::Link_Type
USB_Engine	include/machine/cortex/emote3/emote3_usb.h	/^class USB_Engine: public USB_2_0$/;"	c
USB_LINUX	include/utility/pcap.h	/^        USB_LINUX                  = 189,$/;"	e	enum:PCAP::Link_Type
USB_LINUX_MMAPPED	include/utility/pcap.h	/^        USB_LINUX_MMAPPED          = 220,$/;"	e	enum:PCAP::Link_Type
USER	include/machine/timer.h	/^        USER,$/;"	e	enum:Timer_Common::Channel
USER0	include/utility/pcap.h	/^        USER0                      = 147,$/;"	e	enum:PCAP::Link_Type
USER1	include/machine/timer.h	/^        USER1 = USER,$/;"	e	enum:Timer_Common::Channel
USER1	include/utility/pcap.h	/^        USER1                      = 148,$/;"	e	enum:PCAP::Link_Type
USER10	include/utility/pcap.h	/^        USER10                     = 157,$/;"	e	enum:PCAP::Link_Type
USER11	include/utility/pcap.h	/^        USER11                     = 158,$/;"	e	enum:PCAP::Link_Type
USER12	include/utility/pcap.h	/^        USER12                     = 159,$/;"	e	enum:PCAP::Link_Type
USER13	include/utility/pcap.h	/^        USER13                     = 160,$/;"	e	enum:PCAP::Link_Type
USER14	include/utility/pcap.h	/^        USER14                     = 161,$/;"	e	enum:PCAP::Link_Type
USER15	include/utility/pcap.h	/^        USER15                     = 162,$/;"	e	enum:PCAP::Link_Type
USER2	include/machine/timer.h	/^        USER2,$/;"	e	enum:Timer_Common::Channel
USER2	include/utility/pcap.h	/^        USER2                      = 149,$/;"	e	enum:PCAP::Link_Type
USER3	include/machine/timer.h	/^        USER3,$/;"	e	enum:Timer_Common::Channel
USER3	include/utility/pcap.h	/^        USER3                      = 150,$/;"	e	enum:PCAP::Link_Type
USER4	include/machine/timer.h	/^        USER4,$/;"	e	enum:Timer_Common::Channel
USER4	include/utility/pcap.h	/^        USER4                      = 151,$/;"	e	enum:PCAP::Link_Type
USER5	include/machine/timer.h	/^        USER5$/;"	e	enum:Timer_Common::Channel
USER5	include/utility/pcap.h	/^        USER5                      = 152,$/;"	e	enum:PCAP::Link_Type
USER6	include/utility/pcap.h	/^        USER6                      = 153,$/;"	e	enum:PCAP::Link_Type
USER7	include/utility/pcap.h	/^        USER7                      = 154,$/;"	e	enum:PCAP::Link_Type
USER8	include/utility/pcap.h	/^        USER8                      = 155,$/;"	e	enum:PCAP::Link_Type
USER9	include/utility/pcap.h	/^        USER9                      = 156,$/;"	e	enum:PCAP::Link_Type
USR	include/architecture/ia32/ia32_mmu.h	/^            USR  = 1 <<  2, \/\/ Access Control (0=supervisor, 1=user)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
USR	include/architecture/ia32/ia32_pmu.h	/^        USR     = 1 << 16,$/;"	e	enum:Intel_PMU_V1::__anon1eabf09e0403
USR	include/architecture/mmu.h	/^            USR  = 1 << 4, \/\/ Access Control (0=supervisor, 1=user)$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
UTILITY_ID	include/system/types.h	/^    UTILITY_ID,$/;"	e	enum:__anond508eab70103
UUID	include/system/types.h	/^typedef unsigned char UUID[8];$/;"	t	typeref:typename:unsigned char[8]
Union_Interface	include/machine/usb.h	/^            struct Union_Interface$/;"	s	class:USB_2_0::CDC::Functional_Descriptor
Unique	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
UpBurstThresh	include/machine/pc/pc_c905.h	/^    Reg8  UpBurstThresh;$/;"	m	class:C905	typeref:typename:Reg8
UpListPtr	include/machine/pc/pc_c905.h	/^    Reg32 UpListPtr;$/;"	m	class:C905	typeref:typename:Reg32
UpMaxBurst	include/machine/pc/pc_c905.h	/^    Reg16 UpMaxBurst;$/;"	m	class:C905	typeref:typename:Reg16
UpPktStatus	include/machine/pc/pc_c905.h	/^    Reg32 UpPktStatus;$/;"	m	class:C905	typeref:typename:Reg32
UpPoll	include/machine/pc/pc_c905.h	/^    Reg8  UpPoll;$/;"	m	class:C905	typeref:typename:Reg8
UpPriority	include/machine/pc/pc_c905.h	/^    Reg8  UpPriority;$/;"	m	class:C905	typeref:typename:Reg8
UpperBytesOK	include/machine/pc/pc_c905.h	/^        Reg8  UpperBytesOK;$/;"	m	struct:C905::Window4	typeref:typename:Reg8
UpperFramesOk	include/machine/pc/pc_c905.h	/^        Reg8  UpperFramesOk;$/;"	m	struct:C905::Window6	typeref:typename:Reg8
User_Timer	include/machine/cortex/cortex_timer.h	/^    User_Timer(Channel channel, Microsecond time, const Handler & handler, bool periodic = false/;"	f	class:User_Timer
User_Timer	include/machine/cortex/cortex_timer.h	/^class User_Timer: private User_Timer_Engine$/;"	c
User_Timer	include/machine/pc/pc_timer.h	/^    User_Timer(Channel channel, Microsecond time, const Handler & handler, bool retrigger = fals/;"	f	class:User_Timer
User_Timer	include/machine/pc/pc_timer.h	/^class User_Timer: public Timer$/;"	c
User_Timer_Engine	include/machine/cortex/emote3/emote3_timer.h	/^    User_Timer_Engine(unsigned int unit, const Microsecond & time, bool interrupt, bool periodic/;"	f	class:User_Timer_Engine
User_Timer_Engine	include/machine/cortex/emote3/emote3_timer.h	/^class User_Timer_Engine: public Timer_Common$/;"	c
User_Timer_Engine	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    User_Timer_Engine(unsigned int unit, const Microsecond & time, bool interrupt, bool periodic/;"	f	class:User_Timer_Engine
User_Timer_Engine	include/machine/cortex/lm3s811/lm3s811_timer.h	/^class User_Timer_Engine: public Timer_Common$/;"	c
User_Timer_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    User_Timer_Engine(unsigned int unit, const Microsecond & time, bool interrupt, bool periodic/;"	f	class:User_Timer_Engine
User_Timer_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^class User_Timer_Engine: public Timer_Common$/;"	c
User_Timer_Engine	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    User_Timer_Engine(unsigned int unit, const Microsecond & time, bool interrupt, bool periodic/;"	f	class:User_Timer_Engine
User_Timer_Engine	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^class User_Timer_Engine: public Timer_Common$/;"	c
User_Timer_Engine	include/machine/cortex/zynq/zynq_timer.h	/^    User_Timer_Engine(unsigned int unit, const Microsecond & time, bool interrupt, bool periodic/;"	f	class:User_Timer_Engine
User_Timer_Engine	include/machine/cortex/zynq/zynq_timer.h	/^class User_Timer_Engine: public Timer_Common$/;"	c
V1	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
V1_21	include/machine/engine/cm1101.h	/^        V1_21,$/;"	e	enum:CM1101::__anon9c3f22aa0403
V2	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
V3	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	e	enum:Traits::__anonae3414630103
V3_03	include/machine/engine/cm1101.h	/^        V3_03$/;"	e	enum:CM1101::__anon9c3f22aa0403
VALUE	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^        VALUE   = 0X004, \/\/ Read-Only, Count Down Value$/;"	e	enum:ARM_Timer::__anonbbe195780103
VECTCLRACT	include/machine/cortex/engine/cortex_m3/scb.h	/^        VECTCLRACT      = 1 << 1,       \/\/ Reserved for debug                                 /;"	e	enum:SCB::__anon31f252560303
VECTKEY	include/machine/cortex/engine/cortex_m3/scb.h	/^        VECTKEY         = 1 << 16,      \/\/ Register Key                                       /;"	e	enum:SCB::__anon31f252560303
VECTOR_TABLE	include/machine/cortex/emote3/emote3_memory_map.h	/^        VECTOR_TABLE            = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anon74629cb40103
VECTOR_TABLE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        VECTOR_TABLE            = Traits<Machine>::APP_CODE,$/;"	e	enum:Memory_Map::__anona531b8cc0103
VECTOR_TABLE	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^        VECTOR_TABLE    = RAM_BASE,$/;"	e	enum:Memory_Map::__anon2fdd5a640103
VECTOR_TABLE	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^        VECTOR_TABLE            = RAM_BASE, \/\/ 8 x 4b instructions + 8 x 4b pointers$/;"	e	enum:Memory_Map::__anonea063a4a0103
VECTOR_TABLE	include/machine/cortex/zynq/zynq_memory_map.h	/^        VECTOR_TABLE            = RAM_BASE, \/\/ 8 x 4b instructions + 8 x 4b pointers$/;"	e	enum:Memory_Map::__anona1c271de0103
VECTOR_TABLE	src/setup/setup_realview_pbx.cc	/^    static const unsigned long VECTOR_TABLE     = Memory_Map::VECTOR_TABLE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
VECTOR_TABLE	src/setup/setup_zynq.cc	/^    static const unsigned long VECTOR_TABLE     = Memory_Map::VECTOR_TABLE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
VECTRESET	include/machine/cortex/engine/cortex_m3/scb.h	/^        VECTRESET       = 1 << 0,       \/\/ Reserved for debug                                 /;"	e	enum:SCB::__anon31f252560303
VENDOR	include/machine/usb.h	/^        VENDOR = 2,$/;"	e	enum:USB_2_0::TYPE
VENDOR_ID	include/machine/pci.h	/^        VENDOR_ID		= 0x00, \/\/ 16 bits$/;"	e	enum:PCI_Common::__anon0966c1ce0103
VERSION	include/architecture/ia32/ia32_traits.h	/^    static const unsigned int VERSION = SANDY_BRIDGE;$/;"	m	struct:Traits	typeref:typename:const unsigned int
VERSION	include/machine/pc/pc_ic.h	/^        VERSION       = 0x030,  \/\/ Task priority$/;"	e	enum:APIC::__anon3a300d520703
VGA	include/architecture/ia32/ia32_mmu.h	/^            VGA  = (SYS | PCD),$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
VGA	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^        VGA             = IO_APIC +  4 * 1024,$/;"	e	enum:Memory_Map::__anona81ccb260103
VGA	include/machine/pc/pc_display.h	/^    VGA() {}$/;"	f	class:VGA
VGA	include/machine/pc/pc_display.h	/^class VGA: public Display_Common, private MC6845$/;"	c
VGA_PHY	src/setup/setup_legacy_pc.cc	/^    static const unsigned long VGA_PHY          = VGA::FB_PHY_ADDR;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
VGA_SIZE	src/setup/setup_legacy_pc.cc	/^    static const unsigned long VGA_SIZE         = VGA::FB_SIZE;$/;"	m	class:Setup	typeref:typename:const unsigned long	file:
VIRQ	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^        VIRQ            = 3,    \/\/ Virtual physical$/;"	e	enum:BCM_Mailbox_Timer::__anon873a59390503
VOID	include/utility/predictor.h	/^        VOID             = 0,$/;"	e	enum:Predictor_Common::Model_Type
VOLTAGE_ID	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        VOLTAGE_ID              = 0x1,$/;"	e	enum:IOCtrl::__anon202912fb0503
VOLTAGE_LOOKUP	include/machine/engine/cm1101.h	/^        VOLTAGE_LOOKUP          = 02,$/;"	e	enum:CM1101::__anon9c3f22aa0103
VOLTAGE_TAG	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        VOLTAGE_TAG             = 0x00030003$/;"	e	enum:IOCtrl::__anon202912fb0403
VTOR	include/machine/cortex/engine/cortex_m3/scb.h	/^        VTOR            = 0xd08,        \/\/ Vector Table Offset Register                       /;"	e	enum:SCB::__anon31f252560103
VcoDiagnostic	include/machine/pc/pc_c905.h	/^        Reg16 VcoDiagnostic;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
Vector	include/utility/vector.h	/^    Vector(): _size(0) {$/;"	f	class:Vector
Vector	include/utility/vector.h	/^class Vector$/;"	c
Vendor_Id	include/machine/pci.h	/^    typedef unsigned short Vendor_Id;$/;"	t	class:PCI_Common	typeref:typename:unsigned short
Virt	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
Virtex	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
VisionFive2	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
VisionFive2_NIC	include/machine/riscv/riscv_nic.h	/^class VisionFive2_NIC : public NIC<Ethernet>, public GEM {};$/;"	c
VlanEtherType	include/machine/pc/pc_c905.h	/^        Reg16 VlanEtherType;$/;"	m	struct:C905::Window7	typeref:typename:Reg16
VlanMask	include/machine/pc/pc_c905.h	/^        Reg16 VlanMask;$/;"	m	struct:C905::Window7	typeref:typename:Reg16
WAITING	include/process.h	/^        WAITING,$/;"	e	enum:Thread::State
WAKE_UP_EVENT	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum WAKE_UP_EVENT {$/;"	g	class:SysCtrl
WATCHDOG_BASE	include/machine/cortex/emote3/emote3_memory_map.h	/^        WATCHDOG_BASE           = 0x400d5000,$/;"	e	enum:Memory_Map::__anon74629cb40103
WATTSTOPPER_DLM	include/utility/pcap.h	/^        WATTSTOPPER_DLM            = 263,$/;"	e	enum:PCAP::Link_Type
WB	include/architecture/ia32/ia32_pmu.h	/^        WB             = 0x0000000008LLU, \/\/ bit 3$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e0e03
WDCTL	include/machine/cortex/emote3/emote3_watchdog.h	/^        WDCTL = 0x00, \/\/   RW   32     0x0000 0000    0x400d5000$/;"	e	enum:Watchdog_Engine::__anonfb30544f0103
WDMAPERF	include/machine/pc/pc_fpga.h	/^        WDMAPERF   = 0x28,$/;"	e	enum:XAP1052::__anon807398a40103
WDMATLPA	include/machine/pc/pc_fpga.h	/^        WDMATLPA   = 0x08,$/;"	e	enum:XAP1052::__anon807398a40103
WDMATLPC	include/machine/pc/pc_fpga.h	/^        WDMATLPC   = 0x10,$/;"	e	enum:XAP1052::__anon807398a40103
WDMATLPP	include/machine/pc/pc_fpga.h	/^        WDMATLPP   = 0x14,$/;"	e	enum:XAP1052::__anon807398a40103
WDMATLPS	include/machine/pc/pc_fpga.h	/^        WDMATLPS   = 0x0c,$/;"	e	enum:XAP1052::__anon807398a40103
WDT0_BASE	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^        WDT0_BASE               = 0x40000000, \/\/ Watchdog Timer$/;"	e	enum:Memory_Map::__anona531b8cc0103
WEEK	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
WEEK_DAY	include/machine/pc/pc_rtc.h	/^        WEEK_DAY	    = 0x06, \/\/ 1 = Sunday$/;"	e	enum:MC146818::__anon80dec0ef0203
WHCR	include/machine/engine/si7020.h	/^        WHCR            = 0x51, \/\/ Write Heater Control Register$/;"	e	enum:SI7020::__anon3a616d7c0103
WHITE	include/system/types.h	/^    WHITE = COLOR_0$/;"	e	enum:Color
WIO_BDP	include/machine/pc/pc_pcnet32.h	/^        WIO_BDP    = 0x16, \/\/ Register Data Port (BCR - Bus Configuration)$/;"	e	enum:Am79C970A::__anon99cdeac50103
WIO_RAP	include/machine/pc/pc_pcnet32.h	/^        WIO_RAP    = 0x12, \/\/ Register Address Port (CSR\/BCR)$/;"	e	enum:Am79C970A::__anon99cdeac50103
WIO_RDP	include/machine/pc/pc_pcnet32.h	/^        WIO_RDP    = 0x10, \/\/ Register Data Port (CSR - Control\/Status)$/;"	e	enum:Am79C970A::__anon99cdeac50103
WIO_RESET	include/machine/pc/pc_pcnet32.h	/^        WIO_RESET  = 0x14, \/\/ Software Reset Trigger (r, r + w on LANCE)$/;"	e	enum:Am79C970A::__anon99cdeac50103
WLEN5	include/machine/cortex/engine/pl011.h	/^        WLEN5           = 0 <<  5,      \/\/ Word Length 5 bits           r\/w     0$/;"	e	enum:PL011::__anone33d09690303
WLEN6	include/machine/cortex/engine/pl011.h	/^        WLEN6           = 1 <<  5,      \/\/ Word Length 6 bits           r\/w     0$/;"	e	enum:PL011::__anone33d09690303
WLEN7	include/machine/cortex/engine/pl011.h	/^        WLEN7           = 2 <<  5,      \/\/ Word Length 7 bits           r\/w     0$/;"	e	enum:PL011::__anone33d09690303
WLEN8	include/machine/cortex/engine/pl011.h	/^        WLEN8           = 3 <<  5,      \/\/ Word Length 8 bits           r\/w     0$/;"	e	enum:PL011::__anone33d09690303
WORD_SIZE	include/architecture/armv7/armv7_traits.h	/^    static const unsigned int WORD_SIZE         = 32;$/;"	m	struct:Traits	typeref:typename:const unsigned int
WORD_SIZE	include/architecture/armv8/armv8_traits.h	/^    static const unsigned int WORD_SIZE         = 64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
WORD_SIZE	include/architecture/ia32/ia32_traits.h	/^    static const unsigned int WORD_SIZE         = 32;$/;"	m	struct:Traits	typeref:typename:const unsigned int
WORD_SIZE	include/architecture/rv32/rv32_traits.h	/^    static const unsigned int WORD_SIZE         = 32;$/;"	m	struct:Traits	typeref:typename:const unsigned int
WORD_SIZE	include/architecture/rv64/rv64_traits.h	/^    static const unsigned int WORD_SIZE         = 64;$/;"	m	struct:Traits	typeref:typename:const unsigned int
WR	include/architecture/ia32/ia32_mmu.h	/^            WR   = 1 <<  1, \/\/ Writable (0=read-only, 1=read-write)$/;"	e	enum:MMU::Page_Flags::__anon1e75a71b0103
WR	include/architecture/mmu.h	/^            WR   = 1 << 2, \/\/ Writable$/;"	e	enum:MMU_Common::Flags::__anon13c565af0103
WRAP	include/machine/pc/pc_rtl8139.h	/^        WRAP       = 0x80,      \/\/ RCR $/;"	e	enum:RTL8139::__anon2b7d05ed0203
WREG	include/machine/engine/si7020.h	/^        WREG            = 0xe6, \/\/ Write RH\/T User Register 1$/;"	e	enum:SI7020::__anon3a616d7c0103
WRITE_CFG	include/machine/pc/pc_keyboard.h	/^        WRITE_CFG       = 0x60,$/;"	e	enum:i8042::__anondfef52170303
WRN	include/utility/debug.h	/^enum Debug_Warning {WRN = 2};$/;"	e	enum:Debug_Warning
WUE_INT	include/machine/cortex/engine/cortex_m3/gptm.h	/^        WUE_INT  = 1 << 16,     \/\/ write update error interrupt     RW 0$/;"	e	enum:GPTM::__anon5534d7d60403
WUPA	include/machine/mifare.h	/^        WUPA              = 0x52,    \/\/ Wake-UP command, Type A. Invites PICCs in state IDLE a/;"	e	enum:MIFARE::PICC_Command
WakeOnTimer	include/machine/pc/pc_c905.h	/^        Reg16 WakeOnTimer;$/;"	m	struct:C905::Window1	typeref:typename:Reg16
Wakeup_Event	include/machine/cortex/emote3/emote3_sysctrl.h	/^    enum Wakeup_Event {$/;"	g	class:SysCtrl
Watchdog	include/machine/cortex/cortex_watchdog.h	/^     Watchdog() {}$/;"	f	class:Watchdog
Watchdog	include/machine/cortex/cortex_watchdog.h	/^class Watchdog: private Watchdog_Engine$/;"	c
Watchdog_Common	include/machine/watchdog.h	/^    Watchdog_Common() {}$/;"	f	class:Watchdog_Common
Watchdog_Common	include/machine/watchdog.h	/^class Watchdog_Common$/;"	c
Watchdog_Engine	include/machine/cortex/emote3/emote3_watchdog.h	/^class Watchdog_Engine: public Watchdog_Common$/;"	c
Window0	include/machine/pc/pc_c905.h	/^    struct Window0 {$/;"	s	class:C905
Window1	include/machine/pc/pc_c905.h	/^    struct Window1 {$/;"	s	class:C905
Window2	include/machine/pc/pc_c905.h	/^    struct Window2 {$/;"	s	class:C905
Window3	include/machine/pc/pc_c905.h	/^    struct Window3 {$/;"	s	class:C905
Window4	include/machine/pc/pc_c905.h	/^    struct Window4 {$/;"	s	class:C905
Window5	include/machine/pc/pc_c905.h	/^    struct Window5 {$/;"	s	class:C905
Window6	include/machine/pc/pc_c905.h	/^    struct Window6 {$/;"	s	class:C905
Window7	include/machine/pc/pc_c905.h	/^    struct Window7 {$/;"	s	class:C905
Word	include/utility/bignum.h	/^    typedef Digit Word[DIGITS];$/;"	t	class:Bignum	typeref:typename:Digit[DIGITS]
X86_64	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	e	enum:Traits_Tokens::__anon389b43b90203
XAP1052	include/machine/pc/pc_fpga.h	/^class XAP1052$/;"	c
XMTRL	include/machine/pc/pc_pcnet32.h	/^        XMTRL    =  78, \/\/ XMT Ring Length$/;"	e	enum:Am79C970A::__anon99cdeac50203
XN	include/architecture/armv7/armv7_mmu.h	/^            XN   = 1 << 4,      \/\/ execute never$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
XN	include/architecture/armv8/armv8_mmu.h	/^            XN                  = 0b1ULL<< 54, \/\/ el0 cannot execute$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
XREG	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        XREG     = 0x600,$/;"	e	enum:CC2538RF::__anon1a159e880103
XS	include/architecture/rv32/rv32_cpu.h	/^        XS              = 3 << 15,      \/\/ Extension Status$/;"	e	enum:CPU::__anon6a1e4c700103
XS	include/architecture/rv64/rv64_cpu.h	/^        XS              = 3 << 15,      \/\/ Extension Status$/;"	e	enum:CPU::__anon18dc1bda0103
XSNP_HIT	include/architecture/ia32/ia32_pmu.h	/^        XSNP_HIT  		                        = 0xd2 | (0x02 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
XSNP_HITM	include/architecture/ia32/ia32_pmu.h	/^        XSNP_HITM 		                        = 0xd2 | (0x04 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
XSNP_MISS	include/architecture/ia32/ia32_pmu.h	/^        XSNP_MISS 		                        = 0xd2 | (0x01 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
XSNP_NONE	include/architecture/ia32/ia32_pmu.h	/^        XSNP_NONE 		                        = 0xd2 | (0x08 << 8),$/;"	e	enum:Intel_Sandy_Bridge_PMU::__anon1eabf09e1203
XS_CLEAN	include/architecture/rv32/rv32_cpu.h	/^        XS_CLEAN        = 2 << 15,      \/\/ Extension registers clean$/;"	e	enum:CPU::__anon6a1e4c700103
XS_CLEAN	include/architecture/rv64/rv64_cpu.h	/^        XS_CLEAN        = 2 << 15,      \/\/ Extension registers clean$/;"	e	enum:CPU::__anon18dc1bda0103
XS_DIRTY	include/architecture/rv32/rv32_cpu.h	/^        XS_DIRTY        = 3 << 15,      \/\/ Extension registers dirty (and must be saved on con/;"	e	enum:CPU::__anon6a1e4c700103
XS_DIRTY	include/architecture/rv64/rv64_cpu.h	/^        XS_DIRTY        = 3 << 15,      \/\/ Extension registers dirty (and must be saved on con/;"	e	enum:CPU::__anon18dc1bda0103
XS_INIT	include/architecture/rv32/rv32_cpu.h	/^        XS_INIT         = 1 << 15,      \/\/ Extension on$/;"	e	enum:CPU::__anon6a1e4c700103
XS_INIT	include/architecture/rv64/rv64_cpu.h	/^        XS_INIT         = 1 << 15,      \/\/ Extension on$/;"	e	enum:CPU::__anon18dc1bda0103
XS_OFF	include/architecture/rv32/rv32_cpu.h	/^        XS_OFF          = 0 << 15,      \/\/ Extension off$/;"	e	enum:CPU::__anon6a1e4c700103
XS_OFF	include/architecture/rv64/rv64_cpu.h	/^        XS_OFF          = 0 << 15,      \/\/ Extension off$/;"	e	enum:CPU::__anon18dc1bda0103
XTADDMACHEN	app/hello/hello_traits.h	/^    XTADDMACHEN = 0x00000200, \/**< External address match enable *\/$/;"	e	enum:GEM::__anon4cccbbd80603
XTADDMACHEN	include/machine/riscv/riscv_nic.h	/^    XTADDMACHEN = 0x00000200, \/**< External address match enable *\/$/;"	e	enum:GEM::__anon5ce19f280603
YEAR	include/machine/pc/pc_rtc.h	/^        YEAR		    = 0x09,$/;"	e	enum:MC146818::__anon80dec0ef0203
YEAR	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	e	enum:Traits_Tokens::__anon389b43b90703
ZEROPAUSETX	app/hello/hello_traits.h	/^    ZEROPAUSETX = 0x00800, \/**< Transmit zero quantum pause frame *\/$/;"	e	enum:GEM::__anon4cccbbd80503
ZEROPAUSETX	include/machine/riscv/riscv_nic.h	/^    ZEROPAUSETX = 0x00800, \/**< Transmit zero quantum pause frame *\/$/;"	e	enum:GEM::__anon5ce19f280503
ZWAVE_R1_R2	include/utility/pcap.h	/^        ZWAVE_R1_R2                = 261,$/;"	e	enum:PCAP::Link_Type
ZWAVE_R3	include/utility/pcap.h	/^        ZWAVE_R3                   = 262,$/;"	e	enum:PCAP::Link_Type
Zynq	include/machine/cortex/zynq/zynq_machine.h	/^    Zynq() {}$/;"	f	class:Zynq
Zynq	include/machine/cortex/zynq/zynq_machine.h	/^class Zynq: private Machine_Common$/;"	c
Zynq	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
Zynq_UART_Engine	include/machine/cortex/zynq/zynq_uart.h	/^class Zynq_UART_Engine: public UART_Common$/;"	c
_100	app/hello/hello_traits.h	/^    _100 = 0x00000001,        \/**< 100 Mbps *\/$/;"	e	enum:GEM::__anon4cccbbd80603
_100	include/machine/riscv/riscv_nic.h	/^    _100 = 0x00000001,        \/**< 100 Mbps *\/$/;"	e	enum:GEM::__anon5ce19f280603
_1000	app/hello/hello_traits.h	/^    _1000 = 0x00000400,       \/**< 1000 Mbps *\/$/;"	e	enum:GEM::__anon4cccbbd80603
_1000	include/machine/riscv/riscv_nic.h	/^    _1000 = 0x00000400,       \/**< 1000 Mbps *\/$/;"	e	enum:GEM::__anon5ce19f280603
_1536RXEN	app/hello/hello_traits.h	/^    _1536RXEN = 0x00000100,   \/**< Enable 1536 byte frames reception *\/$/;"	e	enum:GEM::__anon4cccbbd80603
_1536RXEN	include/machine/riscv/riscv_nic.h	/^    _1536RXEN = 0x00000100,   \/**< Enable 1536 byte frames reception *\/$/;"	e	enum:GEM::__anon5ce19f280603
_1588_ADJ	app/hello/hello_traits.h	/^    _1588_ADJ = 0x01D8,       \/**< 1588 nanosecond adjustment counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
_1588_ADJ	include/machine/riscv/riscv_nic.h	/^    _1588_ADJ = 0x01D8,      \/**< 1588 nanosecond adjustment counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
_1588_INC	app/hello/hello_traits.h	/^    _1588_INC = 0x01DC,       \/**< 1588 nanosecond increment counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
_1588_INC	include/machine/riscv/riscv_nic.h	/^    _1588_INC = 0x01DC,      \/**< 1588 nanosecond increment counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
_1588_NANOSEC	app/hello/hello_traits.h	/^    _1588_NANOSEC = 0x01D4,   \/**< 1588 nanosecond counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
_1588_NANOSEC	include/machine/riscv/riscv_nic.h	/^    _1588_NANOSEC = 0x01D4,  \/**< 1588 nanosecond counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
_1588_SEC	app/hello/hello_traits.h	/^    _1588_SEC = 0x01D0,       \/**< 1588 second counter *\/$/;"	e	enum:GEM::__anon4cccbbd80403
_1588_SEC	include/machine/riscv/riscv_nic.h	/^    _1588_SEC = 0x01D0,      \/**< 1588 second counter *\/$/;"	e	enum:GEM::__anon5ce19f280403
_AES	include/machine/cortex/emote3/emote3_aes.h	/^class _AES: private AES_Common, public _UTIL::_AES<KEY_SIZE> {};$/;"	c
_API	include/system/config.h	/^#define _API /;"	d
_Barrett	include/utility/bignum.h	/^    union _Barrett {$/;"	u	class:Bignum
_D	include/machine/rtc.h	/^        unsigned int _D;$/;"	m	class:RTC_Common::Date	typeref:typename:unsigned int
_M	include/machine/rtc.h	/^        unsigned int _M;$/;"	m	class:RTC_Common::Date	typeref:typename:unsigned int
_Observer	include/utility/observer.h	/^    typedef Data_Observer<D, C> _Observer;$/;"	t	class:Data_Observed	typeref:typename:Data_Observer<D,C>
_Observer	include/utility/observer.h	/^    typedef Data_Observer<D, void> _Observer;$/;"	t	class:Data_Observed	typeref:typename:Data_Observer<D,void>
_SYS	include/system/config.h	/^#define _SYS /;"	d
_UTIL	include/system/config.h	/^#define _UTIL /;"	d
_Word	include/utility/bignum.h	/^    union _Word {$/;"	u	class:Bignum
_Y	include/machine/rtc.h	/^        unsigned int _Y;$/;"	m	class:RTC_Common::Date	typeref:typename:unsigned int
__ACCELEROMETER_H	include/system/config.h	/^#define __ACCELEROMETER_H /;"	d
__ADC_H	include/system/config.h	/^#define __ADC_H /;"	d
__AES_H	include/system/config.h	/^#define __AES_H /;"	d
__APPLICATION_TRAITS_H	include/system/config.h	/^#define __APPLICATION_TRAITS_H /;"	d
__APPL_TRAITS	include/system/config.h	/^#define __APPL_TRAITS(/;"	d
__APPL_TRAITS_T	include/system/config.h	/^#define __APPL_TRAITS_T(/;"	d
__ARCHITECTURE_TRAITS_H	include/system/config.h	/^#define __ARCHITECTURE_TRAITS_H /;"	d
__BEGIN_API	include/system/config.h	/^#define __BEGIN_API /;"	d
__BEGIN_SYS	include/system/config.h	/^#define __BEGIN_SYS /;"	d
__BEGIN_UTIL	include/system/config.h	/^#define __BEGIN_UTIL /;"	d
__CO2_SENSOR_H	include/system/config.h	/^#define __CO2_SENSOR_H /;"	d
__CONCATENATE	include/system/config.h	/^#define __CONCATENATE(/;"	d
__CPU_H	include/system/config.h	/^#define __CPU_H /;"	d
__CTOR_END__	src/architecture/common/crtend.c	/^static fptr __CTOR_END__[1] __attribute__((section(".init_array"))) = { (fptr)0 };$/;"	v	typeref:typename:fptr[1]	file:
__CTOR_LIST__	src/architecture/common/crtbegin.c	/^static fptr __CTOR_LIST__[1] __attribute__ ((used, section(".init_array"), aligned(sizeof(fptr))/;"	v	typeref:typename:fptr[1]	file:
__DISPLAY_H	include/system/config.h	/^#define __DISPLAY_H /;"	d
__DTOR_END__	src/architecture/common/crtend.c	/^static fptr __DTOR_END__[1] __attribute__((used, section(".fini_array"))) = { (fptr)0 };$/;"	v	typeref:typename:fptr[1]	file:
__DTOR_LIST__	src/architecture/common/crtbegin.c	/^static fptr __DTOR_LIST__[1] __attribute__ ((section(".fini_array"), aligned(sizeof(fptr)))) = {/;"	v	typeref:typename:fptr[1]	file:
__EEPROM_H	include/system/config.h	/^#define __EEPROM_H /;"	d
__END_API	include/system/config.h	/^#define __END_API /;"	d
__END_SYS	include/system/config.h	/^#define __END_SYS /;"	d
__END_UTIL	include/system/config.h	/^#define __END_UTIL /;"	d
__FPGA_H	include/system/config.h	/^#define __FPGA_H /;"	d
__GPIO_H	include/system/config.h	/^#define __GPIO_H /;"	d
__GYROSCOPE_H	include/system/config.h	/^#define __GYROSCOPE_H /;"	d
__HEADER_ARCH	include/system/config.h	/^#define __HEADER_ARCH(/;"	d
__HEADER_MACH	include/system/config.h	/^#define __HEADER_MACH(/;"	d
__HEADER_MMOD	include/system/config.h	/^#define __HEADER_MMOD(/;"	d
__HEADER_NAME	include/system/config.h	/^#define __HEADER_NAME(/;"	d
__HEADER_TRAN	include/system/config.h	/^#define __HEADER_TRAN(/;"	d
__HYGROMETER_H	include/system/config.h	/^#define __HYGROMETER_H /;"	d
__I2C_H	include/system/config.h	/^#define __I2C_H /;"	d
__IC_H	include/system/config.h	/^#define __IC_H /;"	d
__IN_SYS	include/system/config.h	/^#define __IN_SYS(/;"	d
__KEYBOARD_H	include/system/config.h	/^#define __KEYBOARD_H /;"	d
__KEYPAD_H	include/system/config.h	/^#define __KEYPAD_H /;"	d
__MACHINE_TRAITS_H	include/system/config.h	/^#define __MACHINE_TRAITS_H /;"	d
__MACH_H	include/system/config.h	/^#define __MACH_H /;"	d
__MMU_H	include/system/config.h	/^#define __MMU_H /;"	d
__NIC_H	include/system/config.h	/^#define __NIC_H /;"	d
__PCI_H	include/system/config.h	/^#define __PCI_H /;"	d
__PLUVIOMETER_H	include/system/config.h	/^#define __PLUVIOMETER_H /;"	d
__PMU_H	include/system/config.h	/^#define __PMU_H /;"	d
__PRESSURE_SENSOR_H	include/system/config.h	/^#define __PRESSURE_SENSOR_H /;"	d
__PWM_H	include/system/config.h	/^#define __PWM_H /;"	d
__RS485_H	include/system/config.h	/^#define __RS485_H /;"	d
__RS485_h	include/machine/rs485.h	/^#define __RS485_h$/;"	d
__RTC_H	include/system/config.h	/^#define __RTC_H /;"	d
__SCRATCHPAD_H	include/system/config.h	/^#define __SCRATCHPAD_H /;"	d
__SPI_H	include/system/config.h	/^#define __SPI_H /;"	d
__THERMOMETER_H	include/system/config.h	/^#define __THERMOMETER_H /;"	d
__TIMER_H	include/system/config.h	/^#define __TIMER_H /;"	d
__TSC_H	include/system/config.h	/^#define __TSC_H /;"	d
__UART_H	include/system/config.h	/^#define __UART_H /;"	d
__USB_H	include/system/config.h	/^#define __USB_H /;"	d
__USING_SYS	include/system/config.h	/^#define __USING_SYS /;"	d
__USING_UTIL	include/system/config.h	/^#define __USING_UTIL /;"	d
__WATCHDOG_H	include/system/config.h	/^#define __WATCHDOG_H /;"	d
__adc_common_only__	include/machine/cortex/emote3/emote3_adc.h	/^#define __adc_common_only__$/;"	d
__adc_h	include/machine/adc.h	/^#define __adc_h$/;"	d
__aes_common_only__	include/utility/aes.h	/^#define __aes_common_only__$/;"	d
__aes_h	include/machine/aes.h	/^#define __aes_h$/;"	d
__anon08e238ea0103	include/machine/riscv/riscv_uart.h	/^    enum {$/;"	g	class:SiFive_UART
__anon08e238ea0203	include/machine/riscv/riscv_uart.h	/^    enum {$/;"	g	class:SiFive_UART
__anon08e238ea0303	include/machine/riscv/riscv_uart.h	/^    enum {$/;"	g	class:NS16500A
__anon08e238ea0403	include/machine/riscv/riscv_uart.h	/^    enum {$/;"	g	class:NS16500A
__anon08e238ea0503	include/machine/riscv/riscv_uart.h	/^    enum {$/;"	g	class:DW8250
__anon08e238ea0603	include/machine/riscv/riscv_uart.h	/^    enum {$/;"	g	class:DW8250
__anon0945c18c0103	include/machine/nic.h	/^        enum : Selector {$/;"	g	struct:NIC_Common::Configuration	typeref:typename:Selector
__anon0945c18c020a	include/machine/nic.h	/^        union {$/;"	u	struct:NIC_Common::Dummy_Metadata
__anon0966c1ce0103	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0203	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0303	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0403	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0503	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0603	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0703	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0803	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0903	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0a03	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon0966c1ce0b03	include/machine/pci.h	/^    enum {$/;"	g	class:PCI_Common
__anon09c9e49c010a	include/machine/usb.h	/^            {$/;"	u	struct:USB_2_0::Request::Device_Request
__anon09c9e49c0208	include/machine/usb.h	/^                {$/;"	s	union:USB_2_0::Request::Device_Request::__anon09c9e49c010a
__anon09c9e49c030a	include/machine/usb.h	/^            {$/;"	u	struct:USB_2_0::Request::Set_Address
__anon09c9e49c0408	include/machine/usb.h	/^                {$/;"	s	union:USB_2_0::Request::Set_Address::__anon09c9e49c030a
__anon09c9e49c050a	include/machine/usb.h	/^            {$/;"	u	struct:USB_2_0::Request::Get_Descriptor
__anon09c9e49c0608	include/machine/usb.h	/^                {$/;"	s	union:USB_2_0::Request::Get_Descriptor::__anon09c9e49c050a
__anon09c9e49c070a	include/machine/usb.h	/^            {$/;"	u	struct:USB_2_0::Request::Set_Configuration
__anon09c9e49c0808	include/machine/usb.h	/^                {$/;"	s	union:USB_2_0::Request::Set_Configuration::__anon09c9e49c070a
__anon09c9e49c090a	include/machine/usb.h	/^                {$/;"	u	struct:USB_2_0::CDC::Request::Get_Line_Coding
__anon09c9e49c0a08	include/machine/usb.h	/^                    {$/;"	s	union:USB_2_0::CDC::Request::Get_Line_Coding::__anon09c9e49c090a
__anon09c9e49c0b0a	include/machine/usb.h	/^                {$/;"	u	struct:USB_2_0::CDC::Request::Set_Control_Line_State
__anon09c9e49c0c08	include/machine/usb.h	/^                    {$/;"	s	union:USB_2_0::CDC::Request::Set_Control_Line_State::__anon09c9e49c0b0a
__anon104b97a10103	include/architecture/armv8/armv8_traits.h	/^    enum {LITTLE, BIG};$/;"	g	struct:Traits
__anon13c565af0103	include/architecture/mmu.h	/^        enum {$/;"	g	class:MMU_Common::Flags
__anon18dc1bda0103	include/architecture/rv64/rv64_cpu.h	/^    enum {$/;"	g	class:CPU
__anon18dc1bda0203	include/architecture/rv64/rv64_cpu.h	/^    enum {$/;"	g	class:CPU
__anon18dc1bda0303	include/architecture/rv64/rv64_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1a1114fc0103	include/architecture/rv64/rv64_tsc.h	/^    enum {               \/\/ Description$/;"	g	class:TSC
__anon1a159e880103	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880203	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880303	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880403	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {                     \/\/ Description                                           Type S/;"	g	class:CC2538RF
__anon1a159e880503	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880603	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {       \/\/Offset   Description                               Type    Value after rese/;"	g	class:CC2538RF
__anon1a159e880703	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880803	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880903	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880a03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880b03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880c03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880d03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880e03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e880f03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881003	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881103	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881203	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881303	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881403	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881503	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881603	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881703	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {                  \/\/Offset   Description                                            /;"	g	class:CC2538RF
__anon1a159e881803	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881903	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881a03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1a159e881b03	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    enum {$/;"	g	class:CC2538RF
__anon1dc257340103	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340203	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340303	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340403	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340503	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340603	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340703	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340803	include/architecture/ia32/ia32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon1dc257340908	include/architecture/ia32/ia32_cpu.h	/^        struct {$/;"	s	function:CPU::switch_tss
__anon1e75a71b0103	include/architecture/ia32/ia32_mmu.h	/^        enum : unsigned long {$/;"	g	class:MMU::Page_Flags	typeref:typename:unsigned long
__anon1eabf09e0103	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V1
__anon1eabf09e0203	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V1
__anon1eabf09e0303	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V1
__anon1eabf09e0403	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V1
__anon1eabf09e0503	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V1
__anon1eabf09e0603	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V2
__anon1eabf09e0703	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V2
__anon1eabf09e0803	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V2
__anon1eabf09e0903	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V2
__anon1eabf09e0a03	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V3
__anon1eabf09e0b03	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_PMU_V3
__anon1eabf09e0c03	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon1eabf09e0d03	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon1eabf09e0e03	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon1eabf09e0f03	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon1eabf09e1003	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon1eabf09e1103	include/architecture/ia32/ia32_pmu.h	/^    enum{$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon1eabf09e1203	include/architecture/ia32/ia32_pmu.h	/^    enum {$/;"	g	class:Intel_Sandy_Bridge_PMU
__anon202912fb0103	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    enum : Reg32 {$/;"	g	class:IOCtrl	typeref:typename:Reg32
__anon202912fb0203	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    enum : Reg32 {$/;"	g	class:IOCtrl	typeref:typename:Reg32
__anon202912fb0303	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    enum : Reg32 {$/;"	g	class:IOCtrl	typeref:typename:Reg32
__anon202912fb0403	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    enum : Reg32 {$/;"	g	class:IOCtrl	typeref:typename:Reg32
__anon202912fb0503	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    enum : Reg32 {$/;"	g	class:IOCtrl	typeref:typename:Reg32
__anon222cd9e10103	include/machine/gpio.h	/^    enum {$/;"	g	class:GPIO_Common
__anon2b7d05ed0103	include/machine/pc/pc_rtl8139.h	/^    enum {$/;"	g	class:RTL8139
__anon2b7d05ed0203	include/machine/pc/pc_rtl8139.h	/^    enum {$/;"	g	class:RTL8139
__anon2b7d05ed0303	include/machine/pc/pc_rtl8139.h	/^    enum {$/;"	g	class:RTL8139
__anon2fdd5a640103	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^    enum : unsigned long {$/;"	g	struct:Memory_Map	typeref:typename:unsigned long
__anon31f252560103	include/machine/cortex/engine/cortex_m3/scb.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SCB
__anon31f252560203	include/machine/cortex/engine/cortex_m3/scb.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SCB
__anon31f252560303	include/machine/cortex/engine/cortex_m3/scb.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SCB
__anon31f252560403	include/machine/cortex/engine/cortex_m3/scb.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SCB
__anon31f252560503	include/machine/cortex/engine/cortex_m3/scb.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SCB
__anon389b43b90103	include/system/traits.h	/^    enum {LIBRARY, BUILTIN, KERNEL};$/;"	g	struct:Traits_Tokens
__anon389b43b90203	include/system/traits.h	/^    enum {AVR8, H8, ARMv4, ARMv7, ARMv8, IA32, X86_64, SPARCv8, PPC32, RV32, RV64};$/;"	g	struct:Traits_Tokens
__anon389b43b90303	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	g	struct:Traits_Tokens
__anon389b43b90403	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	g	struct:Traits_Tokens
__anon389b43b90503	include/system/traits.h	/^    enum {LITTLE, BIG};$/;"	g	struct:Traits_Tokens
__anon389b43b90603	include/system/traits.h	/^    enum {UART, USB};$/;"	g	struct:Traits_Tokens
__anon389b43b90703	include/system/traits.h	/^    enum {FOREVER = 0, SECOND = 1, MINUTE = 60, HOUR = 3600, DAY = 86400, WEEK = 604800, MONTH =/;"	g	struct:Traits_Tokens
__anon389b43b90803	include/system/traits.h	/^    enum {STATIC, MAC, INFO, RARP, DHCP};$/;"	g	struct:Traits_Tokens
__anon389b43b90903	include/system/traits.h	/^    enum :unsigned char {NONE, LVP, DBP};$/;"	g	struct:Traits_Tokens	typeref:typename:unsigned char
__anon3908cbed0103	include/scheduler.h	/^    enum : int {$/;"	g	class:Scheduling_Criterion_Common	typeref:typename:int
__anon3908cbed0203	include/scheduler.h	/^    enum : unsigned int {$/;"	g	class:Scheduling_Criterion_Common	typeref:typename:unsigned int
__anon3908cbed0303	include/scheduler.h	/^    enum : int {$/;"	g	class:Scheduling_Criterion_Common	typeref:typename:int
__anon394073320103	include/architecture/armv8/armv8_cpu.h	/^    enum {$/;"	g	class:ARMv8_A
__anon394073320203	include/architecture/armv8/armv8_cpu.h	/^    enum {$/;"	g	class:ARMv8_A
__anon394073320303	include/architecture/armv8/armv8_cpu.h	/^    enum {$/;"	g	class:ARMv8_A
__anon394073320403	include/architecture/armv8/armv8_cpu.h	/^    enum {$/;"	g	class:ARMv8_A
__anon394073320503	include/architecture/armv8/armv8_cpu.h	/^    enum {$/;"	g	class:ARMv8_A
__anon394073320603	include/architecture/armv8/armv8_cpu.h	/^    enum {$/;"	g	class:ARMv8_A
__anon39f3c3190103	include/architecture/armv8/armv8_mmu.h	/^        enum : unsigned long {$/;"	g	class:ARMv8_MMU::Page_Flags	typeref:typename:unsigned long
__anon3a300d520103	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:i8259A
__anon3a300d520203	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:i8259A
__anon3a300d520303	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:i8259A
__anon3a300d520403	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:i8259A
__anon3a300d520503	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:APIC
__anon3a300d520603	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:APIC
__anon3a300d520703	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:APIC
__anon3a300d520803	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:APIC
__anon3a300d520903	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:APIC
__anon3a300d520a03	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:APIC
__anon3a300d520b03	include/machine/pc/pc_ic.h	/^    enum {$/;"	g	class:IC
__anon3a616d7c0103	include/machine/engine/si7020.h	/^    enum {$/;"	g	class:SI7020
__anon3a616d7c0203	include/machine/engine/si7020.h	/^    enum {$/;"	g	class:SI7020
__anon3a756c540103	include/architecture/armv8/armv8_tsc.h	/^    enum {              \/\/ Description$/;"	g	class:TSC
__anon3a756c540203	include/architecture/armv8/armv8_tsc.h	/^    enum {             \/\/ Description$/;"	g	class:TSC
__anon3a756c540303	include/architecture/armv8/armv8_tsc.h	/^    enum {                                      \/\/ Description$/;"	g	class:TSC
__anon41caa7ce0103	include/machine/uart.h	/^    enum {$/;"	g	class:UART_Common
__anon448862b90103	include/machine/engine/lsm330.h	/^    enum {$/;"	g	class:LSM330
__anon47992e1c0103	include/machine/pc/pc_display.h	/^    enum {$/;"	g	class:MC6845
__anon47992e1c0203	include/machine/pc/pc_display.h	/^    enum {$/;"	g	class:MC6845
__anon47992e1c0303	include/machine/pc/pc_display.h	/^    enum {$/;"	g	class:VGA
__anon4cccbbd80103	app/hello/hello_traits.h	/^  enum {$/;"	g	class:GEM
__anon4cccbbd80203	app/hello/hello_traits.h	/^  enum {$/;"	g	class:GEM
__anon4cccbbd80303	app/hello/hello_traits.h	/^  enum {$/;"	g	class:GEM
__anon4cccbbd80403	app/hello/hello_traits.h	/^  enum {$/;"	g	class:GEM
__anon4cccbbd80503	app/hello/hello_traits.h	/^  enum {$/;"	g	class:GEM
__anon4cccbbd80603	app/hello/hello_traits.h	/^  enum {$/;"	g	class:GEM
__anon4cfbe4c40103	include/machine/cortex/zynq/zynq_uart.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq_UART_Engine
__anon4cfbe4c40203	include/machine/cortex/zynq/zynq_uart.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq_UART_Engine
__anon4cfbe4c40303	include/machine/cortex/zynq/zynq_uart.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq_UART_Engine
__anon4cfbe4c40403	include/machine/cortex/zynq/zynq_uart.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq_UART_Engine
__anon4cfbe4c40503	include/machine/cortex/zynq/zynq_uart.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq_UART_Engine
__anon50c1086d0103	include/process.h	/^    enum {$/;"	g	class:Thread
__anon5534d7d60103	include/machine/cortex/engine/cortex_m3/gptm.h	/^    enum {                              \/\/ Description                                        /;"	g	class:GPTM
__anon5534d7d60203	include/machine/cortex/engine/cortex_m3/gptm.h	/^    enum {                              \/\/ Description$/;"	g	class:GPTM
__anon5534d7d60303	include/machine/cortex/engine/cortex_m3/gptm.h	/^    enum {                              \/\/ Description$/;"	g	class:GPTM
__anon5534d7d60403	include/machine/cortex/engine/cortex_m3/gptm.h	/^    enum {                      \/\/ Description                    Type Reset value$/;"	g	class:GPTM
__anon5ce19f280103	include/machine/riscv/riscv_nic.h	/^  enum {$/;"	g	class:GEM
__anon5ce19f280203	include/machine/riscv/riscv_nic.h	/^  enum {$/;"	g	class:GEM
__anon5ce19f280303	include/machine/riscv/riscv_nic.h	/^  enum {$/;"	g	class:GEM
__anon5ce19f280403	include/machine/riscv/riscv_nic.h	/^  enum {$/;"	g	class:GEM
__anon5ce19f280503	include/machine/riscv/riscv_nic.h	/^  enum {$/;"	g	class:GEM
__anon5ce19f280603	include/machine/riscv/riscv_nic.h	/^  enum {$/;"	g	class:GEM
__anon5d4009da0103	include/machine/riscv/riscv_spi.h	/^    enum {$/;"	g	class:SiFive_SPI
__anon5d4009da0203	include/machine/riscv/riscv_spi.h	/^    enum {$/;"	g	class:SiFive_SPI
__anon6512a6d20103	include/machine/cortex/emote3/emote3_sysctrl.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SysCtrl
__anon6512a6d20203	include/machine/cortex/emote3/emote3_sysctrl.h	/^    enum {                        \/\/ Description                                      Type    /;"	g	class:SysCtrl
__anon6512a6d20303	include/machine/cortex/emote3/emote3_sysctrl.h	/^    enum {                           \/\/ Description                                      Type /;"	g	class:SysCtrl
__anon65ef548e0103	include/machine/cortex/engine/cortex_m3/nvic.h	/^    enum {$/;"	g	class:NVIC
__anon65ef548e0203	include/machine/cortex/engine/cortex_m3/nvic.h	/^    enum {                              \/\/ Description                                        /;"	g	class:NVIC
__anon6a1e4c700103	include/architecture/rv32/rv32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon6a1e4c700203	include/architecture/rv32/rv32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon6a1e4c700303	include/architecture/rv32/rv32_cpu.h	/^    enum {$/;"	g	class:CPU
__anon6b07e5da0103	include/architecture/rv32/rv32_pmu.h	/^    enum {$/;"	g	class:RV32_PMU
__anon6b5345920103	include/architecture/rv32/rv32_tsc.h	/^    enum {               \/\/ Description$/;"	g	class:TSC
__anon6c49ad4b0103	include/machine/cortex/emote3/emote3_ioctrl.h	/^    enum {                              \/\/ Description                                        /;"	g	class:IOCtrl
__anon6c49ad4b0203	include/machine/cortex/emote3/emote3_ioctrl.h	/^    enum {$/;"	g	class:IOCtrl
__anon6c49ad4b0303	include/machine/cortex/emote3/emote3_ioctrl.h	/^    enum {$/;"	g	class:IOCtrl
__anon74629cb40103	include/machine/cortex/emote3/emote3_memory_map.h	/^    enum {$/;"	g	struct:Memory_Map
__anon749c60f50103	include/machine/cortex/emote3/emote3_traits.h	/^    enum {CLARO, TIM, OI};$/;"	g	struct:Traits
__anon7571f707010a	include/machine/pc/pc_c905.h	/^    union {$/;"	u	class:C905
__anon798b6efc0108	include/machine/pc/pc_e100.h	/^        struct {$/;"	s	struct:i8255x::CSR
__anon798b6efc0203	include/machine/pc/pc_e100.h	/^    enum { \/* Taking int account a word (16-bit) *\/$/;"	g	class:i8255x
__anon798b6efc0303	include/machine/pc/pc_e100.h	/^    enum { \/* Taking into account a half-word (8-bit) *\/$/;"	g	class:i8255x
__anon798b6efc0403	include/machine/pc/pc_e100.h	/^    enum {$/;"	g	class:i8255x
__anon798b6efc0503	include/machine/pc/pc_e100.h	/^    enum { \/* Taking into account a word (16-bit) *\/$/;"	g	class:i8255x
__anon798b6efc0603	include/machine/pc/pc_e100.h	/^    enum { \/* Taking into account a word (16-bit) *\/$/;"	g	class:i8255x
__anon798b6efc0703	include/machine/pc/pc_e100.h	/^    enum {$/;"	g	class:i8255x
__anon798b6efc0808	include/machine/pc/pc_e100.h	/^        struct {$/;"	s	struct:i8255x::mem
__anon798b6efc0903	include/machine/pc/pc_e100.h	/^        enum {$/;"	g	struct:i82559ER::Transmit_Buffer_Descriptor
__anon7f50955d0103	include/utility/predictor.h	/^    enum : unsigned char {$/;"	g	class:Predictor_Common	typeref:typename:unsigned char
__anon807398a40103	include/machine/pc/pc_fpga.h	/^    enum {$/;"	g	class:XAP1052
__anon80dec0ef0103	include/machine/pc/pc_rtc.h	/^    enum {$/;"	g	class:MC146818
__anon80dec0ef0203	include/machine/pc/pc_rtc.h	/^    enum {$/;"	g	class:MC146818
__anon80dec0ef0303	include/machine/pc/pc_rtc.h	/^    enum {$/;"	g	class:MC146818
__anon80dec0ef0403	include/machine/pc/pc_rtc.h	/^    enum {$/;"	g	class:MC146818
__anon80dec0ef0503	include/machine/pc/pc_rtc.h	/^    enum {$/;"	g	class:MC146818
__anon80dec0ef0603	include/machine/pc/pc_rtc.h	/^    enum {$/;"	g	class:MC146818
__anon873a59390103	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    enum {                                      \/\/ Description$/;"	g	class:BCM_Timer
__anon873a59390203	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    enum {                                      \/\/ Description$/;"	g	class:BCM_Mailbox_Timer
__anon873a59390303	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    enum {$/;"	g	class:BCM_Mailbox_Timer
__anon873a59390403	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    enum {$/;"	g	class:BCM_Mailbox_Timer
__anon873a59390503	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    enum {$/;"	g	class:BCM_Mailbox_Timer
__anon873a59390603	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    enum {$/;"	g	class:BCM_Mailbox_Timer
__anon892d5dc40103	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    enum {$/;"	g	class:BCM_IC_Common
__anon892d5dc40203	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    enum {                                   \/\/ Type    Value after reset$/;"	g	class:BCM_IRQ
__anon892d5dc40303	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    enum {$/;"	g	class:BCM_Mailbox
__anon892d5dc40403	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    enum {$/;"	g	class:BCM_Mailbox
__anon89c15c740103	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    enum {                              \/\/ Description                          Type    Value /;"	g	class:BCM_UART
__anon89c15c740203	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    enum {                              \/\/ Description                              Type    Va/;"	g	class:BCM_UART
__anon89c15c740303	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    enum {                              \/\/ Description                              Type    Va/;"	g	class:BCM_UART
__anon8ce179ea0103	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    enum {                               \/\/ Description                                       /;"	g	class:SysCtrl
__anon97a16dc90103	include/system/meta.h	/^{ enum { Result = Then }; };$/;"	g	struct:IF_INT
__anon97a16dc90203	include/system/meta.h	/^{ enum { Result = Else }; };$/;"	g	struct:IF_INT
__anon97a16dc90303	include/system/meta.h	/^    enum { tag = tag_ };$/;"	g	struct:CASE
__anon97a16dc90403	include/system/meta.h	/^    enum {$/;"	g	class:SWITCH
__anon97a16dc90503	include/system/meta.h	/^{ enum { Result = false }; };$/;"	g	struct:EQUAL
__anon97a16dc90603	include/system/meta.h	/^{ enum { Result = true }; };$/;"	g	struct:EQUAL
__anon97a16dc90703	include/system/meta.h	/^    enum { Length = Tail::Length + 1 };$/;"	g	class:LIST
__anon97a16dc90803	include/system/meta.h	/^    { enum { Result = Tail::template Find<Type, Start, Current + 1>::Result }; };$/;"	g	struct:LIST::Find
__anon97a16dc90903	include/system/meta.h	/^    { enum { Result = Current }; };$/;"	g	struct:LIST::Find
__anon97a16dc90a03	include/system/meta.h	/^    { enum { Result = EQUAL<Head, Type>::Result + Tail::template Count<Type>::Result }; };$/;"	g	struct:LIST::Count
__anon97a16dc90b03	include/system/meta.h	/^    enum { Polymorphic = (int(Length) != int(Count<Head>::Result)) };$/;"	g	class:LIST
__anon97a16dc90c03	include/system/meta.h	/^    enum { Length = 0 };$/;"	g	class:LIST
__anon97a16dc90d03	include/system/meta.h	/^    { enum { Result = -1 }; };$/;"	g	struct:LIST::Find
__anon97a16dc90e03	include/system/meta.h	/^    { enum { Result = 0 }; };$/;"	g	struct:LIST::Count
__anon97a16dc90f03	include/system/meta.h	/^    enum { Polymorphic = false };$/;"	g	class:LIST
__anon97a16dc91003	include/system/meta.h	/^    enum { Length = ALIST<Tn ...>::Length + 1 };$/;"	g	class:ALIST
__anon97a16dc91103	include/system/meta.h	/^    enum { Length = ALIST<Tn ...>::Length + 1 };$/;"	g	class:ALIST
__anon97a16dc91203	include/system/meta.h	/^    enum { Length = 0 };$/;"	g	class:ALIST
__anon98148aea0103	include/machine/cortex/emote3/emote3_ic.h	/^    enum : unsigned int {$/;"	g	class:IC_Engine	typeref:typename:unsigned int
__anon9956f2800103	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    enum {$/;"	g	class:IC_Engine
__anon99cdeac50103	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50203	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50303	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50403	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50503	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50603	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50703	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50803	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50903	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50a03	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50b03	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50c03	include/machine/pc/pc_pcnet32.h	/^    enum {$/;"	g	class:Am79C970A
__anon99cdeac50d03	include/machine/pc/pc_pcnet32.h	/^        enum {$/;"	g	struct:Am79C970A::Desc
__anon99cdeac50e03	include/machine/pc/pc_pcnet32.h	/^        enum {$/;"	g	struct:Am79C970A::Rx_Desc
__anon9a168ae60103	include/machine/cortex/emote3/emote3_adc.h	/^    enum {$/;"	g	class:CC2538_ADC
__anon9a168ae60203	include/machine/cortex/emote3/emote3_adc.h	/^    enum {                      \/\/ Description$/;"	g	class:CC2538_ADC
__anon9a168ae60303	include/machine/cortex/emote3/emote3_adc.h	/^    enum {                      \/\/ Description$/;"	g	class:CC2538_ADC
__anon9a168ae60403	include/machine/cortex/emote3/emote3_adc.h	/^    enum {                      \/\/ Description$/;"	g	class:CC2538_ADC
__anon9a168ae60503	include/machine/cortex/emote3/emote3_adc.h	/^    enum {                      \/\/ Description$/;"	g	class:CC2538_ADC
__anon9a168ae60603	include/machine/cortex/emote3/emote3_adc.h	/^    enum {                      \/\/ Description$/;"	g	class:CC2538_ADC
__anon9a168ae60703	include/machine/cortex/emote3/emote3_adc.h	/^    enum {$/;"	g	class:CC2538_ADC
__anon9a8be3fc0103	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {$/;"	g	class:CC2538_I2C
__anon9a8be3fc0203	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                           \/\/ Description$/;"	g	class:CC2538_I2C
__anon9a8be3fc0303	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {$/;"	g	class:CC2538_I2C
__anon9a8be3fc0403	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {$/;"	g	class:CC2538_I2C
__anon9a8be3fc0503	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {$/;"	g	class:CC2538_I2C
__anon9a8be3fc0603	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                        \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0703	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                  \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0803	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                   \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0903	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                   \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0a03	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                  \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0b03	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                     \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0c03	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                      \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0d03	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                   \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0e03	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                         \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc0f03	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                          \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc1003	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                          \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9a8be3fc1103	include/machine/cortex/emote3/emote3_i2c.h	/^    enum {                          \/\/ Description (type)$/;"	g	class:CC2538_I2C
__anon9ad850060103	include/network/ethernet.h	/^    enum {$/;"	g	class:Ethernet
__anon9b88aa680103	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680203	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680303	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680403	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680503	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680603	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680703	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9b88aa680803	include/machine/cortex/emote3/emote3_usb.h	/^    enum {$/;"	g	class:USB_Engine
__anon9c3f22aa0103	include/machine/engine/cm1101.h	/^    enum {$/;"	g	class:CM1101
__anon9c3f22aa0203	include/machine/engine/cm1101.h	/^    enum {$/;"	g	class:CM1101
__anon9c3f22aa0303	include/machine/engine/cm1101.h	/^    enum {$/;"	g	class:CM1101
__anon9c3f22aa0403	include/machine/engine/cm1101.h	/^    enum {$/;"	g	class:CM1101
__anon9ce72cf00103	include/architecture/armv7/armv7_cpu.h	/^    enum : bool { STAY_IN_SVC = true };$/;"	g	class:ARMv7	typeref:typename:bool
__anon9ce72cf00203	include/architecture/armv7/armv7_cpu.h	/^    enum {$/;"	g	class:ARMv7_M
__anon9ce72cf00303	include/architecture/armv7/armv7_cpu.h	/^    enum {                      \/\/ Priority$/;"	g	class:ARMv7_M
__anon9ce72cf00403	include/architecture/armv7/armv7_cpu.h	/^    enum {$/;"	g	class:ARMv7_A
__anon9ce72cf00503	include/architecture/armv7/armv7_cpu.h	/^    enum {$/;"	g	class:ARMv7_A
__anon9ce72cf00603	include/architecture/armv7/armv7_cpu.h	/^    enum {$/;"	g	class:ARMv7_A
__anon9ce72cf00703	include/architecture/armv7/armv7_cpu.h	/^    enum {$/;"	g	class:ARMv7_A
__anon9ce72cf00803	include/architecture/armv7/armv7_cpu.h	/^    enum {$/;"	g	class:ARMv7_A
__anon9d9a7cd70103	include/architecture/armv7/armv7_mmu.h	/^        enum : unsigned long {$/;"	g	class:ARMv7_MMU::Section_Flags	typeref:typename:unsigned long
__anon9dd0c65a0103	include/architecture/armv7/armv7_pmu.h	/^    enum {                      \/\/ Description                          Type    Value after re/;"	g	class:ARMv7_A_PMU
__anon9dd0c65a0203	include/architecture/armv7/armv7_pmu.h	/^    enum {                      \/\/ Description                          Type    Value after re/;"	g	class:ARMv7_A_PMU
__anon9dd0c65a0303	include/architecture/armv7/armv7_pmu.h	/^    enum {                      \/\/ Description                          Type    Value after re/;"	g	class:ARMv7_A_PMU
__anon9dd0c65a0403	include/architecture/armv7/armv7_pmu.h	/^    enum {$/;"	g	class:ARMv7_A_PMU
__anon9e1c26120103	include/architecture/armv7/armv7_tsc.h	/^    enum {              \/\/ Description$/;"	g	class:TSC
__anon9e1c26120203	include/architecture/armv7/armv7_tsc.h	/^    enum {             \/\/ Description$/;"	g	class:TSC
__anon9e1c26120303	include/architecture/armv7/armv7_tsc.h	/^    enum {                                      \/\/ Description$/;"	g	class:TSC
__anona1c271de0103	include/machine/cortex/zynq/zynq_memory_map.h	/^    enum {$/;"	g	struct:Memory_Map
__anona1c77a600103	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^    enum : unsigned long {$/;"	g	struct:Memory_Map	typeref:typename:unsigned long
__anona267e3820103	include/machine/pc/pc_uart.h	/^    enum {$/;"	g	class:NS16550AF
__anona267e3820203	include/machine/pc/pc_uart.h	/^    enum {$/;"	g	class:NS16550AF
__anona531b8cc0103	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^    enum {$/;"	g	struct:Memory_Map
__anona81ccb260103	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^    enum {$/;"	g	struct:Memory_Map
__anonae32835d0103	include/machine/cortex/zynq/zynq_machine.h	/^    enum {$/;"	g	class:Zynq
__anonae32835d0203	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq
__anonae32835d0303	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq
__anonae32835d0403	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq
__anonae32835d0503	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq
__anonae32835d0603	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:Zynq
__anonae32835d0703	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description$/;"	g	class:Zynq
__anonae32835d0803	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae32835d0903	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae32835d0a03	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae32835d0b03	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description$/;"	g	class:Zynq
__anonae32835d0c03	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae32835d0d03	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description$/;"	g	class:Zynq
__anonae32835d0e03	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description$/;"	g	class:Zynq
__anonae32835d0f03	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae32835d1003	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae32835d1103	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description$/;"	g	class:Zynq
__anonae32835d1203	include/machine/cortex/zynq/zynq_machine.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:Zynq
__anonae3414630103	include/architecture/ia32/ia32_traits.h	/^    enum { V1, V2, V3, DUO, MICRO, ATOM, SANDY_BRIDGE };$/;"	g	struct:Traits
__anonaf5f1ee80103	include/machine/display.h	/^    enum {$/;"	g	class:Serial_Display
__anonb4b1c2070103	include/machine/pc/pc_timer.h	/^    enum {$/;"	g	class:i8253
__anonb4b1c2070203	include/machine/pc/pc_timer.h	/^    enum {$/;"	g	class:i8253
__anonb4b1c2070303	include/machine/pc/pc_timer.h	/^    enum {$/;"	g	class:i8253
__anonb4b1c2070403	include/machine/pc/pc_timer.h	/^    enum {$/;"	g	class:i8255
__anonb4b1c2070503	include/machine/pc/pc_timer.h	/^    enum {$/;"	g	class:i8255
__anonbab92d080103	include/machine/cortex/engine/cortex_m3/systick.h	/^    enum {                              \/\/ Description                                        /;"	g	class:SysTick
__anonbbe195780103	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    enum {$/;"	g	class:ARM_Timer
__anonbbe195780203	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    enum { \/\/ Reset = 3E0020$/;"	g	class:ARM_Timer
__anonbc44989a0103	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    enum {$/;"	g	class:IC_Engine
__anonbdb656530103	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    enum {                                      \/\/ Description$/;"	g	class:A9_Private_Timer
__anonbdb656530203	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:A9_Private_Timer
__anonbdb656530303	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:A9_Private_Timer
__anonbf38adf30103	include/machine/cortex/emote3/emote3_machine.h	/^    enum {$/;"	g	class:eMote3
__anonbf38adf30203	include/machine/cortex/emote3/emote3_machine.h	/^    enum {$/;"	g	class:eMote3
__anonbf38adf30303	include/machine/cortex/emote3/emote3_machine.h	/^    enum {$/;"	g	class:eMote3
__anonc1c0cf140103	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^    enum : unsigned long {$/;"	g	struct:Memory_Map	typeref:typename:unsigned long
__anonc20b07600103	include/machine/cortex/cortex_memory_map.h	/^    enum {$/;"	g	struct:Cortex_Memory_Map
__anond0ab71690103	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    enum {                                      \/\/ Description$/;"	g	class:A9_Global_Timer
__anond2f50f020103	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    enum {$/;"	g	class:IC_Engine
__anond508eab70103	include/system/types.h	/^{$/;"	g
__anond92500800103	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^    enum : unsigned long {$/;"	g	struct:Memory_Map	typeref:typename:unsigned long
__anondfef52170103	include/machine/pc/pc_keyboard.h	/^    enum {$/;"	g	class:i8042
__anondfef52170203	include/machine/pc/pc_keyboard.h	/^    enum {$/;"	g	class:i8042
__anondfef52170303	include/machine/pc/pc_keyboard.h	/^    enum {$/;"	g	class:i8042
__anondfef52170403	include/machine/pc/pc_keyboard.h	/^    enum {$/;"	g	class:i8042
__anondfef52170503	include/machine/pc/pc_keyboard.h	/^    enum {$/;"	g	class:PS2_Keyboard
__anondfef52170603	include/machine/pc/pc_keyboard.h	/^    enum {$/;"	g	class:PS2_Keyboard
__anone13d4e9e0103	include/machine/ic.h	/^    enum {$/;"	g	class:IC_Common
__anone33d09690103	include/machine/cortex/engine/pl011.h	/^    enum {                              \/\/ Description                  Type    Value after re/;"	g	class:PL011
__anone33d09690203	include/machine/cortex/engine/pl011.h	/^    enum {                              \/\/ Description                  Type    Value after re/;"	g	class:PL011
__anone33d09690303	include/machine/cortex/engine/pl011.h	/^    enum {                              \/\/ Description                  Type    Value after re/;"	g	class:PL011
__anone33d09690403	include/machine/cortex/engine/pl011.h	/^    enum {                              \/\/ Description                  Type    Value after re/;"	g	class:PL011
__anone33d09690503	include/machine/cortex/engine/pl011.h	/^    enum {                              \/\/ Description                  Type    Value after re/;"	g	class:PL011
__anone33d9a0b0103	include/machine/cortex/engine/pl022.h	/^    enum {$/;"	g	class:PL022
__anone33d9a0b0203	include/machine/cortex/engine/pl022.h	/^    enum {                         \/\/ Description                   Type    Value after reset$/;"	g	class:PL022
__anone33d9a0b0303	include/machine/cortex/engine/pl022.h	/^    enum {$/;"	g	class:PL022
__anone33d9a0b0403	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                          Type    Value afte/;"	g	class:PL022
__anone33d9a0b0503	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                          Type    Value afte/;"	g	class:PL022
__anone33d9a0b0603	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                          Type    Value afte/;"	g	class:PL022
__anone33d9a0b0703	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                          Type    Value afte/;"	g	class:PL022
__anone33d9a0b0803	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                          Type    Value afte/;"	g	class:PL022
__anone33d9a0b0903	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                              Type    Value /;"	g	class:PL022
__anone33d9a0b0a03	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                              Type    Value /;"	g	class:PL022
__anone33d9a0b0b03	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                              Type    Value /;"	g	class:PL022
__anone33d9a0b0c03	include/machine/cortex/engine/pl022.h	/^    enum {                          \/\/ Description                              Type    Value /;"	g	class:PL022
__anone33fc74e0103	include/machine/cortex/engine/pl061.h	/^    enum {                              \/\/ Description                          Type    Value /;"	g	class:PL061
__anone33fc74e0203	include/machine/cortex/engine/pl061.h	/^    enum {$/;"	g	class:PL061
__anone33fc74e0303	include/machine/cortex/engine/pl061.h	/^    enum {                              \/\/ Description                  Type    Value after re/;"	g	class:PL061
__anone33fc74e0403	include/machine/cortex/engine/pl061.h	/^    enum {                              \/\/ Description                    Type    Value after /;"	g	class:PL061
__anone3c5e8ba0103	include/machine/riscv/riscv_ic.h	/^    enum : unsigned long {$/;"	g	class:CLINT	typeref:typename:unsigned long
__anone3c5e8ba0203	include/machine/riscv/riscv_ic.h	/^    enum {                                \/\/ Description$/;"	g	class:CLINT
__anone3c5e8ba0303	include/machine/riscv/riscv_ic.h	/^    enum {$/;"	g	class:IC
__anone728d01f0103	include/architecture/rv32/rv32_traits.h	/^    enum {LITTLE, BIG};$/;"	g	struct:Traits
__anonea063a4a0103	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^    enum {$/;"	g	struct:Memory_Map
__anonea76c46f0103	include/machine/riscv/riscv_timer.h	/^    enum {$/;"	g	class:Timer
__anonea825f490103	include/architecture/rv64/rv64_traits.h	/^    enum {LITTLE, BIG};$/;"	g	struct:Traits
__anonebe3eccb0103	include/machine/cortex/engine/cortex_a9/gic.h	/^    enum {$/;"	g	class:GIC
__anonebe3eccb0203	include/machine/cortex/engine/cortex_a9/gic.h	/^    enum {$/;"	g	class:GIC
__anonebe3eccb0303	include/machine/cortex/engine/cortex_a9/gic.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:GIC
__anonebe3eccb0403	include/machine/cortex/engine/cortex_a9/gic.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:GIC
__anonebe3eccb0503	include/machine/cortex/engine/cortex_a9/gic.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:GIC
__anonebe3eccb0603	include/machine/cortex/engine/cortex_a9/gic.h	/^    enum {                                      \/\/ Description                  Type    Value /;"	g	class:GIC
__anonecba15230103	include/machine/cortex/engine/cortex_a9/scu.h	/^    enum {                                      \/\/ Description              Type    Value afte/;"	g	class:SCU
__anonf9eed6140103	include/machine/cortex/zynq/zynq_ic.h	/^    enum {$/;"	g	class:IC_Engine
__anonfb30544f0103	include/machine/cortex/emote3/emote3_watchdog.h	/^    enum {$/;"	g	class:Watchdog_Engine
__anonfb30544f0203	include/machine/cortex/emote3/emote3_watchdog.h	/^    enum {$/;"	g	class:Watchdog_Engine
__anonfb30544f0303	include/machine/cortex/emote3/emote3_watchdog.h	/^    enum {$/;"	g	class:Watchdog_Engine
__architecture_h	include/architecture.h	/^#define __architecture_h$/;"	d
__arm_timer_h	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^#define __arm_timer_h$/;"	d
__armv7_h	include/architecture/armv7/armv7_cpu.h	/^#define __armv7_h$/;"	d
__armv7_mmu_h	include/architecture/armv7/armv7_mmu.h	/^#define __armv7_mmu_h$/;"	d
__armv7_pmu_h	include/architecture/armv7/armv7_pmu.h	/^#define __armv7_pmu_h$/;"	d
__armv7_traits_h	include/architecture/armv7/armv7_traits.h	/^#define __armv7_traits_h$/;"	d
__armv7_tsc_h	include/architecture/armv7/armv7_tsc.h	/^#define __armv7_tsc_h$/;"	d
__armv7_tsc_h	include/architecture/armv8/armv8_tsc.h	/^#define __armv7_tsc_h$/;"	d
__armv7a__	include/system/config.h	/^#define __armv7a__$/;"	d
__armv7m__	include/system/config.h	/^#define __armv7m__$/;"	d
__armv8_h	include/architecture/armv8/armv8_cpu.h	/^#define __armv8_h$/;"	d
__armv8_mmu_h	include/architecture/armv8/armv8_mmu.h	/^#define __armv8_mmu_h$/;"	d
__armv8_pmu_h	include/architecture/armv8/armv8_pmu.h	/^#define __armv8_pmu_h$/;"	d
__armv8_traits_h	include/architecture/armv8/armv8_traits.h	/^#define __armv8_traits_h$/;"	d
__array_h	include/utility/array.h	/^#define __array_h$/;"	d
__bcm2853_ic_h	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^#define __bcm2853_ic_h$/;"	d
__bcm_timer_h	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^#define __bcm_timer_h$/;"	d
__bcm_uart_h	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^#define __bcm_uart_h$/;"	d
__bignum_h	include/utility/bignum.h	/^#define __bignum_h$/;"	d
__binding_h	include/utility/binding.h	/^#define	__binding_h$/;"	d
__bitmap_h	include/utility/bitmap.h	/^#define __bitmap_h$/;"	d
__boot_time_system_info	src/setup/setup_emote3.cc	/^    char __boot_time_system_info[sizeof(System_Info)] __attribute__ ((used)) = "<System_Info pla/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_legacy_pc.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_lm3s811.cc	/^    char __boot_time_system_info[sizeof(System_Info)] __attribute__ ((used)) = "<System_Info pla/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_raspberry_pi3.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_realview_pbx.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_sifive_e.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_sifive_u.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_visionfive2.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__boot_time_system_info	src/setup/setup_zynq.cc	/^    char __boot_time_system_info[sizeof(EPOS::S::System_Info)] __attribute__ ((used)) = "<System/;"	v	typeref:typename:char[]
__buffer_h	include/utility/buffer.h	/^#define __buffer_h$/;"	d
__c905_h	include/machine/pc/pc_c905.h	/^#define __c905_h$/;"	d
__ccm1101_h	include/machine/engine/cm1101.h	/^#define __ccm1101_h$/;"	d
__config_h	include/system/config.h	/^#define __config_h$/;"	d
__convert_h	include/utility/convert.h	/^#define __convert_h$/;"	d
__cortex_a53__	include/system/config.h	/^#define __cortex_a53__$/;"	d
__cortex_a9__	include/system/config.h	/^#define __cortex_a9__$/;"	d
__cortex_a9_cp15_h	include/machine/cortex/engine/cortex_a9/cp15.h	/^#define __cortex_a9_cp15_h$/;"	d
__cortex_a9_global_timer_h	include/machine/cortex/engine/cortex_a9/global_timer.h	/^#define __cortex_a9_global_timer_h$/;"	d
__cortex_a9_private_timer_h	include/machine/cortex/engine/cortex_a9/private_timer.h	/^#define __cortex_a9_private_timer_h$/;"	d
__cortex_a9_scu_h	include/machine/cortex/engine/cortex_a9/scu.h	/^#define __cortex_a9_scu_h$/;"	d
__cortex_a__	include/system/config.h	/^#define __cortex_a__$/;"	d
__cortex_adc_h	include/machine/cortex/cortex_adc.h	/^#define __cortex_adc_h$/;"	d
__cortex_aes_h	include/machine/cortex/cortex_aes.h	/^#define __cortex_aes_h$/;"	d
__cortex_ethernet_h	include/machine/cortex/cortex_ethernet.h	/^#define __cortex_ethernet_h$/;"	d
__cortex_gic_h	include/machine/cortex/engine/cortex_a9/gic.h	/^#define __cortex_gic_h$/;"	d
__cortex_gpio_h	include/machine/cortex/cortex_gpio.h	/^#define __cortex_gpio_h$/;"	d
__cortex_i2c_h	include/machine/cortex/cortex_i2c.h	/^#define __cortex_i2c_h$/;"	d
__cortex_ic_h	include/machine/cortex/cortex_ic.h	/^#define __cortex_ic_h$/;"	d
__cortex_ieee802_15_4_h	include/machine/cortex/cortex_ieee802_15_4.h	/^#define __cortex_ieee802_15_4_h$/;"	d
__cortex_m3__	include/system/config.h	/^#define __cortex_m3__$/;"	d
__cortex_m3_gptm_h	include/machine/cortex/engine/cortex_m3/gptm.h	/^#define __cortex_m3_gptm_h$/;"	d
__cortex_m3_ioctrl_h	include/machine/cortex/emote3/emote3_ioctrl.h	/^#define __cortex_m3_ioctrl_h$/;"	d
__cortex_m3_nvic_h	include/machine/cortex/engine/cortex_m3/nvic.h	/^#define __cortex_m3_nvic_h$/;"	d
__cortex_m3_pl022_h	include/machine/cortex/engine/pl022.h	/^#define __cortex_m3_pl022_h$/;"	d
__cortex_m3_scb_h	include/machine/cortex/engine/cortex_m3/scb.h	/^#define __cortex_m3_scb_h$/;"	d
__cortex_m__	include/system/config.h	/^#define __cortex_m__$/;"	d
__cortex_machine_h	include/machine/cortex/cortex_machine.h	/^#define __cortex_machine_h$/;"	d
__cortex_memory_map_h	include/machine/cortex/cortex_memory_map.h	/^#define __cortex_memory_map_h$/;"	d
__cortex_nic_h	include/machine/cortex/cortex_nic.h	/^#define __cortex_nic_h$/;"	d
__cortex_pwm_h	include/machine/cortex/cortex_pwm.h	/^#define __cortex_pwm_h$/;"	d
__cortex_rs485_h	include/machine/cortex/cortex_rs485.h	/^#define __cortex_rs485_h$/;"	d
__cortex_rtc_h	include/machine/cortex/cortex_rtc.h	/^#define __cortex_rtc_h$/;"	d
__cortex_spi_h	include/machine/cortex/cortex_spi.h	/^#define __cortex_spi_h$/;"	d
__cortex_systick_timer_h	include/machine/cortex/engine/cortex_m3/systick.h	/^#define __cortex_systick_timer_h$/;"	d
__cortex_timer_h	include/machine/cortex/cortex_timer.h	/^#define __cortex_timer_h$/;"	d
__cortex_uart_h	include/machine/cortex/cortex_uart.h	/^#define __cortex_uart_h$/;"	d
__cortex_usb_h	include/machine/cortex/cortex_usb.h	/^#define __cortex_usb_h$/;"	d
__cortex_watchdog_h	include/machine/cortex/cortex_watchdog.h	/^#define __cortex_watchdog_h$/;"	d
__cpu_common_only__	include/architecture/armv8/armv8_cpu.h	/^#define __cpu_common_only__$/;"	d
__cpu_h	include/architecture/cpu.h	/^#define __cpu_h$/;"	d
__crc_h	include/utility/crc.h	/^#define __crc_h$/;"	d
__debug_h	include/utility/debug.h	/^#define __debug_h$/;"	d
__diffie_hellman_h	include/utility/diffie_hellman.h	/^#define __diffie_hellman_h$/;"	d
__display_h	include/machine/display.h	/^#define __display_h$/;"	d
__do_global_ctors_aux	src/architecture/common/crtend.c	/^static void __do_global_ctors_aux()$/;"	f	typeref:typename:void	file:
__do_global_dtors_aux	src/architecture/common/crtbegin.c	/^static void __do_global_dtors_aux()$/;"	f	typeref:typename:void	file:
__e100_h	include/machine/pc/pc_e100.h	/^#define __e100_h$/;"	d
__eeprom_h	include/machine/eeprom.h	/^#define __eeprom_h$/;"	d
__elf_h	include/utility/elf.h	/^#define	__elf_h$/;"	d
__elf_linux_h	include/utility/elf-linux.h	/^#define	__elf_linux_h$/;"	d
__emote3_adc_h_	include/machine/cortex/emote3/emote3_adc.h	/^#define __emote3_adc_h_$/;"	d
__emote3_aes_h	include/machine/cortex/emote3/emote3_aes.h	/^#define __emote3_aes_h$/;"	d
__emote3_gpio_h	include/machine/cortex/emote3/emote3_gpio.h	/^#define __emote3_gpio_h$/;"	d
__emote3_i2c_h	include/machine/cortex/emote3/emote3_i2c.h	/^#define __emote3_i2c_h$/;"	d
__emote3_ic_h	include/machine/cortex/emote3/emote3_ic.h	/^#define __emote3_ic_h$/;"	d
__emote3_ieee802_15_4_h	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^#define __emote3_ieee802_15_4_h$/;"	d
__emote3_info_h	include/machine/cortex/emote3/emote3_info.h	/^#define __emote3_info_h$/;"	d
__emote3_machine_h	include/machine/cortex/emote3/emote3_machine.h	/^#define __emote3_machine_h$/;"	d
__emote3_memory_map_h	include/machine/cortex/emote3/emote3_memory_map.h	/^#define __emote3_memory_map_h$/;"	d
__emote3_nic_h	include/machine/cortex/emote3/emote3_nic.h	/^#define __emote3_nic_h$/;"	d
__emote3_pwm_h	include/machine/cortex/emote3/emote3_pwm.h	/^#define __emote3_pwm_h$/;"	d
__emote3_rs485_h	include/machine/cortex/emote3/emote3_rs485.h	/^#define __emote3_rs485_h$/;"	d
__emote3_rtc_h	include/machine/cortex/emote3/emote3_rtc.h	/^#define __emote3_rtc_h$/;"	d
__emote3_spi_h	include/machine/cortex/emote3/emote3_spi.h	/^#define __emote3_spi_h$/;"	d
__emote3_sysctrl_h	include/machine/cortex/emote3/emote3_sysctrl.h	/^#define __emote3_sysctrl_h$/;"	d
__emote3_timer_h	include/machine/cortex/emote3/emote3_timer.h	/^#define __emote3_timer_h$/;"	d
__emote3_traits_h	include/machine/cortex/emote3/emote3_traits.h	/^#define __emote3_traits_h$/;"	d
__emote3_uart_h	include/machine/cortex/emote3/emote3_uart.h	/^#define __emote3_uart_h$/;"	d
__emote3_usb_h	include/machine/cortex/emote3/emote3_usb.h	/^#define __emote3_usb_h$/;"	d
__emote3_watchdog_h	include/machine/cortex/emote3/emote3_watchdog.h	/^#define __emote3_watchdog_h$/;"	d
__ethernet__	include/system/config.h	/^#define __ethernet__$/;"	d
__ethernet_h	include/network/ethernet.h	/^#define __ethernet_h$/;"	d
__fpga_h	include/machine/fpga.h	/^#define __fpga_h$/;"	d
__gem_h	include/machine/cortex/engine/cortex_a9/gem.h	/^#define __gem_h$/;"	d
__geometry_h	include/utility/geometry.h	/^#define __geometry_h$/;"	d
__gpio_common_only__	include/machine/cortex/engine/pl061.h	/^#define __gpio_common_only__$/;"	d
__gpio_h	include/machine/gpio.h	/^#define __gpio_h$/;"	d
__handler_h	include/utility/handler.h	/^#define __handler_h$/;"	d
__hash_h	include/utility/hash.h	/^#define	__hash_h$/;"	d
__heap_h	include/utility/heap.h	/^#define __heap_h$/;"	d
__i2c_common_only__	include/machine/cortex/emote3/emote3_i2c.h	/^#define __i2c_common_only__$/;"	d
__i2c_h	include/machine/i2c.h	/^#define __i2c_h$/;"	d
__ia32_h	include/architecture/ia32/ia32_cpu.h	/^#define __ia32_h$/;"	d
__ia32_mmu_h	include/architecture/ia32/ia32_mmu.h	/^#define __ia32_mmu_h$/;"	d
__ia32_pmu_h	include/architecture/ia32/ia32_pmu.h	/^#define __ia32_pmu_h$/;"	d
__ia32_traits_h	include/architecture/ia32/ia32_traits.h	/^#define __ia32_traits_h$/;"	d
__ia32_tsc_h	include/architecture/ia32/ia32_tsc.h	/^#define __ia32_tsc_h$/;"	d
__ic_common_only__	include/architecture/armv7/armv7_tsc.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/architecture/armv8/armv8_tsc.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/emote3/emote3_timer.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/engine/cortex_a9/gic.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/engine/cortex_m3/nvic.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/engine/pl061.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/lm3s811/lm3s811_timer.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^#define __ic_common_only__$/;"	d
__ic_common_only__	include/machine/cortex/zynq/zynq_timer.h	/^#define __ic_common_only__$/;"	d
__ic_h	include/machine/ic.h	/^#define __ic_h$/;"	d
__info_h	include/system/info.h	/^#define __info_h$/;"	d
__keyboard_h	include/machine/keyboard.h	/^#define __keyboard_h$/;"	d
__legacy_pc_traits_h	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^#define __legacy_pc_traits_h$/;"	d
__library__	include/system/config.h	/^#define __library__$/;"	d
__list_h	include/utility/list.h	/^#define __list_h$/;"	d
__lm3s811_gpio_h	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^#define __lm3s811_gpio_h$/;"	d
__lm3s811_ic_h	include/machine/cortex/lm3s811/lm3s811_ic.h	/^#define __lm3s811_ic_h$/;"	d
__lm3s811_info_h	include/machine/cortex/lm3s811/lm3s811_info.h	/^#define __lm3s811_info_h$/;"	d
__lm3s811_machine_h	include/machine/cortex/lm3s811/lm3s811_machine.h	/^#define __lm3s811_machine_h$/;"	d
__lm3s811_memory_map_h	include/machine/cortex/lm3s811/lm3s811_memory_map.h	/^#define __lm3s811_memory_map_h$/;"	d
__lm3s811_sysctrl_h	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^#define __lm3s811_sysctrl_h$/;"	d
__lm3s811_timer_h	include/machine/cortex/lm3s811/lm3s811_timer.h	/^#define __lm3s811_timer_h$/;"	d
__lm3s811_traits_h	include/machine/cortex/lm3s811/lm3s811_traits.h	/^#define __lm3s811_traits_h$/;"	d
__lm3s811_uart_h	include/machine/cortex/lm3s811/lm3s811_uart.h	/^#define __lm3s811_uart_h$/;"	d
__lsm330_h	include/machine/engine/lsm330.h	/^#define __lsm330_h$/;"	d
__m95_h	include/machine/cortex/engine/m95.h	/^#define __m95_h$/;"	d
__machine_h	include/machine.h	/^#define __machine_h$/;"	d
__machine_machine_h	include/machine/machine.h	/^#define __machine_machine_h$/;"	d
__math_h	include/utility/math.h	/^#define __math_h$/;"	d
__memory_h	include/memory.h	/^#define __memory_h$/;"	d
__memory_map_h	include/system/memory_map.h	/^#define __memory_map_h$/;"	d
__meta_h	include/system/meta.h	/^#define __meta_h$/;"	d
__mifare_h	include/machine/mifare.h	/^#define __mifare_h$/;"	d
__mmu_common_only__	include/architecture/armv7/armv7_mmu.h	/^#define __mmu_common_only__$/;"	d
__mmu_common_only__	include/architecture/armv8/armv8_mmu.h	/^#define __mmu_common_only__$/;"	d
__mmu_common_only__	include/architecture/rv32/rv32_mmu.h	/^#define __mmu_common_only__$/;"	d
__mmu_common_only__	include/architecture/rv64/rv64_mmu.h	/^#define __mmu_common_only__$/;"	d
__mmu_h	include/architecture/mmu.h	/^#define __mmu_h$/;"	d
__model_memory_map_h	include/machine/cortex/realview_pbx/realview_pbx_memory_map.h	/^#define __model_memory_map_h$/;"	d
__nic_common_only__	include/network/ethernet.h	/^#define __nic_common_only__$/;"	d
__nic_h	include/machine/nic.h	/^#define __nic_h$/;"	d
__observer_h	include/utility/observer.h	/^#define	__observer_h$/;"	d
__ostream_h	include/utility/ostream.h	/^#define __ostream_h$/;"	d
__pc__	include/system/config.h	/^#define __pc__$/;"	d
__pc_aes_h	include/machine/pc/pc_aes.h	/^#define __pc_aes_h$/;"	d
__pc_display_h	include/machine/pc/pc_display.h	/^#define __pc_display_h$/;"	d
__pc_eeprom_h	include/machine/pc/pc_eeprom.h	/^#define __pc_eeprom_h$/;"	d
__pc_fpga_h	include/machine/pc/pc_fpga.h	/^#define __pc_fpga_h$/;"	d
__pc_ic_h	include/machine/pc/pc_ic.h	/^#define __pc_ic_h$/;"	d
__pc_info_h	include/machine/pc/legacy_pc/legacy_pc_info.h	/^#define __pc_info_h$/;"	d
__pc_keyboard_h	include/machine/pc/pc_keyboard.h	/^#define __pc_keyboard_h$/;"	d
__pc_machine_h	include/machine/pc/pc_machine.h	/^#define __pc_machine_h$/;"	d
__pc_memory_map_h	include/machine/pc/legacy_pc/legacy_pc_memory_map.h	/^#define __pc_memory_map_h$/;"	d
__pc_nic_h	include/machine/pc/pc_nic.h	/^#define __pc_nic_h$/;"	d
__pc_pci_h	include/machine/pc/pc_pci.h	/^#define __pc_pci_h$/;"	d
__pc_rtc_h	include/machine/pc/pc_rtc.h	/^#define __pc_rtc_h$/;"	d
__pc_scratchpad_h	include/machine/pc/pc_scratchpad.h	/^#define __pc_scratchpad_h$/;"	d
__pc_timer_h	include/machine/pc/pc_timer.h	/^#define __pc_timer_h$/;"	d
__pc_uart_h	include/machine/pc/pc_uart.h	/^#define __pc_uart_h$/;"	d
__pcap_h_	include/utility/pcap.h	/^#define __pcap_h_$/;"	d
__pci_h	include/machine/pci.h	/^#define __pci_h$/;"	d
__pcnet32_h	include/machine/pc/pc_pcnet32.h	/^#define __pcnet32_h$/;"	d
__pl011_h	include/machine/cortex/engine/pl011.h	/^#define __pl011_h$/;"	d
__pl061_h	include/machine/cortex/engine/pl061.h	/^#define __pl061_h$/;"	d
__pmu_common_only__	include/architecture/armv7/armv7_pmu.h	/^#define __pmu_common_only__$/;"	d
__pmu_common_only__	include/architecture/armv8/armv8_pmu.h	/^#define __pmu_common_only__$/;"	d
__pmu_common_only__	include/architecture/ia32/ia32_pmu.h	/^#define __pmu_common_only__$/;"	d
__pmu_common_only__	include/architecture/rv32/rv32_pmu.h	/^#define __pmu_common_only__$/;"	d
__pmu_common_only__	include/architecture/rv64/rv64_pmu.h	/^#define __pmu_common_only__$/;"	d
__pmu_h	include/architecture/pmu.h	/^#define __pmu_h$/;"	d
__poly1305_h	include/utility/poly1305.h	/^#define __poly1305_h$/;"	d
__predictor_h	include/utility/predictor.h	/^#define __predictor_h$/;"	d
__process_h	include/process.h	/^#define __process_h$/;"	d
__pwm_h	include/machine/pwm.h	/^#define __pwm_h$/;"	d
__queue_h	include/utility/queue.h	/^#define __queue_h$/;"	d
__random_h	include/utility/random.h	/^#define __random_h$/;"	d
__raspberry_pi3_ic_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^#define __raspberry_pi3_ic_h$/;"	d
__raspberry_pi3_info_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_info.h	/^#define __raspberry_pi3_info_h$/;"	d
__raspberry_pi3_ioctrl_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^#define __raspberry_pi3_ioctrl_h$/;"	d
__raspberry_pi3_machine_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^#define __raspberry_pi3_machine_h$/;"	d
__raspberry_pi3_memory_map_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^#define __raspberry_pi3_memory_map_h$/;"	d
__raspberry_pi3_timer_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^#define __raspberry_pi3_timer_h$/;"	d
__raspberry_pi3_traits_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^#define __raspberry_pi3_traits_h$/;"	d
__raspberry_pi3_uart_h	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^#define __raspberry_pi3_uart_h$/;"	d
__realview_pbx__	include/system/config.h	/^#define __realview_pbx__$/;"	d
__realview_pbx_ic_h	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^#define __realview_pbx_ic_h$/;"	d
__realview_pbx_info_h	include/machine/cortex/realview_pbx/realview_pbx_info.h	/^#define __realview_pbx_info_h$/;"	d
__realview_pbx_machine_h	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^#define __realview_pbx_machine_h$/;"	d
__realview_pbx_timer_h	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^#define __realview_pbx_timer_h$/;"	d
__realview_pbx_traits_h	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^#define __realview_pbx_traits_h$/;"	d
__realview_pbx_uart_h	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^#define __realview_pbx_uart_h$/;"	d
__rfid_reader_h	include/machine/rfid.h	/^#define __rfid_reader_h$/;"	d
__risc_v_nic_h	include/machine/riscv/riscv_nic.h	/^#define __risc_v_nic_h$/;"	d
__riscv__	include/system/config.h	/^#define __riscv__$/;"	d
__riscv_ic_h	include/machine/riscv/riscv_ic.h	/^#define __riscv_ic_h$/;"	d
__riscv_machine_h	include/machine/riscv/riscv_machine.h	/^#define __riscv_machine_h$/;"	d
__riscv_rtc_h	include/machine/riscv/riscv_rtc.h	/^#define __riscv_rtc_h$/;"	d
__riscv_sifive_e_info_h	include/machine/riscv/sifive_e/sifive_e_info.h	/^#define __riscv_sifive_e_info_h$/;"	d
__riscv_sifive_e_memory_map_h	include/machine/riscv/sifive_e/sifive_e_memory_map.h	/^#define __riscv_sifive_e_memory_map_h$/;"	d
__riscv_sifive_e_traits_h	include/machine/riscv/sifive_e/sifive_e_traits.h	/^#define __riscv_sifive_e_traits_h$/;"	d
__riscv_sifive_u_info_h	include/machine/riscv/sifive_u/sifive_u_info.h	/^#define __riscv_sifive_u_info_h$/;"	d
__riscv_sifive_u_memory_map_h	include/machine/riscv/sifive_u/sifive_u_memory_map.h	/^#define __riscv_sifive_u_memory_map_h$/;"	d
__riscv_sifive_u_traits_h	include/machine/riscv/sifive_u/sifive_u_traits.h	/^#define __riscv_sifive_u_traits_h$/;"	d
__riscv_spi_h	include/machine/riscv/riscv_spi.h	/^#define __riscv_spi_h$/;"	d
__riscv_timer_h	include/machine/riscv/riscv_timer.h	/^#define __riscv_timer_h$/;"	d
__riscv_uart_h	include/machine/riscv/riscv_uart.h	/^#define __riscv_uart_h$/;"	d
__riscv_visionfive2_info_h	include/machine/riscv/visionfive2/visionfive2_info.h	/^#define __riscv_visionfive2_info_h$/;"	d
__riscv_visionfive2_memory_map_h	include/machine/riscv/visionfive2/visionfive2_memory_map.h	/^#define __riscv_visionfive2_memory_map_h$/;"	d
__riscv_visionfive2_traits_h	include/machine/riscv/visionfive2/visionfive2_traits.h	/^#define __riscv_visionfive2_traits_h$/;"	d
__rtc_h	include/machine/rtc.h	/^#define __rtc_h$/;"	d
__rtl8139_h	include/machine/pc/pc_rtl8139.h	/^#define __rtl8139_h$/;"	d
__rv32_h	include/architecture/rv32/rv32_cpu.h	/^#define __rv32_h$/;"	d
__rv32_mmu_h	include/architecture/rv32/rv32_mmu.h	/^#define __rv32_mmu_h$/;"	d
__rv32_pmu_common_only__	include/architecture/rv64/rv64_pmu.h	/^#define __rv32_pmu_common_only__$/;"	d
__rv32_pmu_h	include/architecture/rv32/rv32_pmu.h	/^#define __rv32_pmu_h$/;"	d
__rv32_traits_h	include/architecture/rv32/rv32_traits.h	/^#define __rv32_traits_h$/;"	d
__rv32_tsc_h	include/architecture/rv32/rv32_tsc.h	/^#define __rv32_tsc_h$/;"	d
__rv64__	include/system/config.h	/^#define __rv64__$/;"	d
__rv64_h	include/architecture/rv64/rv64_cpu.h	/^#define __rv64_h$/;"	d
__rv64_mmu_h	include/architecture/rv64/rv64_mmu.h	/^#define __rv64_mmu_h$/;"	d
__rv64_pmu_h	include/architecture/rv64/rv64_pmu.h	/^#define __rv64_pmu_h$/;"	d
__rv64_traits_h	include/architecture/rv64/rv64_traits.h	/^#define __rv64_traits_h$/;"	d
__rv64_tsc_h	include/architecture/rv64/rv64_tsc.h	/^#define __rv64_tsc_h$/;"	d
__scheduler_h	include/scheduler.h	/^#define __scheduler_h$/;"	d
__scheduling_h	include/utility/scheduling.h	/^#define __scheduling_h$/;"	d
__scratchpad_common_only__	include/machine/pc/pc_scratchpad.h	/^#define __scratchpad_common_only__$/;"	d
__scratchpad_h	include/machine/scratchpad.h	/^#define __scratchpad_h$/;"	d
__si7020_h	include/machine/engine/si7020.h	/^#define __si7020_h$/;"	d
__spi_common_only__	include/machine/cortex/engine/pl022.h	/^#define __spi_common_only__$/;"	d
__spi_h	include/machine/spi.h	/^#define __spi_h$/;"	d
__spin_h	include/utility/spin.h	/^#define __spin_h$/;"	d
__srec_h	include/utility/srec.h	/^#define	__srec_h /;"	d
__string_h	include/utility/string.h	/^#define __string_h$/;"	d
__synchronizer_h	include/synchronizer.h	/^#define __synchronizer_h$/;"	d
__system_h	include/system.h	/^#define __system_h$/;"	d
__time_h	include/time.h	/^#define __time_h$/;"	d
__timer_common_only__	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^#define __timer_common_only__$/;"	d
__timer_common_only__	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^#define __timer_common_only__$/;"	d
__timer_common_only__	include/machine/cortex/engine/cortex_a9/global_timer.h	/^#define __timer_common_only__$/;"	d
__timer_common_only__	include/machine/cortex/engine/cortex_a9/private_timer.h	/^#define __timer_common_only__$/;"	d
__timer_common_only__	include/machine/cortex/engine/cortex_m3/gptm.h	/^#define __timer_common_only__$/;"	d
__timer_common_only__	include/machine/cortex/engine/cortex_m3/systick.h	/^#define __timer_common_only__$/;"	d
__timer_h	include/machine/timer.h	/^#define __timer_h$/;"	d
__traits_h	app/hello/hello_traits.h	/^#define __traits_h$/;"	d
__traits_h	app/philosophers_dinner/philosophers_dinner_traits.h	/^#define __traits_h$/;"	d
__traits_h	app/producer_consumer/producer_consumer_traits.h	/^#define __traits_h$/;"	d
__traits_h	tests/active_test/active_test_traits.h	/^#define __traits_h$/;"	d
__traits_h	tests/alarm_test/alarm_test_traits.h	/^#define __traits_h$/;"	d
__traits_h	tests/nic_test/nic_test_traits.h	/^#define __traits_h$/;"	d
__traits_h	tests/segment_test/segment_test_traits.h	/^#define __traits_h$/;"	d
__traits_types_h	include/system/traits.h	/^#define __traits_types_h$/;"	d
__tsc_h	include/architecture/tsc.h	/^#define __tsc_h$/;"	d
__types_h	include/system/types.h	/^#define __types_h$/;"	d
__uart_common_only__	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^#define __uart_common_only__$/;"	d
__uart_common_only__	include/machine/cortex/engine/pl011.h	/^#define __uart_common_only__$/;"	d
__uart_h	include/machine/uart.h	/^#define __uart_h$/;"	d
__usb_h	include/machine/usb.h	/^#define __usb_h$/;"	d
__util_aes_h	include/utility/aes.h	/^#define __util_aes_h$/;"	d
__vector_h	include/utility/vector.h	/^#define	__vector_h$/;"	d
__visionfive2__	include/system/config.h	/^#define __visionfive2__$/;"	d
__watchdog_h	include/machine/watchdog.h	/^#define __watchdog_h$/;"	d
__zynq_ic_h	include/machine/cortex/zynq/zynq_ic.h	/^#define __zynq_ic_h$/;"	d
__zynq_info_h	include/machine/cortex/zynq/zynq_info.h	/^#define __zynq_info_h$/;"	d
__zynq_machine_h	include/machine/cortex/zynq/zynq_machine.h	/^#define __zynq_machine_h$/;"	d
__zynq_memory_map_h	include/machine/cortex/zynq/zynq_memory_map.h	/^#define __zynq_memory_map_h$/;"	d
__zynq_nic_h	include/machine/cortex/zynq/zynq_nic.h	/^#define __zynq_nic_h$/;"	d
__zynq_timer_h	include/machine/cortex/zynq/zynq_timer.h	/^#define __zynq_timer_h$/;"	d
__zynq_traits_h	include/machine/cortex/zynq/zynq_traits.h	/^#define __zynq_traits_h$/;"	d
__zynq_uart_h	include/machine/cortex/zynq/zynq_uart.h	/^#define __zynq_uart_h$/;"	d
_a	include/utility/binding.h	/^    A * _a;$/;"	m	class:Binding	typeref:typename:A *
_a	include/utility/predictor.h	/^        Value _a;$/;"	m	class:Predictor_Common::Linear	typeref:typename:Value
_adc	include/machine/cortex/emote3/emote3_adc.h	/^    CC2538_ADC * _adc;$/;"	m	class:ADC_Engine	typeref:typename:CC2538_ADC *
_addr	include/architecture/cpu.h	/^        Reg _addr;$/;"	m	class:CPU_Common::Address	typeref:typename:Reg
_addr	include/architecture/ia32/ia32_mmu.h	/^        Log_Addr _addr;$/;"	m	class:MMU::Translation	typeref:typename:Log_Addr
_addr	include/architecture/mmu.h	/^        Log_Addr _addr;$/;"	m	class:No_MMU::Translation	typeref:typename:Log_Addr
_addr	include/machine/cortex/engine/m95.h	/^    Address _addr;$/;"	m	class:M95	typeref:typename:Address
_address	include/machine/nic.h	/^        unsigned char _address[LENGTH];$/;"	m	class:NIC_Common::Address	typeref:typename:unsigned char[]
_address	include/machine/pc/pc_e100.h	/^    Ethernet::Address _address;$/;"	m	class:i8255x	typeref:typename:Ethernet::Address
_b	include/utility/binding.h	/^    B * _b;$/;"	m	class:Binding	typeref:typename:B *
_b	include/utility/predictor.h	/^        Value _b;$/;"	m	class:Predictor_Common::Linear	typeref:typename:Value
_barrett_u	include/utility/bignum.h	/^    static const _Barrett _barrett_u;$/;"	m	class:Bignum	typeref:typename:const _Barrett
_barrett_u	src/utility/bignum.cc	/^const Bignum<16>::_Barrett Bignum<16>::_barrett_u = {{ 17, 0, 0, 0,$/;"	m	class:Bignum<16>	typeref:typename:const Bignum<16>::_Barrett
_barrett_u	src/utility/bignum.cc	/^const Bignum<17>::_Barrett Bignum<17>::_barrett_u = {{ 0x00, 0x00, 0x00, 0x00,$/;"	m	class:Bignum<17>	typeref:typename:const Bignum<17>::_Barrett
_base	include/machine/pc/pc_fpga.h	/^    static Log_Addr _base;$/;"	m	class:XAP1052	typeref:typename:Log_Addr
_base	include/machine/pc/pc_ic.h	/^    static Log_Addr _base;$/;"	m	class:APIC	typeref:typename:Log_Addr
_base	include/utility/ostream.h	/^    unsigned int _base;$/;"	m	class:OStream	typeref:typename:unsigned int
_base	src/machine/pc/pc_ic.cc	/^APIC::Log_Addr APIC::_base;$/;"	m	class:APIC	typeref:typename:__BEGIN_SYS APIC::Log_Addr
_base_address	include/machine/pc/pc_pci.h	/^    static Reg32 _base_address[Region::N];$/;"	m	class:PCI	typeref:typename:Reg32[]
_base_address	src/machine/pc/pc_pci.cc	/^PCI::Reg32 PCI::_base_address[Region::N] = {$/;"	m	class:PCI	typeref:typename:PCI::Reg32[]
_base_point	include/utility/diffie_hellman.h	/^    Elliptic_Curve_Point _base_point;$/;"	m	class:Diffie_Hellman	typeref:typename:Elliptic_Curve_Point
_bindings	include/utility/binding.h	/^    static Bindings _bindings;$/;"	m	class:Binding	typeref:typename:Bindings
_bindings	include/utility/binding.h	/^typename Binding<A, Key_A, B, Key_B, ENTRIES>::Bindings Binding<A, Key_A, B, Key_B, ENTRIES>::_b/;"	m	class:Binding<A, Key_A, B, Key_B, ENTRIES>	typeref:typename:Binding<A,Key_A,B,Key_B,ENTRIES>::Bindings
_bus_clock	include/architecture/armv7/armv7_cpu.h	/^    static unsigned int _bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	include/architecture/armv8/armv8_cpu.h	/^    static unsigned int _bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz _bus_clock;$/;"	m	class:CPU	typeref:typename:Hertz
_bus_clock	include/architecture/rv32/rv32_cpu.h	/^    static unsigned int _bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	include/architecture/rv64/rv64_cpu.h	/^    static unsigned int _bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	src/architecture/armv7/armv7_cpu.cc	/^unsigned int CPU::_bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	src/architecture/armv8/armv8_cpu.cc	/^unsigned int CPU::_bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	src/architecture/ia32/ia32_cpu.cc	/^Hertz CPU::_bus_clock;$/;"	m	class:CPU	typeref:typename:Hertz
_bus_clock	src/architecture/rv32/rv32_cpu.cc	/^unsigned int CPU::_bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bus_clock	src/architecture/rv64/rv64_cpu.cc	/^unsigned int CPU::_bus_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_bytes	include/architecture/mmu.h	/^        unsigned long _bytes;$/;"	m	class:No_MMU::Chunk	typeref:typename:unsigned long
_cdc_acm_descriptor	include/machine/usb.h	/^        CDC::Functional_Descriptor::Abstract_Control_Management _cdc_acm_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:CDC::Functional_Descriptor::Abstract_Control_Management
_cdc_cm_descriptor	include/machine/usb.h	/^        CDC::Functional_Descriptor::Call_Management _cdc_cm_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:CDC::Functional_Descriptor::Call_Management
_cdc_header_descriptor	include/machine/usb.h	/^        CDC::Functional_Descriptor::Header _cdc_header_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:CDC::Functional_Descriptor::Header
_cdc_ui_descriptor	include/machine/usb.h	/^        CDC::Functional_Descriptor::Union_Interface _cdc_ui_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:CDC::Functional_Descriptor::Union_Interface
_channel	include/machine/cortex/cortex_timer.h	/^    unsigned int _channel;$/;"	m	class:Timer	typeref:typename:unsigned int
_channel	include/machine/cortex/cortex_timer.h	/^    unsigned int _channel;$/;"	m	class:User_Timer	typeref:typename:unsigned int
_channel	include/machine/cortex/emote3/emote3_adc.h	/^    Channel _channel;$/;"	m	class:ADC_Engine	typeref:typename:Channel
_channel	include/machine/pc/pc_timer.h	/^    unsigned int _channel;$/;"	m	class:Timer	typeref:typename:unsigned int
_channel	include/machine/riscv/riscv_timer.h	/^    unsigned int _channel;$/;"	m	class:Timer	typeref:typename:unsigned int
_channels	include/machine/cortex/cortex_timer.h	/^    static Timer * _channels[CHANNELS];$/;"	m	class:Timer	typeref:typename:Timer * []
_channels	include/machine/pc/pc_timer.h	/^    static Timer * _channels[CHANNELS];$/;"	m	class:Timer	typeref:typename:Timer * []
_channels	include/machine/riscv/riscv_timer.h	/^    static Timer * _channels[CHANNELS];$/;"	m	class:Timer	typeref:typename:Timer * []
_channels	src/machine/cortex/cortex_timer.cc	/^Timer * Timer::_channels[CHANNELS];$/;"	m	class:Timer	typeref:typename:__BEGIN_SYS Timer * []
_channels	src/machine/pc/pc_timer.cc	/^Timer * Timer::_channels[CHANNELS];$/;"	m	class:Timer	typeref:typename:__BEGIN_SYS Timer * []
_channels	src/machine/riscv/riscv_timer.cc	/^Timer * Timer::_channels[CHANNELS];$/;"	m	class:Timer	typeref:typename:__BEGIN_SYS Timer * []
_chosen	include/utility/list.h	/^    Element * volatile _chosen;$/;"	m	class:Scheduling_List	typeref:typename:Element * volatile
_chosen	include/utility/list.h	/^    Element * volatile _chosen[H];$/;"	m	class:Multihead_Scheduling_List	typeref:typename:Element * volatile[]
_cif	include/machine/cortex/emote3/emote3_usb.h	/^    static Reg32 _cif;$/;"	m	class:USB_Engine	typeref:typename:Reg32
_cif	src/machine/cortex/emote3/emote3_usb.cc	/^CPU::Reg32 USB_Engine::_cif;$/;"	m	class:USB_Engine	typeref:typename:CPU::Reg32
_co2	include/machine/engine/cm1101.h	/^    int _co2;$/;"	m	class:CM1101	typeref:typename:int
_column	include/machine/display.h	/^    static int _column;$/;"	m	class:Serial_Display	typeref:typename:int
_column	src/machine/common/serial_display.cc	/^int Serial_Display::_column;$/;"	m	class:Serial_Display	typeref:typename:int
_config	include/machine/cortex/emote3/emote3_usb.h	/^    static const Full_Config _config;$/;"	m	class:USB_Engine	typeref:typename:const Full_Config
_config	include/utility/predictor.h	/^    Configuration _config;$/;"	m	class:DBP	typeref:typename:Configuration
_config	include/utility/predictor.h	/^    Configuration _config;$/;"	m	class:LVP	typeref:typename:Configuration
_config	src/machine/cortex/emote3/emote3_usb_init.cc	/^const USB_Engine::Full_Config USB_Engine::_config =$/;"	m	class:USB_Engine	typeref:typename:const USB_Engine::Full_Config
_configCB_phy	include/machine/pc/pc_e100.h	/^    Phy_Addr _configCB_phy;$/;"	m	class:E100	typeref:typename:Phy_Addr
_configuration	include/machine/cortex/cortex_ethernet.h	/^    Configuration _configuration;$/;"	m	class:Ethernet_NIC	typeref:typename:Configuration
_configuration	include/machine/cortex/cortex_ieee802_15_4.h	/^    Configuration _configuration;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:Configuration
_configuration	include/machine/pc/pc_e100.h	/^    Configuration _configuration;$/;"	m	class:E100	typeref:typename:Configuration
_configuration	include/machine/pc/pc_pcnet32.h	/^    Configuration _configuration;$/;"	m	class:PCNet32	typeref:typename:Configuration
_configuration	include/machine/pc/pc_rtl8139.h	/^    Configuration _configuration;$/;"	m	class:RTL8139	typeref:typename:Configuration
_configuration_descriptor	include/machine/usb.h	/^        Descriptor::Configuration _configuration_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:Descriptor::Configuration
_context	include/process.h	/^    Context * volatile _context;$/;"	m	class:Thread	typeref:typename:Context * volatile
_count	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static Count _count;$/;"	m	class:ARM_Timer_Engine	typeref:typename:Count
_count	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static Count _count;$/;"	m	class:System_Timer_Engine	typeref:typename:Count
_count	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static Count _count;$/;"	m	class:User_Timer_Engine	typeref:typename:Count
_count	src/machine/cortex/cortex_timer.cc	/^System_Timer_Engine::Count System_Timer_Engine::_count;$/;"	m	class:System_Timer_Engine	typeref:typename:System_Timer_Engine::Count
_count	src/machine/cortex/cortex_timer.cc	/^User_Timer_Engine::Count User_Timer_Engine::_count;$/;"	m	class:User_Timer_Engine	typeref:typename:User_Timer_Engine::Count
_counter	include/utility/hash.h	/^        unsigned int _counter;$/;"	m	class:Simple_Hash::Forward	typeref:typename:unsigned int
_cpu_clock	include/architecture/armv7/armv7_cpu.h	/^    static unsigned int _cpu_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_cpu_clock	include/architecture/armv8/armv8_cpu.h	/^    static unsigned int _cpu_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_cpu_clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz _cpu_clock;$/;"	m	class:CPU	typeref:typename:Hertz
_cpu_clock	include/architecture/rv32/rv32_cpu.h	/^    static unsigned int _cpu_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_cpu_clock	include/architecture/rv64/rv64_cpu.h	/^    static unsigned int _cpu_clock;$/;"	m	class:CPU	typeref:typename:unsigned int
_cpu_clock	src/architecture/armv7/armv7_cpu.cc	/^unsigned int CPU::_cpu_clock;$/;"	m	class:CPU	typeref:typename:__BEGIN_SYS unsigned int
_cpu_clock	src/architecture/armv8/armv8_cpu.cc	/^unsigned int CPU::_cpu_clock;$/;"	m	class:CPU	typeref:typename:__BEGIN_SYS unsigned int
_cpu_clock	src/architecture/ia32/ia32_cpu.cc	/^Hertz CPU::_cpu_clock;$/;"	m	class:CPU	typeref:typename:__BEGIN_SYS Hertz
_cpu_clock	src/architecture/rv32/rv32_cpu.cc	/^unsigned int CPU::_cpu_clock;$/;"	m	class:CPU	typeref:typename:__BEGIN_SYS unsigned int
_cpu_clock	src/architecture/rv64/rv64_cpu.cc	/^unsigned int CPU::_cpu_clock;$/;"	m	class:CPU	typeref:typename:__BEGIN_SYS unsigned int
_cpu_current_clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz _cpu_current_clock;$/;"	m	class:CPU	typeref:typename:Hertz
_cpu_current_clock	src/architecture/ia32/ia32_cpu.cc	/^Hertz CPU::_cpu_current_clock;$/;"	m	class:CPU	typeref:typename:Hertz
_cpu_time	include/scheduler.h	/^        static TSC::Time_Stamp _cpu_time[Traits<Build>::CPUS];              \/\/ accumulated CPU/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:TSC::Time_Stamp[]
_crc	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        unsigned short _crc;$/;"	m	struct:CC2538RF::Reset_Backdoor_Message	typeref:typename:unsigned short
_crc	include/network/ethernet.h	/^        CRC _crc;$/;"	m	class:Ethernet::Frame	typeref:typename:CRC
_cs	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _cs;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_csr	include/machine/pc/pc_e100.h	/^    CSR_Desc * _csr;$/;"	m	class:i8255x	typeref:typename:CSR_Desc *
_current	include/machine/cortex/cortex_timer.h	/^    volatile Tick _current;$/;"	m	class:Timer	typeref:typename:volatile Tick
_current	include/machine/pc/pc_timer.h	/^    volatile Count _current;$/;"	m	class:Timer	typeref:typename:volatile Count
_current	include/machine/riscv/riscv_timer.h	/^    volatile Tick _current;$/;"	m	class:Timer	typeref:typename:volatile Tick
_current	include/utility/list.h	/^        Element * _current;$/;"	m	class:List_Iterators::Bidirecional	typeref:typename:Element *
_current	include/utility/list.h	/^        Element * _current;$/;"	m	class:List_Iterators::Forward	typeref:typename:Element *
_data	include/network/ethernet.h	/^        Data _data;$/;"	m	class:Ethernet::Frame	typeref:typename:Data
_data	include/utility/array.h	/^    T _data[N];$/;"	m	class:Array	typeref:typename:T[]
_data	include/utility/bignum.h	/^    Word _data;$/;"	m	class:Bignum	typeref:typename:Word
_data	include/utility/buffer.h	/^    T _data[N_ELEMENTS];$/;"	m	class:Circular_Buffer	typeref:typename:T[]
_de	include/machine/cortex/emote3/emote3_rs485.h	/^    GPIO _de;$/;"	m	class:RS485_Engine	typeref:typename:GPIO
_default_base_point_x	include/utility/diffie_hellman.h	/^    static const char _default_base_point_x[SECRET_SIZE];$/;"	m	class:Diffie_Hellman	typeref:typename:const char[]
_default_base_point_x	include/utility/diffie_hellman.h	/^const char Diffie_Hellman<Cipher>::_default_base_point_x[SECRET_SIZE] =$/;"	m	class:Diffie_Hellman<Cipher>	typeref:typename:const char[]
_default_base_point_y	include/utility/diffie_hellman.h	/^    static const char _default_base_point_y[SECRET_SIZE];$/;"	m	class:Diffie_Hellman	typeref:typename:const char[]
_default_base_point_y	include/utility/diffie_hellman.h	/^const char Diffie_Hellman<Cipher>::_default_base_point_y[SECRET_SIZE] =$/;"	m	class:Diffie_Hellman<Cipher>	typeref:typename:const char[]
_device_descriptor	include/machine/cortex/emote3/emote3_usb.h	/^    static const Descriptor::Device _device_descriptor;$/;"	m	class:USB_Engine	typeref:typename:const Descriptor::Device
_device_descriptor	src/machine/cortex/emote3/emote3_usb_init.cc	/^const USB_2_0::Descriptor::Device USB_Engine::_device_descriptor =$/;"	m	class:USB_Engine	typeref:typename:__USING_SYS const USB_2_0::Descriptor::Device
_devices	include/machine/cortex/cortex_ethernet.h	/^    static Device _devices[UNITS];$/;"	m	class:Ethernet_NIC	typeref:typename:Device[]
_devices	include/machine/cortex/cortex_ieee802_15_4.h	/^    static Device _devices[UNITS];$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:Device[]
_devices	include/machine/cortex/engine/m95.h	/^    static Device _devices[UNITS];$/;"	m	class:M95	typeref:typename:Device[]
_devices	include/machine/pc/pc_e100.h	/^    static Device _devices[UNITS];$/;"	m	class:E100	typeref:typename:Device[]
_devices	include/machine/pc/pc_pcnet32.h	/^    static Device _devices[UNITS];$/;"	m	class:PCNet32	typeref:typename:Device[]
_devices	include/machine/pc/pc_rtl8139.h	/^    static Device _devices[UNITS];$/;"	m	class:RTL8139	typeref:typename:Device[]
_devices	src/machine/pc/pc_e100.cc	/^E100::Device E100::_devices[UNITS];$/;"	m	class:E100	typeref:typename:E100::Device[]
_devices	src/machine/pc/pc_pcnet32.cc	/^PCNet32::Device PCNet32::_devices[UNITS];$/;"	m	class:PCNet32	typeref:typename:__BEGIN_SYS PCNet32::Device[]
_devices	src/machine/pc/pc_rtl8139.cc	/^RTL8139::Device RTL8139::_devices[UNITS];$/;"	m	class:RTL8139	typeref:typename:__BEGIN_SYS RTL8139::Device[]
_digits	include/utility/ostream.h	/^    static const char _digits[];$/;"	m	class:OStream	typeref:typename:const char[]
_digits	src/utility/ostream.cc	/^const char OStream::_digits[] = "0123456789abcdef";$/;"	m	class:OStream	typeref:typename:__BEGIN_UTIL const char[]
_direction	include/machine/cortex/emote3/emote3_gpio.h	/^    Direction _direction;$/;"	m	class:GPIO_Engine	typeref:typename:Direction
_direction	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    Direction _direction;$/;"	m	class:GPIO_Engine	typeref:typename:Direction
_dma_buf	include/machine/pc/pc_fpga.h	/^    static DMA_Buffer * _dma_buf;$/;"	m	class:XAP1052	typeref:typename:DMA_Buffer *
_dma_buf	include/machine/pc/pc_pcnet32.h	/^    DMA_Buffer * _dma_buf;$/;"	m	class:PCNet32	typeref:typename:DMA_Buffer *
_dma_buf	include/machine/pc/pc_rtl8139.h	/^    DMA_Buffer * _dma_buf;$/;"	m	class:RTL8139	typeref:typename:DMA_Buffer *
_dma_buffer	include/machine/pc/pc_e100.h	/^    DMA_Buffer * _dma_buffer;$/;"	m	class:E100	typeref:typename:DMA_Buffer *
_dmadump_phy	include/machine/pc/pc_e100.h	/^    Phy_Addr _dmadump_phy;$/;"	m	class:E100	typeref:typename:Phy_Addr
_dst	include/network/ethernet.h	/^        Address _dst;$/;"	m	class:Ethernet::Header	typeref:typename:Address
_eax	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _eax;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_ebp	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _ebp;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_ebx	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _ebx;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_ecx	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _ecx;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_edi	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _edi;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_edx	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _edx;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_eflags	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _eflags;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_eip	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _eip;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_elapsed	include/time.h	/^    static volatile Tick _elapsed;$/;"	m	class:Alarm	typeref:typename:volatile Tick
_elapsed	src/api/alarm.cc	/^volatile Alarm::Tick Alarm::_elapsed;$/;"	m	class:Alarm	typeref:typename:volatile Alarm::Tick
_endpoint0_descriptor	include/machine/usb.h	/^        Descriptor::Endpoint _endpoint0_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:Descriptor::Endpoint
_endpoint1_descriptor	include/machine/usb.h	/^        Descriptor::Endpoint _endpoint1_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:Descriptor::Endpoint
_endpoint2_descriptor	include/machine/usb.h	/^        Descriptor::Endpoint _endpoint2_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:Descriptor::Endpoint
_eng_timer	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static Timer * _eng_timer;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:Timer *
_engine	include/machine/display.h	/^    static Engine _engine;$/;"	m	class:Serial_Display	typeref:typename:Engine
_entry	include/architecture/ia32/ia32_mmu.h	/^        PT_Entry _entry[PT_ENTRIES]; \/\/ the Phy_Addr in each entry passed through phy2pte()$/;"	m	class:MMU::Page_Table	typeref:typename:PT_Entry[]
_entry	src/setup/setup_legacy_pc.cc	/^void _entry()$/;"	f	typeref:typename:void
_entry	src/setup/setup_raspberry_pi3.cc	/^void _entry()$/;"	f	typeref:typename:void
_entry	src/setup/setup_realview_pbx.cc	/^void _entry()$/;"	f	typeref:typename:void
_entry	src/setup/setup_sifive_e.cc	/^void _entry() \/\/ machine mode$/;"	f	typeref:typename:void
_entry	src/setup/setup_sifive_u.cc	/^void _entry() \/\/ machine mode$/;"	f	typeref:typename:void
_entry	src/setup/setup_visionfive2.cc	/^void _entry() \/\/ machine mode$/;"	f	typeref:typename:void
_entry	src/setup/setup_zynq.cc	/^void _entry()$/;"	f	typeref:typename:void
_eoi_vector	include/machine/cortex/cortex_ic.h	/^    static Interrupt_Handler _eoi_vector[INTS];$/;"	m	class:IC	typeref:typename:Interrupt_Handler[]
_eoi_vector	src/machine/cortex/cortex_ic.cc	/^IC::Interrupt_Handler IC::_eoi_vector[INTS];$/;"	m	class:IC	typeref:typename:IC::Interrupt_Handler[]
_error	include/utility/ostream.h	/^    volatile bool _error;$/;"	m	class:OStream	typeref:typename:volatile bool
_esi	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _esi;$/;"	m	class:CPU::Context	typeref:typename:Reg32
_esp	include/architecture/ia32/ia32_cpu.h	/^        Reg32 _esp; \/\/ redundant (=this); see cpu.cc for details$/;"	m	class:CPU::Context	typeref:typename:Reg32
_events	include/architecture/armv7/armv7_pmu.h	/^    static const Event _events[EVENTS];$/;"	m	class:ARMv7_A_PMU	typeref:typename:const Event[]
_events	include/architecture/ia32/ia32_pmu.h	/^    static const Event _events[EVENTS];$/;"	m	class:Intel_Sandy_Bridge_PMU	typeref:typename:const Event[]
_events	include/architecture/ia32/ia32_pmu.h	/^    static constexpr Event _events[EVENTS] = {$/;"	m	class:Intel_PMU_V1	typeref:typename:Event[]
_events	include/architecture/rv32/rv32_pmu.h	/^    static const Event _events[EVENTS];$/;"	m	class:RV32_PMU	typeref:typename:const Event[]
_events	src/architecture/armv7/armv7_pmu.cc	/^const ARMv7_A_PMU::Event ARMv7_A_PMU::_events[EVENTS] = {$/;"	m	class:ARMv7_A_PMU	typeref:typename:__BEGIN_SYS const ARMv7_A_PMU::Event[]
_events	src/architecture/ia32/ia32_pmu_sandy_bridge.cc	/^const Intel_Sandy_Bridge_PMU::Event Intel_Sandy_Bridge_PMU::_events[EVENTS] = {$/;"	m	class:Intel_Sandy_Bridge_PMU	typeref:typename:__BEGIN_SYS const Intel_Sandy_Bridge_PMU::Event[]
_events	src/architecture/rv32/rv32_pmu.cc	/^const RV32_PMU::Event RV32_PMU::_events[EVENTS] = {$/;"	m	class:RV32_PMU	typeref:typename:__BEGIN_SYS const RV32_PMU::Event[]
_events	src/architecture/rv64/rv64_pmu.cc	/^const RV32_PMU::Event RV32_PMU::_events[EVENTS] = {$/;"	m	class:RV32_PMU	typeref:typename:__BEGIN_SYS const RV32_PMU::Event[]
_fini	src/architecture/common/crtbegin.c	/^void _fini()$/;"	f	typeref:typename:void
_flags	include/architecture/armv7/armv7_mmu.h	/^        unsigned long _flags;$/;"	m	class:ARMv7_MMU::Section_Flags	typeref:typename:unsigned long
_flags	include/architecture/armv8/armv8_mmu.h	/^        unsigned int _flags;$/;"	m	class:ARMv8_MMU::Page_Flags	typeref:typename:unsigned int
_flags	include/architecture/ia32/ia32_mmu.h	/^        Page_Flags _flags;$/;"	m	class:MMU::Chunk	typeref:typename:Page_Flags
_flags	include/architecture/ia32/ia32_mmu.h	/^        unsigned long _flags;$/;"	m	class:MMU::Page_Flags	typeref:typename:unsigned long
_flags	include/architecture/mmu.h	/^        Flags _flags;$/;"	m	class:No_MMU::Chunk	typeref:typename:Flags
_flags	include/architecture/mmu.h	/^        unsigned long _flags;$/;"	m	class:MMU_Common::Flags	typeref:typename:unsigned long
_footer_code	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        unsigned char _footer_code;$/;"	m	struct:CC2538RF::Reset_Backdoor_Message	typeref:typename:unsigned char
_frame	include/machine/pc/pc_e100.h	/^        char _frame[FRAME_SIZE]; \/\/ XXX: Since TBD is in use, this could be placed at another /;"	m	struct:i82559ER::Tx_Desc	typeref:typename:char[]
_frame	include/machine/pc/pc_e100.h	/^        char _frame[FRAME_SIZE];$/;"	m	struct:i82559c::Tx_Desc	typeref:typename:char[]
_frame_buffer	include/machine/pc/pc_display.h	/^    static Frame_Buffer _frame_buffer;$/;"	m	class:VGA	typeref:typename:Frame_Buffer
_frame_buffer	src/machine/pc/pc_display.cc	/^VGA::Frame_Buffer VGA::_frame_buffer;$/;"	m	class:VGA	typeref:typename:__BEGIN_SYS VGA::Frame_Buffer
_free	include/architecture/ia32/ia32_mmu.h	/^        bool _free;$/;"	m	class:MMU::Chunk	typeref:typename:bool
_free	include/architecture/ia32/ia32_mmu.h	/^        bool _free;$/;"	m	class:MMU::Directory	typeref:typename:bool
_free	include/architecture/ia32/ia32_mmu.h	/^    static List _free[colorful * COLORS + 1]; \/\/ +1 for WHITE$/;"	m	class:MMU	typeref:typename:List[]
_free	include/architecture/mmu.h	/^        bool _free;$/;"	m	class:No_MMU::Chunk	typeref:typename:bool
_free	include/architecture/mmu.h	/^    static List _free;$/;"	m	class:No_MMU	typeref:typename:List
_free	src/architecture/common/mmu_common.cc	/^No_MMU::List No_MMU::_free;$/;"	m	class:No_MMU	typeref:typename:__BEGIN_SYS No_MMU::List
_free	src/architecture/ia32/ia32_mmu.cc	/^MMU::List MMU::_free[colorful * COLORS + 1];$/;"	m	class:MMU	typeref:typename:__BEGIN_SYS MMU::List[]
_from	include/architecture/ia32/ia32_mmu.h	/^        unsigned int _from;$/;"	m	class:MMU::Chunk	typeref:typename:unsigned int
_gpio	include/machine/cortex/cortex_pwm.h	/^    GPIO * _gpio;$/;"	m	class:PWM	typeref:typename:GPIO *
_gpio	include/machine/cortex/emote3/emote3_gpio.h	/^    PL061 * _gpio;$/;"	m	class:GPIO_Engine	typeref:typename:PL061 *
_gpio	include/machine/cortex/emote3/emote3_pwm.h	/^    GPIO * _gpio;$/;"	m	class:PWM	typeref:typename:GPIO *
_gpio	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    PL061 * _gpio;$/;"	m	class:GPIO_Engine	typeref:typename:PL061 *
_gpios	include/machine/cortex/cortex_gpio.h	/^    static GPIO * _gpios[PORTS][8];$/;"	m	class:GPIO	typeref:typename:GPIO * [][8]
_gpios	src/machine/cortex/cortex_gpio.cc	/^GPIO * GPIO::_gpios[PORTS][8];$/;"	m	class:GPIO	typeref:typename:__BEGIN_SYS GPIO * [][8]
_gptm	include/machine/cortex/emote3/emote3_timer.h	/^    GPTM * _gptm;$/;"	m	class:User_Timer_Engine	typeref:typename:GPTM *
_gptm	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    GPTM * _gptm;$/;"	m	class:User_Timer_Engine	typeref:typename:GPTM *
_grouped_size	include/utility/list.h	/^    unsigned long _grouped_size;$/;"	m	class:Grouping_List	typeref:typename:unsigned long
_grouped_size	include/utility/list.h	/^    unsigned long _grouped_size;$/;"	m	class:Simple_Grouping_List	typeref:typename:unsigned long
_h	include/machine/rtc.h	/^        unsigned int _h;$/;"	m	class:RTC_Common::Date	typeref:typename:unsigned int
_handler	include/machine/cortex/cortex_timer.h	/^    Handler _handler;$/;"	m	class:Timer	typeref:typename:Handler
_handler	include/machine/cortex/cortex_timer.h	/^    Handler _handler;$/;"	m	class:User_Timer	typeref:typename:Handler
_handler	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Handler _handler;$/;"	m	class:IEEE802_15_4_Engine::Timer	typeref:typename:Handler
_handler	include/machine/pc/pc_timer.h	/^    Handler _handler;$/;"	m	class:Timer	typeref:typename:Handler
_handler	include/machine/riscv/riscv_timer.h	/^    Handler _handler;$/;"	m	class:Timer	typeref:typename:Handler
_handler	include/process.h	/^    Thread * _handler;$/;"	m	class:Thread_Handler	typeref:typename:Thread *
_handler	include/synchronizer.h	/^    Condition * _handler;$/;"	m	class:Condition_Handler	typeref:typename:Condition *
_handler	include/synchronizer.h	/^    Mutex * _handler;$/;"	m	class:Mutex_Handler	typeref:typename:Mutex *
_handler	include/synchronizer.h	/^    Semaphore * _handler;$/;"	m	class:Semaphore_Handler	typeref:typename:Semaphore *
_handler	include/time.h	/^    Handler * _handler;$/;"	m	class:Alarm	typeref:typename:Handler *
_handler	include/utility/handler.h	/^    Function * _handler;$/;"	m	class:Function_Handler	typeref:typename:Function *
_handler	include/utility/handler.h	/^    Functor * _handler;$/;"	m	class:Functor_Handler	typeref:typename:Functor *
_handler_activation_time	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Time_Stamp _handler_activation_time;$/;"	m	class:IEEE802_15_4_Engine::Timer	typeref:typename:Time_Stamp
_handlers	include/architecture/ia32/ia32_pmu.h	/^    static Handler * _handlers[CHANNELS - FIXED];$/;"	m	class:Intel_PMU_V2	typeref:typename:Handler * []
_hash	include/utility/hash.h	/^        Simple_Hash * _hash;$/;"	m	class:Simple_Hash::Forward	typeref:typename:Simple_Hash *
_head	include/utility/buffer.h	/^    unsigned int _head;$/;"	m	class:Circular_Buffer	typeref:typename:unsigned int
_head	include/utility/list.h	/^    Element * _head;$/;"	m	class:List	typeref:typename:Element *
_head	include/utility/list.h	/^    Element * _head;$/;"	m	class:Simple_List	typeref:typename:Element *
_header_code	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        unsigned char _header_code;$/;"	m	struct:CC2538RF::Reset_Backdoor_Message	typeref:typename:unsigned char
_heap	include/machine/scratchpad.h	/^    static Heap * _heap;$/;"	m	class:Scratchpad_Base	typeref:typename:Heap *
_heap	include/system.h	/^    static Heap * _heap;$/;"	m	class:Application	typeref:typename:Heap *
_heap	include/system.h	/^    static Heap * _heap;$/;"	m	class:System	typeref:typename:Heap *
_heap	src/machine/common/scratchpad_common.cc	/^Heap * Scratchpad_Base::_heap;$/;"	m	class:Scratchpad_Base	typeref:typename:Heap *
_heap	src/system/application_scaffold.cc	/^Heap * Application::_heap;$/;"	m	class:Application	typeref:typename:Heap *
_heap	src/system/system_scaffold.cc	/^Heap * System::_heap;$/;"	m	class:System	typeref:typename:Heap *
_heap_segment	include/system.h	/^    static Segment * _heap_segment;$/;"	m	class:System	typeref:typename:Segment *
_heap_segment	src/system/system_scaffold.cc	/^Segment * System::_heap_segment;$/;"	m	class:System	typeref:typename:Segment *
_history	include/utility/predictor.h	/^    History<TEMPORAL, MAX_WINDOW, Time, Value> _history;$/;"	m	class:DBP	typeref:typename:History<TEMPORAL,MAX_WINDOW,Time,Value>
_http_data_mode	include/machine/cortex/engine/m95.h	/^    bool _http_data_mode;$/;"	m	class:M95	typeref:typename:bool
_humidity	include/machine/engine/cm1101.h	/^    int _humidity;$/;"	m	class:CM1101	typeref:typename:int
_i2c	include/machine/cortex/emote3/emote3_i2c.h	/^    CC2538_I2C * _i2c;$/;"	m	class:I2C_Engine	typeref:typename:CC2538_I2C *
_i2c	include/machine/engine/lsm330.h	/^    I2C * _i2c;$/;"	m	class:LSM330	typeref:typename:I2C *
_i2c	include/machine/engine/si7020.h	/^    I2C * _i2c;$/;"	m	class:SI7020	typeref:typename:I2C *
_iblock	include/machine/pc/pc_pcnet32.h	/^    Init_Block * _iblock;$/;"	m	class:PCNet32	typeref:typename:Init_Block *
_iblock_phy	include/machine/pc/pc_pcnet32.h	/^    Phy_Addr  _iblock_phy;$/;"	m	class:PCNet32	typeref:typename:Phy_Addr
_id	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        unsigned char _id[8];$/;"	m	struct:CC2538RF::Reset_Backdoor_Message	typeref:typename:unsigned char[8]
_id	include/utility/predictor.h	/^        unsigned char _id;$/;"	m	class:Predictor_Common::Model	typeref:typename:unsigned char
_id	include/utility/predictor.h	/^    unsigned char _id;$/;"	m	class:Predictor_Common::Model	typeref:typename:unsigned char
_iif	include/machine/cortex/emote3/emote3_usb.h	/^    static Reg32 _iif;$/;"	m	class:USB_Engine	typeref:typename:Reg32
_iif	src/machine/cortex/emote3/emote3_usb.cc	/^CPU::Reg32 USB_Engine::_iif;$/;"	m	class:USB_Engine	typeref:typename:CPU::Reg32
_incl_len	include/utility/pcap.h	/^        Reg32 _incl_len;       \/\/ number of octets of packet saved in file$/;"	m	class:PCAP::Packet_Header	typeref:typename:Reg32
_init	src/architecture/common/crtend.c	/^void _init()$/;"	f	typeref:typename:void
_init_timeout	include/machine/cortex/engine/m95.h	/^    TSC::Time_Stamp _init_timeout;$/;"	m	class:M95	typeref:typename:TSC::Time_Stamp
_initial	include/machine/cortex/cortex_timer.h	/^    Tick _initial;$/;"	m	class:Timer	typeref:typename:Tick
_initial	include/machine/pc/pc_timer.h	/^    Count _initial;$/;"	m	class:Timer	typeref:typename:Count
_initial	include/machine/riscv/riscv_timer.h	/^    Tick _initial;$/;"	m	class:Timer	typeref:typename:Tick
_instance	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static IEEE802_15_4_Engine * _instance;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:IEEE802_15_4_Engine *
_int_vector	include/machine/cortex/cortex_ic.h	/^    static Interrupt_Handler _int_vector[INTS];$/;"	m	class:IC	typeref:typename:Interrupt_Handler[]
_int_vector	include/machine/pc/pc_ic.h	/^    static Interrupt_Handler _int_vector[INTS];$/;"	m	class:IC	typeref:typename:Interrupt_Handler[]
_int_vector	include/machine/riscv/riscv_ic.h	/^    static Interrupt_Handler _int_vector[INTS];$/;"	m	class:IC	typeref:typename:Interrupt_Handler[]
_int_vector	src/machine/cortex/cortex_ic.cc	/^IC::Interrupt_Handler IC::_int_vector[INTS];$/;"	m	class:IC	typeref:typename:__BEGIN_SYS IC::Interrupt_Handler[]
_int_vector	src/machine/pc/pc_ic.cc	/^IC::Interrupt_Handler IC::_int_vector[IC::INTS];$/;"	m	class:IC	typeref:typename:IC::Interrupt_Handler[]
_int_vector	src/machine/riscv/riscv_ic.cc	/^IC::Interrupt_Handler IC::_int_vector[IC::INTS];$/;"	m	class:IC	typeref:typename:__BEGIN_SYS IC::Interrupt_Handler[]
_interface0_descriptor	include/machine/usb.h	/^        Descriptor::Interface _interface0_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:Descriptor::Interface
_interface1_descriptor	include/machine/usb.h	/^        Descriptor::Interface _interface1_descriptor;$/;"	m	struct:USB_2_0::Full_Config	typeref:typename:Descriptor::Interface
_interrupts	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Interrupt_Mask _interrupts;$/;"	m	class:IEEE802_15_4_Engine::Timer	typeref:typename:Interrupt_Mask
_io_mem	include/machine/pc/pc_e100.h	/^    Log_Addr _io_mem;$/;"	m	class:E100	typeref:typename:Log_Addr
_io_port	include/machine/pc/pc_pcnet32.h	/^    IO_Port _io_port;$/;"	m	class:Am79C970A	typeref:typename:IO_Port
_io_port	include/machine/pc/pc_rtl8139.h	/^    IO_Port _io_port;$/;"	m	class:RTL8139	typeref:typename:IO_Port
_irq	include/machine/pc/pc_e100.h	/^    IO_Irq _irq;$/;"	m	class:E100	typeref:typename:IO_Irq
_irq	include/machine/pc/pc_pcnet32.h	/^    IO_Irq _irq;$/;"	m	class:PCNet32	typeref:typename:IO_Irq
_irq	include/machine/pc/pc_rtl8139.h	/^    IO_Irq _irq;$/;"	m	class:RTL8139	typeref:typename:IO_Irq
_iv	include/utility/aes.h	/^    unsigned char * _iv; \/\/ initial Vector used only for CBC mode$/;"	m	class:SWAES	typeref:typename:unsigned char *
_joining	include/process.h	/^    Thread * volatile _joining;$/;"	m	class:Thread	typeref:typename:Thread * volatile
_k	include/utility/poly1305.h	/^    Bignum _k;$/;"	m	class:Poly1305	typeref:typename:Bignum
_ka	include/utility/binding.h	/^    Key_A _ka;$/;"	m	class:Binding	typeref:typename:Key_A
_kb	include/utility/binding.h	/^    Key_B _kb;$/;"	m	class:Binding	typeref:typename:Key_B
_key	include/machine/mifare.h	/^        Reg8 _key[KEY_SIZE];$/;"	m	class:MIFARE::Key	typeref:typename:Reg8[]
_key	include/utility/aes.h	/^    const unsigned char * _key;$/;"	m	class:SWAES	typeref:typename:const unsigned char *
_last_activation_time	include/scheduler.h	/^        static TSC::Time_Stamp _last_activation_time;                       \/\/ global time sta/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:TSC::Time_Stamp
_last_dispatch_time	include/scheduler.h	/^        static TSC::Time_Stamp _last_dispatch_time[Traits<Build>::CPUS];    \/\/ time Stamp of l/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:TSC::Time_Stamp[]
_last_send	include/machine/cortex/engine/m95.h	/^    TSC::Time_Stamp _last_send;$/;"	m	class:M95	typeref:typename:TSC::Time_Stamp
_level	include/utility/spin.h	/^    volatile long _level;$/;"	m	class:Spin	typeref:typename:volatile long
_line	include/machine/display.h	/^    static int _line;$/;"	m	class:Serial_Display	typeref:typename:int
_line	src/machine/common/serial_display.cc	/^int Serial_Display::_line;$/;"	m	class:Serial_Display	typeref:typename:int
_link	include/process.h	/^    Queue::Element _link;$/;"	m	class:Thread	typeref:typename:Queue::Element
_link	include/time.h	/^    Queue::Element _link;$/;"	m	class:Alarm	typeref:typename:Queue::Element
_link	include/utility/binding.h	/^    Element _link;$/;"	m	class:Binding	typeref:typename:Element
_link	include/utility/observer.h	/^    Observed::Element _link;$/;"	m	class:Observer	typeref:typename:Observed::Element
_link	include/utility/observer.h	/^    typename Conditionally_Observed<C>::Element _link;$/;"	m	class:Conditional_Observer	typeref:typename:Conditionally_Observed<C>::Element
_link	include/utility/observer.h	/^    typename Data_Observed<D, C>::Element _link;$/;"	m	class:Data_Observer	typeref:typename:Data_Observed<D,C>::Element
_link	include/utility/observer.h	/^    typename Data_Observed<D, void>::Element _link;$/;"	m	class:Data_Observer	typeref:typename:Data_Observed<D,void>::Element
_link1	include/utility/buffer.h	/^    Element _link1;$/;"	m	class:Buffer	typeref:typename:Element
_link2	include/utility/buffer.h	/^    Element _link2;$/;"	m	class:Buffer	typeref:typename:Element
_list	include/utility/list.h	/^    L _list[Q];$/;"	m	class:Scheduling_Multilist	typeref:typename:L[]
_lock	include/utility/buffer.h	/^    volatile bool _lock;$/;"	m	class:Buffer	typeref:typename:volatile bool
_locked	include/machine/cortex/emote3/emote3_usb.h	/^    static volatile bool _locked;$/;"	m	class:USB_Engine	typeref:typename:volatile bool
_locked	include/synchronizer.h	/^    volatile bool _locked;$/;"	m	class:Mutex	typeref:typename:volatile bool
_locked	include/utility/spin.h	/^    volatile bool _locked;$/;"	m	class:Simple_Spin	typeref:typename:volatile bool
_locked	src/machine/cortex/emote3/emote3_usb.cc	/^volatile bool USB_Engine::_locked = false;$/;"	m	class:USB_Engine	typeref:typename:volatile bool
_log_addr	include/architecture/ia32/ia32_mmu.h	/^        Log_Addr _log_addr;$/;"	m	class:MMU::DMA_Buffer	typeref:typename:Log_Addr
_lr	include/architecture/armv7/armv7_cpu.h	/^        Reg _lr;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_lr	include/architecture/armv8/armv8_cpu.h	/^        Reg _lr;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_m	include/machine/rtc.h	/^        unsigned int _m;$/;"	m	class:RTC_Common::Date	typeref:typename:unsigned int
_macAddrCB_phy	include/machine/pc/pc_e100.h	/^    Phy_Addr _macAddrCB_phy;$/;"	m	class:E100	typeref:typename:Phy_Addr
_magic_number	include/utility/pcap.h	/^        Reg32 _magic_number;   \/\/ magic number$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg32
_map	include/utility/bitmap.h	/^     unsigned int _map[SIZE];$/;"	m	class:Bitmap	typeref:typename:unsigned int[]
_master	include/architecture/ia32/ia32_mmu.h	/^    static Page_Directory * _master;$/;"	m	class:MMU	typeref:typename:Page_Directory *
_master	src/architecture/ia32/ia32_mmu.cc	/^MMU::Page_Directory * MMU::_master;$/;"	m	class:MMU	typeref:typename:MMU::Page_Directory *
_max_packet_ep0	include/machine/cortex/emote3/emote3_usb.h	/^    static const unsigned int _max_packet_ep0 = 32;$/;"	m	class:USB_Engine	typeref:typename:const unsigned int
_max_packet_ep1	include/machine/cortex/emote3/emote3_usb.h	/^    static const unsigned int _max_packet_ep1 = 32;$/;"	m	class:USB_Engine	typeref:typename:const unsigned int
_max_packet_ep2	include/machine/cortex/emote3/emote3_usb.h	/^    static const unsigned int _max_packet_ep2 = 64;$/;"	m	class:USB_Engine	typeref:typename:const unsigned int
_max_packet_ep3	include/machine/cortex/emote3/emote3_usb.h	/^    static const unsigned int _max_packet_ep3 = 128;$/;"	m	class:USB_Engine	typeref:typename:const unsigned int
_max_packet_ep4	include/machine/cortex/emote3/emote3_usb.h	/^    static const unsigned int _max_packet_ep4 = 256;$/;"	m	class:USB_Engine	typeref:typename:const unsigned int
_max_packet_ep5	include/machine/cortex/emote3/emote3_usb.h	/^    static const unsigned int _max_packet_ep5 = 512;$/;"	m	class:USB_Engine	typeref:typename:const unsigned int
_miss_predicted	include/utility/predictor.h	/^    unsigned int _miss_predicted;$/;"	m	class:DBP	typeref:typename:unsigned int
_miss_predicted	include/utility/predictor.h	/^    unsigned int _miss_predicted;$/;"	m	class:LVP	typeref:typename:unsigned int
_mod	include/utility/bignum.h	/^    static const _Word _mod;$/;"	m	class:Bignum	typeref:typename:const _Word
_mod	src/utility/bignum.cc	/^const Bignum<16>::_Word Bignum<16>::_mod = {{ 0xff, 0xff, 0xff, 0xff,$/;"	m	class:Bignum<16>	typeref:typename:__BEGIN_UTIL const Bignum<16>::_Word
_mod	src/utility/bignum.cc	/^const Bignum<17>::_Word Bignum<17>::_mod = {{ 0xfb, 0xff, 0xff, 0xff,$/;"	m	class:Bignum<17>	typeref:typename:const Bignum<17>::_Word
_mode	include/utility/aes.h	/^    Mode _mode;$/;"	m	class:SWAES	typeref:typename:Mode
_model	include/utility/predictor.h	/^    Model _model;$/;"	m	class:DBP	typeref:typename:Model
_model	include/utility/predictor.h	/^    Model _model;$/;"	m	class:Dummy_Predictor	typeref:typename:Model
_model	include/utility/predictor.h	/^    Model _model;$/;"	m	class:LVP	typeref:typename:Model
_network	include/utility/pcap.h	/^        Reg32 _network;        \/\/ data link type$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg32
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Doubly_Linked	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Doubly_Linked_Typed	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Singly_Linked	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Singly_Linked_Grouping	typeref:typename:Element *
_next	include/utility/list.h	/^        Element * _next;$/;"	m	class:List_Elements::Singly_Linked_Ordered	typeref:typename:Element *
_not_booting	include/utility/spin.h	/^    static bool _not_booting;$/;"	m	class:This_Thread	typeref:typename:bool
_not_booting	src/api/thread.cc	/^bool This_Thread::_not_booting;$/;"	m	class:This_Thread	typeref:typename:__BEGIN_UTIL bool
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Doubly_Linked	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Doubly_Linked_Typed	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Pointer	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Ranked	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Singly_Linked	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Singly_Linked_Grouping	typeref:typename:const T *
_object	include/utility/list.h	/^        const T * _object;$/;"	m	class:List_Elements::Singly_Linked_Ordered	typeref:typename:const T *
_observed	include/machine/keyboard.h	/^    static Observed _observed;$/;"	m	class:Serial_Keyboard	typeref:typename:Observed
_observed	include/machine/pc/pc_keyboard.h	/^    static Observed _observed;$/;"	m	class:PS2_Keyboard	typeref:typename:Observed
_observed	src/machine/common/serial_keyboard.cc	/^Observed Serial_Keyboard::_observed;$/;"	m	class:Serial_Keyboard	typeref:typename:__BEGIN_SYS Observed
_observed	src/machine/pc/pc_keyboard.cc	/^Observed PS2_Keyboard::_observed;$/;"	m	class:PS2_Keyboard	typeref:typename:Observed
_observers	include/utility/observer.h	/^    Simple_List<Data_Observer<D, void>> _observers;$/;"	m	class:Data_Observed	typeref:typename:Simple_List<Data_Observer<D,void>>
_observers	include/utility/observer.h	/^    Simple_List<Observer> _observers;$/;"	m	class:Observed	typeref:typename:Simple_List<Observer>
_observers	include/utility/observer.h	/^    Simple_Ordered_List<Conditional_Observer<C>, C> _observers;$/;"	m	class:Conditionally_Observed	typeref:typename:Simple_Ordered_List<Conditional_Observer<C>,C>
_observers	include/utility/observer.h	/^    Simple_Ordered_List<Data_Observer<D, C>, C> _observers;$/;"	m	class:Data_Observed	typeref:typename:Simple_Ordered_List<Data_Observer<D,C>,C>
_offset	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Offset _offset;$/;"	m	class:IEEE802_15_4_Engine::Timer	typeref:typename:Offset
_oif	include/machine/cortex/emote3/emote3_usb.h	/^    static Reg32 _oif;$/;"	m	class:USB_Engine	typeref:typename:Reg32
_oif	src/machine/cortex/emote3/emote3_usb.cc	/^CPU::Reg32 USB_Engine::_oif;$/;"	m	class:USB_Engine	typeref:typename:CPU::Reg32
_orig_len	include/utility/pcap.h	/^        Reg32 _orig_len;       \/\/ actual length of packet$/;"	m	class:PCAP::Packet_Header	typeref:typename:Reg32
_overflow	include/architecture/armv7/armv7_tsc.h	/^    static volatile Time_Stamp _overflow;$/;"	m	class:TSC	typeref:typename:volatile Time_Stamp
_overflow	include/architecture/armv8/armv8_tsc.h	/^    static volatile Time_Stamp _overflow;$/;"	m	class:TSC	typeref:typename:volatile Time_Stamp
_overflow	src/architecture/armv7/armv7_tsc.cc	/^volatile TSC::Time_Stamp TSC::_overflow = 0;$/;"	m	class:TSC	typeref:typename:__BEGIN_SYS volatile TSC::Time_Stamp
_overflow_count	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        int _overflow_count;$/;"	m	class:IEEE802_15_4_Engine::Timer	typeref:typename:int
_owner	include/utility/buffer.h	/^    Owner * _owner;$/;"	m	class:Buffer	typeref:typename:Owner *
_owner	include/utility/spin.h	/^    volatile unsigned long _owner;$/;"	m	class:Spin	typeref:typename:volatile unsigned long
_pad	include/machine/pc/pc_e100.h	/^        Reg32 _pad[1];$/;"	m	struct:i8255x::Rx_Desc	typeref:typename:Reg32[1]
_pad	include/machine/pc/pc_e100.h	/^        Reg32 _pad[3];$/;"	m	struct:i82559ER::Tx_Desc	typeref:typename:Reg32[3]
_padding	include/system/types.h	/^template<> class Padding<16> { short int _padding;     } __attribute__((packed));$/;"	m	class:Padding	typeref:typename:short int
_padding	include/system/types.h	/^template<> class Padding<32> { long int _padding;      } __attribute__((packed));$/;"	m	class:Padding	typeref:typename:long int
_padding	include/system/types.h	/^template<> class Padding<64> { long long int _padding; } __attribute__((packed));$/;"	m	class:Padding	typeref:typename:long long int
_padding	include/system/types.h	/^template<> class Padding<8>  { char _padding;          } __attribute__((packed));$/;"	m	class:Padding	typeref:typename:char
_pc	include/architecture/armv7/armv7_cpu.h	/^        Reg _pc;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_pc	include/architecture/armv8/armv8_cpu.h	/^        Reg _pc;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_pc	include/architecture/rv32/rv32_cpu.h	/^        Reg _pc;      \/\/ pc$/;"	m	class:CPU::Context	typeref:typename:Reg
_pc	include/architecture/rv64/rv64_cpu.h	/^        Reg _pc;      \/\/ pc$/;"	m	class:CPU::Context	typeref:typename:Reg
_pd	include/architecture/ia32/ia32_mmu.h	/^        Page_Directory * _pd;  \/\/ this is a physical address, but operator*() returns a logica/;"	m	class:MMU::Directory	typeref:typename:Page_Directory *
_pd	include/architecture/ia32/ia32_mmu.h	/^        Page_Directory * _pd;$/;"	m	class:MMU::Translation	typeref:typename:Page_Directory *
_periodic	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static bool _periodic;$/;"	m	class:User_Timer_Engine	typeref:typename:bool
_periodic	src/machine/cortex/cortex_timer.cc	/^bool User_Timer_Engine::_periodic;$/;"	m	class:User_Timer_Engine	typeref:typename:bool
_phy_addr	include/architecture/mmu.h	/^        Phy_Addr _phy_addr;$/;"	m	class:No_MMU::Chunk	typeref:typename:Phy_Addr
_phy_io_mem	include/machine/pc/pc_pci.h	/^    static Phy_Addr _phy_io_mem;$/;"	m	class:PCI	typeref:typename:Phy_Addr
_phy_io_mem	src/machine/pc/pc_pci.cc	/^PCI::Phy_Addr PCI::_phy_io_mem;$/;"	m	class:PCI	typeref:typename:__BEGIN_SYS PCI::Phy_Addr
_pin	include/machine/cortex/cortex_gpio.h	/^    Pin _pin;$/;"	m	class:GPIO	typeref:typename:Pin
_pin	include/machine/cortex/emote3/emote3_gpio.h	/^    Pin _pin;$/;"	m	class:GPIO_Engine	typeref:typename:Pin
_pin_mask	include/machine/cortex/emote3/emote3_gpio.h	/^    Pin _pin_mask;$/;"	m	class:GPIO_Engine	typeref:typename:Pin
_pin_mask	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    Pin _pin_mask;$/;"	m	class:GPIO_Engine	typeref:typename:Pin
_pl011	include/machine/cortex/emote3/emote3_uart.h	/^    PL011 * _pl011;$/;"	m	class:UART_Engine	typeref:typename:PL011 *
_pl011	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    PL011 * _pl011;$/;"	m	class:UART_Engine	typeref:typename:PL011 *
_pl011	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    PL011 * _pl011;$/;"	m	class:UART_Engine	typeref:typename:PL011 *
_pl022	include/machine/cortex/emote3/emote3_spi.h	/^    PL022 * _pl022;$/;"	m	class:SPI_Engine	typeref:typename:PL022 *
_port	include/machine/cortex/cortex_gpio.h	/^    Port _port;$/;"	m	class:GPIO	typeref:typename:Port
_port	include/machine/cortex/emote3/emote3_gpio.h	/^    Port _port;$/;"	m	class:GPIO_Engine	typeref:typename:Port
_port	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    Port _port;$/;"	m	class:GPIO_Engine	typeref:typename:Port
_port	include/machine/pc/pc_uart.h	/^    IO_Port _port;$/;"	m	class:NS16550AF	typeref:typename:IO_Port
_preheap	include/system.h	/^    static char _preheap[(Traits<System>::multiheap ? sizeof(Segment) : 0) + sizeof(Heap)];$/;"	m	class:System	typeref:typename:char[]
_preheap	include/system.h	/^    static char _preheap[sizeof(Heap)];$/;"	m	class:Application	typeref:typename:char[]
_preheap	src/system/application_scaffold.cc	/^char Application::_preheap[];$/;"	m	class:Application	typeref:typename:__BEGIN_SYS char[]
_preheap	src/system/system_scaffold.cc	/^char System::_preheap[];$/;"	m	class:System	typeref:typename:char[]
_prev	include/utility/list.h	/^        Element * _prev;$/;"	m	class:List_Elements::Doubly_Linked	typeref:typename:Element *
_prev	include/utility/list.h	/^        Element * _prev;$/;"	m	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:Element *
_prev	include/utility/list.h	/^        Element * _prev;$/;"	m	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:Element *
_prev	include/utility/list.h	/^        Element * _prev;$/;"	m	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:Element *
_prev	include/utility/list.h	/^        Element * _prev;$/;"	m	class:List_Elements::Doubly_Linked_Typed	typeref:typename:Element *
_priority	include/scheduler.h	/^    volatile int _priority;$/;"	m	class:Priority	typeref:typename:volatile int
_private	include/utility/diffie_hellman.h	/^    Private_Key _private;$/;"	m	class:Diffie_Hellman	typeref:typename:Private_Key
_prot	include/network/ethernet.h	/^        Protocol _prot;$/;"	m	class:Ethernet::Header	typeref:typename:Protocol
_psr	include/architecture/armv7/armv7_cpu.h	/^        Reg _psr;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_pstate	include/architecture/armv8/armv8_cpu.h	/^        Reg _pstate;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_pt	include/architecture/ia32/ia32_mmu.h	/^        Page_Table * _pt; \/\/ this is a physical address$/;"	m	class:MMU::Chunk	typeref:typename:Page_Table *
_ptr	include/utility/handler.h	/^    T * _ptr;$/;"	m	class:Functor_Handler	typeref:typename:T *
_pts	include/architecture/ia32/ia32_mmu.h	/^        unsigned int _pts;$/;"	m	class:MMU::Chunk	typeref:typename:unsigned int
_public	include/utility/diffie_hellman.h	/^    Elliptic_Curve_Point _public;$/;"	m	class:Diffie_Hellman	typeref:typename:Elliptic_Curve_Point
_pwrkey	include/machine/cortex/engine/m95.h	/^    GPIO * _pwrkey;$/;"	m	class:M95	typeref:typename:GPIO *
_queue	include/synchronizer.h	/^    Queue _queue;$/;"	m	class:Synchronizer_Common	typeref:typename:Queue
_r	include/utility/poly1305.h	/^    Bignum _r;$/;"	m	class:Poly1305	typeref:typename:Bignum
_r0	include/architecture/armv7/armv7_cpu.h	/^        Reg _r0;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r1	include/architecture/armv7/armv7_cpu.h	/^        Reg _r1;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r10	include/architecture/armv7/armv7_cpu.h	/^        Reg _r10;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r11	include/architecture/armv7/armv7_cpu.h	/^        Reg _r11;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r12	include/architecture/armv7/armv7_cpu.h	/^        Reg _r12;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r2	include/architecture/armv7/armv7_cpu.h	/^        Reg _r2;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r3	include/architecture/armv7/armv7_cpu.h	/^        Reg _r3;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r4	include/architecture/armv7/armv7_cpu.h	/^        Reg _r4;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r5	include/architecture/armv7/armv7_cpu.h	/^        Reg _r5;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r6	include/architecture/armv7/armv7_cpu.h	/^        Reg _r6;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r7	include/architecture/armv7/armv7_cpu.h	/^        Reg _r7;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r8	include/architecture/armv7/armv7_cpu.h	/^        Reg _r8;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_r9	include/architecture/armv7/armv7_cpu.h	/^        Reg _r9;$/;"	m	class:ARMv7::Context	typeref:typename:Reg
_radio_timer	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    CC2538RF::Timer * _radio_timer;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:CC2538RF::Timer *
_rank	include/utility/list.h	/^        R _rank;$/;"	m	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:R
_rank	include/utility/list.h	/^        R _rank;$/;"	m	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:R
_rank	include/utility/list.h	/^        R _rank;$/;"	m	class:List_Elements::Ranked	typeref:typename:R
_rank	include/utility/list.h	/^        R _rank;$/;"	m	class:List_Elements::Singly_Linked_Ordered	typeref:typename:R
_rank	include/utility/list.h	/^    int _rank;$/;"	m	class:List_Element_Rank	typeref:typename:int
_re	include/machine/cortex/emote3/emote3_rs485.h	/^    GPIO _re;$/;"	m	class:RS485_Engine	typeref:typename:GPIO
_ready	include/utility/predictor.h	/^    bool _ready;$/;"	m	class:DBP	typeref:typename:bool
_ready_to_put	include/machine/cortex/emote3/emote3_usb.h	/^    static volatile bool _ready_to_put; \/\/ TODO: isn't it the wrong semantics?$/;"	m	class:USB_Engine	typeref:typename:volatile bool
_ready_to_put	src/machine/cortex/emote3/emote3_usb.cc	/^volatile bool USB_Engine::_ready_to_put = false;$/;"	m	class:USB_Engine	typeref:typename:volatile bool
_ready_to_put_next	include/machine/cortex/emote3/emote3_usb.h	/^    static volatile bool _ready_to_put_next;$/;"	m	class:USB_Engine	typeref:typename:volatile bool
_ready_to_put_next	src/machine/cortex/emote3/emote3_usb.cc	/^volatile bool USB_Engine::_ready_to_put_next = false;$/;"	m	class:USB_Engine	typeref:typename:volatile bool
_reference	include/machine/cortex/emote3/emote3_adc.h	/^    Reference _reference;$/;"	m	class:ADC_Engine	typeref:typename:Reference
_request	include/time.h	/^    static Queue _request;$/;"	m	class:Alarm	typeref:typename:Queue
_request	src/api/alarm.cc	/^Alarm::Queue Alarm::_request;$/;"	m	class:Alarm	typeref:typename:Alarm::Queue
_reset	src/setup/setup_raspberry_pi3.cc	/^void _reset()$/;"	f	typeref:typename:void
_reset	src/setup/setup_realview_pbx.cc	/^void _reset()$/;"	f	typeref:typename:void
_reset	src/setup/setup_zynq.cc	/^void _reset()$/;"	f	typeref:typename:void
_resolution	include/machine/cortex/emote3/emote3_adc.h	/^    Resolution _resolution;$/;"	m	class:ADC_Engine	typeref:typename:Resolution
_retrigger	include/machine/cortex/cortex_timer.h	/^    bool _retrigger;$/;"	m	class:Timer	typeref:typename:bool
_retrigger	include/machine/pc/pc_timer.h	/^    bool _retrigger;$/;"	m	class:Timer	typeref:typename:bool
_retrigger	include/machine/riscv/riscv_timer.h	/^    bool _retrigger;$/;"	m	class:Timer	typeref:typename:bool
_rf	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    CC2538RF * _rf;$/;"	m	class:IEEE802_15_4_Engine	typeref:typename:CC2538RF *
_round_key	include/utility/aes.h	/^    unsigned char _round_key[176];$/;"	m	class:SWAES	typeref:typename:unsigned char[176]
_rx_base_phy	include/machine/pc/pc_rtl8139.h	/^    char * _rx_base_phy;$/;"	m	class:RTL8139	typeref:typename:char *
_rx_buffer	include/machine/pc/pc_e100.h	/^    Buffer * _rx_buffer[RX_BUFS];$/;"	m	class:E100	typeref:typename:Buffer * []
_rx_buffer	include/machine/pc/pc_pcnet32.h	/^    Buffer * _rx_buffer[RX_BUFS];$/;"	m	class:PCNet32	typeref:typename:Buffer * []
_rx_buffer	include/machine/pc/pc_rtl8139.h	/^    char * _rx_buffer;$/;"	m	class:RTL8139	typeref:typename:char *
_rx_bufs	include/machine/cortex/cortex_ieee802_15_4.h	/^    Buffer * _rx_bufs[RX_BUFS];$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:Buffer * []
_rx_cur	include/machine/pc/pc_e100.h	/^    int _rx_cur, _rx_last_el;$/;"	m	class:E100	typeref:typename:int
_rx_cur	include/machine/pc/pc_pcnet32.h	/^    int _rx_cur;$/;"	m	class:PCNet32	typeref:typename:int
_rx_cur_consume	include/machine/cortex/cortex_ieee802_15_4.h	/^    unsigned int _rx_cur_consume;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:unsigned int
_rx_cur_produce	include/machine/cortex/cortex_ieee802_15_4.h	/^    unsigned int _rx_cur_produce;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:unsigned int
_rx_last_el	include/machine/pc/pc_e100.h	/^    int _rx_cur, _rx_last_el;$/;"	m	class:E100	typeref:typename:int
_rx_read	include/machine/pc/pc_rtl8139.h	/^    unsigned int _rx_read = 0; \/\/_rx_cur$/;"	m	class:RTL8139	typeref:typename:unsigned int
_rx_ring	include/machine/pc/pc_e100.h	/^    Rx_Desc * _rx_ring;$/;"	m	class:E100	typeref:typename:Rx_Desc *
_rx_ring	include/machine/pc/pc_pcnet32.h	/^    Rx_Desc * _rx_ring;$/;"	m	class:PCNet32	typeref:typename:Rx_Desc *
_rx_ring_phy	include/machine/pc/pc_e100.h	/^    Phy_Addr _rx_ring_phy;$/;"	m	class:E100	typeref:typename:Phy_Addr
_rx_ring_phy	include/machine/pc/pc_pcnet32.h	/^    Phy_Addr _rx_ring_phy;$/;"	m	class:PCNet32	typeref:typename:Phy_Addr
_rx_ruc_no_more_resources	include/machine/pc/pc_e100.h	/^    volatile unsigned int _rx_ruc_no_more_resources;$/;"	m	class:E100	typeref:typename:volatile unsigned int
_rxd	include/machine/riscv/riscv_spi.h	/^    Reg32 _rxd;$/;"	m	class:SiFive_SPI_Engine	typeref:typename:Reg32
_rxd	include/machine/riscv/riscv_uart.h	/^    Reg32 _rxd;$/;"	m	class:SiFive_UART	typeref:typename:Reg32
_rxd_pending	include/machine/riscv/riscv_spi.h	/^    bool _rxd_pending;$/;"	m	class:SiFive_SPI_Engine	typeref:typename:bool
_rxd_pending	include/machine/riscv/riscv_uart.h	/^    bool _rxd_pending;$/;"	m	class:SiFive_UART	typeref:typename:bool
_s	include/machine/rtc.h	/^        unsigned int _s;$/;"	m	class:RTC_Common::Date	typeref:typename:unsigned int
_scancodes	include/machine/pc/pc_keyboard.h	/^    static Scancode _scancodes[255];$/;"	m	class:PS2_Keyboard	typeref:typename:Scancode[255]
_scancodes	src/machine/pc/pc_keyboard.cc	/^PS2_Keyboard::Scancode PS2_Keyboard::_scancodes[]= {{   0,    0,   0,   0}, \/\/ 00$/;"	m	class:PS2_Keyboard	typeref:typename:PS2_Keyboard::Scancode[]
_scheduler	include/process.h	/^    static Scheduler<Thread> _scheduler;$/;"	m	class:Thread	typeref:typename:Scheduler<Thread>
_scheduler	src/api/thread.cc	/^Scheduler<Thread> Thread::_scheduler;$/;"	m	class:Thread	typeref:typename:Scheduler<Thread>
_seed	include/utility/random.h	/^    static int _seed;$/;"	m	class:Random	typeref:typename:int
_seed	src/utility/random.cc	/^int Random::_seed;$/;"	m	class:Random	typeref:typename:__BEGIN_UTIL int
_segment	include/machine/scratchpad.h	/^    static Segment * _segment;$/;"	m	class:Scratchpad_Base	typeref:typename:Segment *
_segment	src/machine/common/scratchpad_common.cc	/^Segment * Scratchpad_Base::_segment;$/;"	m	class:Scratchpad_Base	typeref:typename:__BEGIN_SYS Segment *
_send_buffer	include/machine/cortex/emote3/emote3_usb.h	/^    static const char * _send_buffer;$/;"	m	class:USB_Engine	typeref:typename:const char *
_send_buffer	src/machine/cortex/emote3/emote3_usb.cc	/^const char * USB_Engine::_send_buffer = reinterpret_cast<const char *>(0);$/;"	m	class:USB_Engine	typeref:typename:__USING_SYS const char *
_send_buffer_size	include/machine/cortex/emote3/emote3_usb.h	/^    static unsigned int _send_buffer_size;$/;"	m	class:USB_Engine	typeref:typename:unsigned int
_send_buffer_size	src/machine/cortex/emote3/emote3_usb.cc	/^unsigned int USB_Engine::_send_buffer_size = 0;$/;"	m	class:USB_Engine	typeref:typename:unsigned int
_setup	src/setup/setup_legacy_pc.cc	/^void _setup(char * bi)$/;"	f	typeref:typename:void
_setup	src/setup/setup_raspberry_pi3.cc	/^void _setup()$/;"	f	typeref:typename:void
_setup	src/setup/setup_realview_pbx.cc	/^void _setup()$/;"	f	typeref:typename:void
_setup	src/setup/setup_sifive_e.cc	/^void _setup() \/\/ supervisor mode$/;"	f	typeref:typename:void
_setup	src/setup/setup_sifive_u.cc	/^void _setup() \/\/ supervisor mode$/;"	f	typeref:typename:void
_setup	src/setup/setup_visionfive2.cc	/^void _setup() \/\/ supervisor mode$/;"	f	typeref:typename:void
_setup	src/setup/setup_zynq.cc	/^void _setup()$/;"	f	typeref:typename:void
_shadow	include/utility/buffer.h	/^    Shadow * _shadow;$/;"	m	class:Buffer	typeref:typename:Shadow *
_show_pt	include/architecture/ia32/ia32_mmu.h	/^        bool _show_pt;$/;"	m	class:MMU::Translation	typeref:typename:bool
_si	include/system.h	/^    static System_Info * _si;$/;"	m	class:System	typeref:typename:System_Info *
_si	src/system/system_scaffold.cc	/^System_Info * System::_si = (Memory_Map::SYS_INFO != Memory_Map::NOT_USED) ? reinterpret_cast<Sy/;"	m	class:System	typeref:typename:System_Info *
_sigfigs	include/utility/pcap.h	/^        Reg32 _sigfigs;        \/\/ accuracy of timestamps$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg32
_size	include/machine/mifare.h	/^        Reg8 _size;$/;"	m	class:MIFARE::UID	typeref:typename:Reg8
_size	include/utility/buffer.h	/^    unsigned int _size;$/;"	m	class:Buffer	typeref:typename:unsigned int
_size	include/utility/buffer.h	/^    unsigned int _size;$/;"	m	class:Circular_Buffer	typeref:typename:unsigned int
_size	include/utility/list.h	/^        unsigned long _size;$/;"	m	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:unsigned long
_size	include/utility/list.h	/^        unsigned long _size;$/;"	m	class:List_Elements::Singly_Linked_Grouping	typeref:typename:unsigned long
_size	include/utility/list.h	/^    unsigned long _size;$/;"	m	class:List	typeref:typename:unsigned long
_size	include/utility/list.h	/^    unsigned long _size;$/;"	m	class:Simple_List	typeref:typename:unsigned long
_size	include/utility/vector.h	/^    unsigned int _size;$/;"	m	class:Vector	typeref:typename:unsigned int
_snaplen	include/utility/pcap.h	/^        Reg32 _snaplen;        \/\/ max length of captured packets, in octets$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg32
_space	include/utility/predictor.h	/^        Space _space;$/;"	m	class:Predictor_Common::Spatial	typeref:typename:Space
_spi	include/machine/riscv/riscv_spi.h	/^    SiFive_SPI * _spi;$/;"	m	class:SiFive_SPI_Engine	typeref:typename:SiFive_SPI *
_src	include/network/ethernet.h	/^        Address _src;$/;"	m	class:Ethernet::Header	typeref:typename:Address
_st	include/architecture/rv32/rv32_cpu.h	/^        Reg _st;      \/\/ [m|s]status$/;"	m	class:CPU::Context	typeref:typename:Reg
_st	include/architecture/rv64/rv64_cpu.h	/^        Reg _st;      \/\/ [m|s]status$/;"	m	class:CPU::Context	typeref:typename:Reg
_stack	include/process.h	/^    char * _stack;$/;"	m	class:Thread	typeref:typename:char *
_start	include/time.h	/^    Time_Stamp _start;$/;"	m	class:Alarm_Chronometer	typeref:typename:Time_Stamp
_start	include/time.h	/^    Time_Stamp _start;$/;"	m	class:TSC_Chronometer	typeref:typename:Time_Stamp
_state	include/machine/cortex/emote3/emote3_usb.h	/^    static volatile USB_2_0::STATE _state;$/;"	m	class:USB_Engine	typeref:typename:volatile USB_2_0::STATE
_state	include/process.h	/^    volatile State _state;$/;"	m	class:Thread	typeref:typename:volatile State
_state	include/utility/aes.h	/^    State * _state;$/;"	m	class:SWAES	typeref:typename:State *
_state	src/machine/cortex/emote3/emote3_usb.cc	/^volatile USB_2_0::STATE USB_Engine::_state;$/;"	m	class:USB_Engine	typeref:typename:volatile USB_2_0::STATE
_statistics	include/machine/cortex/cortex_ethernet.h	/^    Statistics _statistics;$/;"	m	class:Ethernet_NIC	typeref:typename:Statistics
_statistics	include/machine/cortex/cortex_ieee802_15_4.h	/^    Statistics _statistics;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:Statistics
_statistics	include/machine/cortex/engine/m95.h	/^    Statistics _statistics;$/;"	m	class:M95	typeref:typename:Statistics
_statistics	include/machine/pc/pc_e100.h	/^    Ethernet::Statistics _statistics;$/;"	m	class:i8255x	typeref:typename:Ethernet::Statistics
_statistics	include/machine/pc/pc_e100.h	/^    Statistics _statistics;$/;"	m	class:E100	typeref:typename:Statistics
_statistics	include/machine/pc/pc_pcnet32.h	/^    Statistics _statistics;$/;"	m	class:PCNet32	typeref:typename:Statistics
_statistics	include/machine/pc/pc_rtl8139.h	/^    Statistics _statistics;$/;"	m	class:RTL8139	typeref:typename:Statistics
_statistics	include/scheduler.h	/^    Statistics _statistics;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:Statistics
_status	include/machine/cortex/engine/m95.h	/^    GPIO * _status;$/;"	m	class:M95	typeref:typename:GPIO *
_status	include/machine/engine/cm1101.h	/^    char _status;$/;"	m	class:CM1101	typeref:typename:char
_status	include/machine/pc/pc_keyboard.h	/^    static unsigned int _status;$/;"	m	class:PS2_Keyboard	typeref:typename:unsigned int
_status	src/machine/pc/pc_keyboard.cc	/^unsigned int PS2_Keyboard::_status;$/;"	m	class:PS2_Keyboard	typeref:typename:__BEGIN_SYS unsigned int
_stop	include/time.h	/^    Time_Stamp _stop;$/;"	m	class:Alarm_Chronometer	typeref:typename:Time_Stamp
_stop	include/time.h	/^    Time_Stamp _stop;$/;"	m	class:TSC_Chronometer	typeref:typename:Time_Stamp
_synonyms	include/utility/hash.h	/^    Simple_Ordered_List<T, Key, Element> _synonyms;$/;"	m	class:Simple_Hash	typeref:typename:Simple_Ordered_List<T,Key,Element>
_t0	include/utility/predictor.h	/^        Time _t0;$/;"	m	class:Predictor_Common::Linear	typeref:typename:Time
_table	include/utility/hash.h	/^    List _table[SIZE];$/;"	m	class:Hash	typeref:typename:List[]
_tail	include/utility/buffer.h	/^    unsigned int _tail;$/;"	m	class:Circular_Buffer	typeref:typename:unsigned int
_tail	include/utility/list.h	/^    Element * _tail;$/;"	m	class:List	typeref:typename:Element *
_tail	include/utility/list.h	/^    Element * _tail;$/;"	m	class:Simple_List	typeref:typename:Element *
_temperature	include/machine/engine/cm1101.h	/^    int _temperature;$/;"	m	class:CM1101	typeref:typename:int
_thiszone	include/utility/pcap.h	/^        Reg32 _thiszone;       \/\/ GMT to local correction$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg32
_thread_count	include/process.h	/^    static volatile unsigned int _thread_count;$/;"	m	class:Thread	typeref:typename:volatile unsigned int
_thread_count	src/api/thread.cc	/^volatile unsigned int Thread::_thread_count;$/;"	m	class:Thread	typeref:typename:__END_UTIL __BEGIN_SYS volatile unsigned int
_ticks	include/time.h	/^    Tick _ticks;$/;"	m	class:Alarm	typeref:typename:Tick
_time	include/system/types.h	/^    Time_Base _time;$/;"	m	class:Microsecond	typeref:typename:Time_Base
_time	include/system/types.h	/^    Time_Base _time;$/;"	m	class:Milisecond	typeref:typename:Time_Base
_time	include/system/types.h	/^    Time_Base _time;$/;"	m	class:Second	typeref:typename:Time_Base
_time	include/time.h	/^    Microsecond _time;$/;"	m	class:Alarm	typeref:typename:Microsecond
_time	include/time.h	/^    Microsecond _time;$/;"	m	class:Delay	typeref:typename:Microsecond
_time	include/utility/predictor.h	/^        Time _time;$/;"	m	class:Predictor_Common::Record	typeref:typename:Time
_timer	include/machine/cortex/cortex_pwm.h	/^    User_Timer * _timer;$/;"	m	class:PWM	typeref:typename:User_Timer *
_timer	include/machine/cortex/emote3/emote3_pwm.h	/^    User_Timer * _timer;$/;"	m	class:PWM	typeref:typename:User_Timer *
_timer	include/process.h	/^    static Scheduler_Timer * _timer;$/;"	m	class:Thread	typeref:typename:Scheduler_Timer *
_timer	include/time.h	/^    static Alarm_Timer * _timer;$/;"	m	class:Alarm	typeref:typename:Alarm_Timer *
_timer	src/api/alarm.cc	/^Alarm_Timer * Alarm::_timer;$/;"	m	class:Alarm	typeref:typename:__BEGIN_SYS Alarm_Timer *
_timer	src/api/thread.cc	/^Scheduler_Timer * Thread::_timer;$/;"	m	class:Thread	typeref:typename:Scheduler_Timer *
_times	include/time.h	/^    unsigned int _times;$/;"	m	class:Alarm	typeref:typename:unsigned int
_to	include/architecture/ia32/ia32_mmu.h	/^        unsigned int _to;$/;"	m	class:MMU::Chunk	typeref:typename:unsigned int
_ts_sec	include/utility/pcap.h	/^        Reg32 _ts_sec;         \/\/ timestamp seconds$/;"	m	class:PCAP::Packet_Header	typeref:typename:Reg32
_ts_usec	include/utility/pcap.h	/^        Reg32 _ts_usec;        \/\/ timestamp microseconds$/;"	m	class:PCAP::Packet_Header	typeref:typename:Reg32
_tx_base_phy	include/machine/pc/pc_rtl8139.h	/^    char * _tx_base_phy[TX_BUFS];$/;"	m	class:RTL8139	typeref:typename:char * []
_tx_buffer	include/machine/pc/pc_e100.h	/^    Buffer * _tx_buffer[TX_BUFS];$/;"	m	class:E100	typeref:typename:Buffer * []
_tx_buffer	include/machine/pc/pc_pcnet32.h	/^    Buffer * _tx_buffer[TX_BUFS];$/;"	m	class:PCNet32	typeref:typename:Buffer * []
_tx_buffer	include/machine/pc/pc_rtl8139.h	/^    Buffer * _tx_buffer[TX_BUFS];$/;"	m	class:RTL8139	typeref:typename:Buffer * []
_tx_buffer_prev	include/machine/pc/pc_e100.h	/^    Ethernet::Buffer * _tx_buffer_prev; \/\/ Previously transmitted buffer$/;"	m	class:i8255x	typeref:typename:Ethernet::Buffer *
_tx_cuc_suspended	include/machine/pc/pc_e100.h	/^    volatile unsigned int _tx_cuc_suspended;$/;"	m	class:i8255x	typeref:typename:volatile unsigned int
_tx_cur	include/machine/pc/pc_e100.h	/^    int _tx_cur, _tx_prev;$/;"	m	class:E100	typeref:typename:int
_tx_cur	include/machine/pc/pc_pcnet32.h	/^    int _tx_cur;$/;"	m	class:PCNet32	typeref:typename:int
_tx_cur	include/machine/pc/pc_rtl8139.h	/^    volatile unsigned char _tx_cur = 0; \/\/ What descriptor is the CPU using?$/;"	m	class:RTL8139	typeref:typename:volatile unsigned char
_tx_cur_nic	include/machine/pc/pc_rtl8139.h	/^    volatile unsigned char _tx_cur_nic = 0; \/\/ What descriptor is the NIC using?$/;"	m	class:RTL8139	typeref:typename:volatile unsigned char
_tx_frames_sent	include/machine/pc/pc_e100.h	/^    unsigned int _tx_frames_sent;$/;"	m	class:E100	typeref:typename:unsigned int
_tx_prev	include/machine/pc/pc_e100.h	/^    int _tx_cur, _tx_prev;$/;"	m	class:E100	typeref:typename:int
_tx_ring	include/machine/pc/pc_e100.h	/^    Tx_Desc * _tx_ring;$/;"	m	class:E100	typeref:typename:Tx_Desc *
_tx_ring	include/machine/pc/pc_pcnet32.h	/^    Tx_Desc * _tx_ring;$/;"	m	class:PCNet32	typeref:typename:Tx_Desc *
_tx_ring_phy	include/machine/pc/pc_e100.h	/^    Phy_Addr _tx_ring_phy;$/;"	m	class:E100	typeref:typename:Phy_Addr
_tx_ring_phy	include/machine/pc/pc_pcnet32.h	/^    Phy_Addr _tx_ring_phy;$/;"	m	class:PCNet32	typeref:typename:Phy_Addr
_type	include/machine/mifare.h	/^        Key_Type _type;$/;"	m	class:MIFARE::Key	typeref:typename:Key_Type
_type	include/utility/list.h	/^        R _type;$/;"	m	class:List_Elements::Doubly_Linked_Typed	typeref:typename:R
_type	include/utility/predictor.h	/^        unsigned char _type;$/;"	m	class:Predictor_Common::Model	typeref:typename:unsigned char
_type	include/utility/predictor.h	/^    Predictor_Type _type;$/;"	m	class:Predictor_Common::Model	typeref:typename:Predictor_Type
_uart	include/machine/cortex/engine/m95.h	/^    UART * _uart;$/;"	m	class:M95	typeref:typename:UART *
_uart	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    BCM_UART * _uart;$/;"	m	class:UART_Engine	typeref:typename:BCM_UART *
_uart	include/machine/cortex/zynq/zynq_uart.h	/^    Zynq_UART_Engine * _uart;$/;"	m	class:UART_Engine	typeref:typename:Zynq_UART_Engine *
_uart	include/machine/engine/cm1101.h	/^    UART * _uart;$/;"	m	class:CM1101	typeref:typename:UART *
_uid_sak	include/machine/mifare.h	/^        Reg8 _uid_sak[SIZE_MAX + 1];$/;"	m	class:MIFARE::UID	typeref:typename:Reg8[]
_unit	include/machine/cortex/emote3/emote3_spi.h	/^    unsigned int _unit;$/;"	m	class:SPI_Engine	typeref:typename:unsigned int
_unit	include/machine/cortex/emote3/emote3_timer.h	/^    unsigned int _unit;$/;"	m	class:User_Timer_Engine	typeref:typename:unsigned int
_unit	include/machine/cortex/emote3/emote3_uart.h	/^    unsigned int _unit;$/;"	m	class:UART_Engine	typeref:typename:unsigned int
_unit	include/machine/cortex/engine/m95.h	/^    unsigned int _unit;$/;"	m	class:M95	typeref:typename:unsigned int
_unit	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    unsigned int _unit;$/;"	m	class:UART_Engine	typeref:typename:unsigned int
_unit	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    unsigned int _unit;$/;"	m	class:UART_Engine	typeref:typename:unsigned int
_unit	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    unsigned int _unit;$/;"	m	class:UART_Engine	typeref:typename:unsigned int
_unit	include/machine/cortex/zynq/zynq_uart.h	/^    unsigned int _unit;$/;"	m	class:UART_Engine	typeref:typename:unsigned int
_unit	include/machine/riscv/riscv_spi.h	/^    unsigned int _unit;$/;"	m	class:SPI	typeref:typename:unsigned int
_value	include/synchronizer.h	/^    volatile long _value;$/;"	m	class:Semaphore	typeref:typename:volatile long
_value	include/system/meta.h	/^    T1 _value;$/;"	m	class:Native_Wrapper	typeref:typename:T1
_value	include/utility/predictor.h	/^        Value _value;$/;"	m	class:Predictor_Common::Constant	typeref:typename:Value
_value	include/utility/predictor.h	/^        Value _value;$/;"	m	class:Predictor_Common::Record	typeref:typename:Value
_vector	include/utility/hash.h	/^    Vector<T, SIZE, Element> _vector;$/;"	m	class:Simple_Hash	typeref:typename:Vector<T,SIZE,Element>
_vector	include/utility/vector.h	/^    Element * _vector[N_ELEMENTS];$/;"	m	class:Vector	typeref:typename:Element * []
_vector_table	src/setup/setup_emote3.cc	/^    CPU::ISR * const _vector_table[] __attribute__ ((used, section(".init"))) = {$/;"	v	typeref:typename:CPU::ISR * const[]
_vector_table	src/setup/setup_lm3s811.cc	/^    CPU::ISR * const _vector_table[] __attribute__ ((used, section(".init"))) = {$/;"	v	typeref:typename:CPU::ISR * const[]
_vector_table	src/setup/setup_raspberry_pi3.cc	/^void _vector_table()$/;"	f	typeref:typename:void
_version	include/machine/engine/cm1101.h	/^    unsigned int _version;$/;"	m	class:CM1101	typeref:typename:unsigned int
_version_major	include/utility/pcap.h	/^        Reg16 _version_major;  \/\/ major version number$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg16
_version_minor	include/utility/pcap.h	/^        Reg16 _version_minor;  \/\/ minor version number$/;"	m	class:PCAP::Global_Header	typeref:typename:Reg16
_waiting	include/process.h	/^    Queue * _waiting;$/;"	m	class:Thread	typeref:typename:Queue *
_x0	include/architecture/armv8/armv8_cpu.h	/^        Reg _x0;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x1	include/architecture/armv8/armv8_cpu.h	/^        Reg _x1;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x1	include/architecture/rv32/rv32_cpu.h	/^        Reg _x1;      \/\/ ra, ABI Link Register$/;"	m	class:CPU::Context	typeref:typename:Reg
_x1	include/architecture/rv64/rv64_cpu.h	/^        Reg _x1;      \/\/ ra, ABI Link Register$/;"	m	class:CPU::Context	typeref:typename:Reg
_x10	include/architecture/armv8/armv8_cpu.h	/^        Reg _x10;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x10	include/architecture/rv32/rv32_cpu.h	/^        Reg _x10;     \/\/ a0$/;"	m	class:CPU::Context	typeref:typename:Reg
_x10	include/architecture/rv64/rv64_cpu.h	/^        Reg _x10;     \/\/ a0$/;"	m	class:CPU::Context	typeref:typename:Reg
_x11	include/architecture/armv8/armv8_cpu.h	/^        Reg _x11;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x11	include/architecture/rv32/rv32_cpu.h	/^        Reg _x11;     \/\/ a1$/;"	m	class:CPU::Context	typeref:typename:Reg
_x11	include/architecture/rv64/rv64_cpu.h	/^        Reg _x11;     \/\/ a1$/;"	m	class:CPU::Context	typeref:typename:Reg
_x12	include/architecture/armv8/armv8_cpu.h	/^        Reg _x12;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x12	include/architecture/rv32/rv32_cpu.h	/^        Reg _x12;     \/\/ a2$/;"	m	class:CPU::Context	typeref:typename:Reg
_x12	include/architecture/rv64/rv64_cpu.h	/^        Reg _x12;     \/\/ a2$/;"	m	class:CPU::Context	typeref:typename:Reg
_x13	include/architecture/armv8/armv8_cpu.h	/^        Reg _x13;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x13	include/architecture/rv32/rv32_cpu.h	/^        Reg _x13;     \/\/ a3$/;"	m	class:CPU::Context	typeref:typename:Reg
_x13	include/architecture/rv64/rv64_cpu.h	/^        Reg _x13;     \/\/ a3$/;"	m	class:CPU::Context	typeref:typename:Reg
_x14	include/architecture/armv8/armv8_cpu.h	/^        Reg _x14;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x14	include/architecture/rv32/rv32_cpu.h	/^        Reg _x14;     \/\/ a4$/;"	m	class:CPU::Context	typeref:typename:Reg
_x14	include/architecture/rv64/rv64_cpu.h	/^        Reg _x14;     \/\/ a4$/;"	m	class:CPU::Context	typeref:typename:Reg
_x15	include/architecture/armv8/armv8_cpu.h	/^        Reg _x15;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x15	include/architecture/rv32/rv32_cpu.h	/^        Reg _x15;     \/\/ a5$/;"	m	class:CPU::Context	typeref:typename:Reg
_x15	include/architecture/rv64/rv64_cpu.h	/^        Reg _x15;     \/\/ a5$/;"	m	class:CPU::Context	typeref:typename:Reg
_x16	include/architecture/armv8/armv8_cpu.h	/^        Reg _x16; \/\/ intra-procedure-call temporary register 0$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x16	include/architecture/rv32/rv32_cpu.h	/^        Reg _x16;     \/\/ a6$/;"	m	class:CPU::Context	typeref:typename:Reg
_x16	include/architecture/rv64/rv64_cpu.h	/^        Reg _x16;     \/\/ a6$/;"	m	class:CPU::Context	typeref:typename:Reg
_x17	include/architecture/armv8/armv8_cpu.h	/^        Reg _x17; \/\/ intra-procedure-call temporary register 1$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x17	include/architecture/rv32/rv32_cpu.h	/^        Reg _x17;     \/\/ a7$/;"	m	class:CPU::Context	typeref:typename:Reg
_x17	include/architecture/rv64/rv64_cpu.h	/^        Reg _x17;     \/\/ a7$/;"	m	class:CPU::Context	typeref:typename:Reg
_x18	include/architecture/armv8/armv8_cpu.h	/^        Reg _x18;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x18	include/architecture/rv32/rv32_cpu.h	/^        Reg _x18;     \/\/ s2$/;"	m	class:CPU::Context	typeref:typename:Reg
_x18	include/architecture/rv64/rv64_cpu.h	/^        Reg _x18;     \/\/ s2$/;"	m	class:CPU::Context	typeref:typename:Reg
_x19	include/architecture/armv8/armv8_cpu.h	/^        Reg _x19;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x19	include/architecture/rv32/rv32_cpu.h	/^        Reg _x19;     \/\/ s3$/;"	m	class:CPU::Context	typeref:typename:Reg
_x19	include/architecture/rv64/rv64_cpu.h	/^        Reg _x19;     \/\/ s3$/;"	m	class:CPU::Context	typeref:typename:Reg
_x2	include/architecture/armv8/armv8_cpu.h	/^        Reg _x2;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x20	include/architecture/armv8/armv8_cpu.h	/^        Reg _x20;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x20	include/architecture/rv32/rv32_cpu.h	/^        Reg _x20;     \/\/ s4$/;"	m	class:CPU::Context	typeref:typename:Reg
_x20	include/architecture/rv64/rv64_cpu.h	/^        Reg _x20;     \/\/ s4$/;"	m	class:CPU::Context	typeref:typename:Reg
_x21	include/architecture/armv8/armv8_cpu.h	/^        Reg _x21;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x21	include/architecture/rv32/rv32_cpu.h	/^        Reg _x21;     \/\/ s5$/;"	m	class:CPU::Context	typeref:typename:Reg
_x21	include/architecture/rv64/rv64_cpu.h	/^        Reg _x21;     \/\/ s5$/;"	m	class:CPU::Context	typeref:typename:Reg
_x22	include/architecture/armv8/armv8_cpu.h	/^        Reg _x22;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x22	include/architecture/rv32/rv32_cpu.h	/^        Reg _x22;     \/\/ s6$/;"	m	class:CPU::Context	typeref:typename:Reg
_x22	include/architecture/rv64/rv64_cpu.h	/^        Reg _x22;     \/\/ s6$/;"	m	class:CPU::Context	typeref:typename:Reg
_x23	include/architecture/armv8/armv8_cpu.h	/^        Reg _x23;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x23	include/architecture/rv32/rv32_cpu.h	/^        Reg _x23;     \/\/ s7$/;"	m	class:CPU::Context	typeref:typename:Reg
_x23	include/architecture/rv64/rv64_cpu.h	/^        Reg _x23;     \/\/ s7$/;"	m	class:CPU::Context	typeref:typename:Reg
_x24	include/architecture/armv8/armv8_cpu.h	/^        Reg _x24;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x24	include/architecture/rv32/rv32_cpu.h	/^        Reg _x24;     \/\/ s8$/;"	m	class:CPU::Context	typeref:typename:Reg
_x24	include/architecture/rv64/rv64_cpu.h	/^        Reg _x24;     \/\/ s8$/;"	m	class:CPU::Context	typeref:typename:Reg
_x25	include/architecture/armv8/armv8_cpu.h	/^        Reg _x25;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x25	include/architecture/rv32/rv32_cpu.h	/^        Reg _x25;     \/\/ s9$/;"	m	class:CPU::Context	typeref:typename:Reg
_x25	include/architecture/rv64/rv64_cpu.h	/^        Reg _x25;     \/\/ s9$/;"	m	class:CPU::Context	typeref:typename:Reg
_x26	include/architecture/armv8/armv8_cpu.h	/^        Reg _x26;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x26	include/architecture/rv32/rv32_cpu.h	/^        Reg _x26;     \/\/ s10$/;"	m	class:CPU::Context	typeref:typename:Reg
_x26	include/architecture/rv64/rv64_cpu.h	/^        Reg _x26;     \/\/ s10$/;"	m	class:CPU::Context	typeref:typename:Reg
_x27	include/architecture/armv8/armv8_cpu.h	/^        Reg _x27;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x27	include/architecture/rv32/rv32_cpu.h	/^        Reg _x27;     \/\/ s11$/;"	m	class:CPU::Context	typeref:typename:Reg
_x27	include/architecture/rv64/rv64_cpu.h	/^        Reg _x27;     \/\/ s11$/;"	m	class:CPU::Context	typeref:typename:Reg
_x28	include/architecture/armv8/armv8_cpu.h	/^        Reg _x28;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x28	include/architecture/rv32/rv32_cpu.h	/^        Reg _x28;     \/\/ t3$/;"	m	class:CPU::Context	typeref:typename:Reg
_x28	include/architecture/rv64/rv64_cpu.h	/^        Reg _x28;     \/\/ t3$/;"	m	class:CPU::Context	typeref:typename:Reg
_x29	include/architecture/armv8/armv8_cpu.h	/^        Reg _x29;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x29	include/architecture/rv32/rv32_cpu.h	/^        Reg _x29;     \/\/ t4$/;"	m	class:CPU::Context	typeref:typename:Reg
_x29	include/architecture/rv64/rv64_cpu.h	/^        Reg _x29;     \/\/ t4$/;"	m	class:CPU::Context	typeref:typename:Reg
_x3	include/architecture/armv8/armv8_cpu.h	/^        Reg _x3;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x30	include/architecture/rv32/rv32_cpu.h	/^        Reg _x30;     \/\/ t5$/;"	m	class:CPU::Context	typeref:typename:Reg
_x30	include/architecture/rv64/rv64_cpu.h	/^        Reg _x30;     \/\/ t5$/;"	m	class:CPU::Context	typeref:typename:Reg
_x31	include/architecture/rv32/rv32_cpu.h	/^        Reg _x31;     \/\/ t6$/;"	m	class:CPU::Context	typeref:typename:Reg
_x31	include/architecture/rv64/rv64_cpu.h	/^        Reg _x31;     \/\/ t6$/;"	m	class:CPU::Context	typeref:typename:Reg
_x4	include/architecture/armv8/armv8_cpu.h	/^        Reg _x4;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x5	include/architecture/armv8/armv8_cpu.h	/^        Reg _x5;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x5	include/architecture/rv32/rv32_cpu.h	/^        Reg _x5;      \/\/ t0$/;"	m	class:CPU::Context	typeref:typename:Reg
_x5	include/architecture/rv64/rv64_cpu.h	/^        Reg _x5;      \/\/ t0$/;"	m	class:CPU::Context	typeref:typename:Reg
_x6	include/architecture/armv8/armv8_cpu.h	/^        Reg _x6;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x6	include/architecture/rv32/rv32_cpu.h	/^        Reg _x6;      \/\/ t1$/;"	m	class:CPU::Context	typeref:typename:Reg
_x6	include/architecture/rv64/rv64_cpu.h	/^        Reg _x6;      \/\/ t1$/;"	m	class:CPU::Context	typeref:typename:Reg
_x7	include/architecture/armv8/armv8_cpu.h	/^        Reg _x7;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x7	include/architecture/rv32/rv32_cpu.h	/^        Reg _x7;      \/\/ t2$/;"	m	class:CPU::Context	typeref:typename:Reg
_x7	include/architecture/rv64/rv64_cpu.h	/^        Reg _x7;      \/\/ t2$/;"	m	class:CPU::Context	typeref:typename:Reg
_x8	include/architecture/armv8/armv8_cpu.h	/^        Reg _x8;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x8	include/architecture/rv32/rv32_cpu.h	/^        Reg _x8;      \/\/ s0$/;"	m	class:CPU::Context	typeref:typename:Reg
_x8	include/architecture/rv64/rv64_cpu.h	/^        Reg _x8;      \/\/ s0$/;"	m	class:CPU::Context	typeref:typename:Reg
_x9	include/architecture/armv8/armv8_cpu.h	/^        Reg _x9;$/;"	m	class:ARMv8_A::Context	typeref:typename:Reg
_x9	include/architecture/rv32/rv32_cpu.h	/^        Reg _x9;      \/\/ s1$/;"	m	class:CPU::Context	typeref:typename:Reg
_x9	include/architecture/rv64/rv64_cpu.h	/^        Reg _x9;      \/\/ s1$/;"	m	class:CPU::Context	typeref:typename:Reg
a	include/utility/binding.h	/^    A * a() { return _a; }$/;"	f	class:Binding	typeref:typename:A *
a	include/utility/predictor.h	/^        Value a() const { return _a; }$/;"	f	class:Predictor_Common::Linear	typeref:typename:Value
a	include/utility/predictor.h	/^        void a(const Value & a)  { _a = a; }$/;"	f	class:Predictor_Common::Linear	typeref:typename:void
a0	include/architecture/rv32/rv32_cpu.h	/^    static Reg  a0() { Reg r; ASM("mv %0, a0" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Reg
a0	include/architecture/rv32/rv32_cpu.h	/^    static void a0(Reg r) {   ASM("mv a0, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
a0	include/architecture/rv64/rv64_cpu.h	/^    static Reg  a0() { Reg r; ASM("mv %0, a0" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Reg
a0	include/architecture/rv64/rv64_cpu.h	/^    static void a0(Reg r) {   ASM("mv a0, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
a1	include/architecture/rv32/rv32_cpu.h	/^    static Reg  a1() { Reg r; ASM("mv %0, a1" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Reg
a1	include/architecture/rv32/rv32_cpu.h	/^    static void a1(Reg r) {   ASM("mv a1, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
a1	include/architecture/rv64/rv64_cpu.h	/^    static Reg  a1() { Reg r; ASM("mv %0, a1" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Reg
a1	include/architecture/rv64/rv64_cpu.h	/^    static void a1(Reg r) {   ASM("mv a1, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
abs	include/utility/math.h	/^constexpr T abs(T x)$/;"	f	namespace:Math	typeref:typename:T
absolute_error	include/utility/predictor.h	/^        Value absolute_error;$/;"	m	struct:DBP::Configuration	typeref:typename:Value
absolute_error	include/utility/predictor.h	/^        Value absolute_error;$/;"	m	struct:LVP::Configuration	typeref:typename:Value
accelerometer_config	include/machine/engine/lsm330.h	/^    void accelerometer_config() {$/;"	f	class:LSM330	typeref:typename:void
accelerometer_x	include/machine/engine/lsm330.h	/^    float accelerometer_x() { \/\/ in g$/;"	f	class:LSM330	typeref:typename:float
accelerometer_y	include/machine/engine/lsm330.h	/^    float accelerometer_y() { \/\/ in g$/;"	f	class:LSM330	typeref:typename:float
accelerometer_z	include/machine/engine/lsm330.h	/^    float accelerometer_z() { \/\/ in g$/;"	f	class:LSM330	typeref:typename:float
accuracy	include/architecture/armv7/armv7_tsc.h	/^    static PPB accuracy() { return ACCURACY; }$/;"	f	class:TSC	typeref:typename:PPB
accuracy	include/architecture/armv8/armv8_tsc.h	/^    static PPB accuracy() { return ACCURACY; }$/;"	f	class:TSC	typeref:typename:PPB
accuracy	include/architecture/ia32/ia32_tsc.h	/^    static PPB accuracy() { return 50; }$/;"	f	class:TSC	typeref:typename:PPB
accuracy	include/architecture/rv32/rv32_tsc.h	/^    static PPB accuracy() { return ACCURACY; }$/;"	f	class:TSC	typeref:typename:PPB
accuracy	include/architecture/rv64/rv64_tsc.h	/^    static PPB accuracy() { return ACCURACY; }$/;"	f	class:TSC	typeref:typename:PPB
accuracy	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        constexpr PPB accuracy() const { return ACCURACY; }$/;"	f	class:CC2538RF::Timer	typeref:typename:PPB
acquire	include/utility/spin.h	/^    void acquire() {$/;"	f	class:Simple_Spin	typeref:typename:void
acquire	include/utility/spin.h	/^    void acquire() {$/;"	f	class:Spin	typeref:typename:void
activate	include/architecture/ia32/ia32_mmu.h	/^        void activate() const { MMU::pd(_pd); }$/;"	f	class:MMU::Directory	typeref:typename:void
activate	include/architecture/mmu.h	/^        void activate() {}$/;"	f	class:No_MMU::Directory	typeref:typename:void
actlr	include/architecture/armv7/armv7_cpu.h	/^    static Reg  actlr() { Reg r; ASM("mrc p15, 0, %0, c1, c0, 1" : "=r"(r)); return r; }$/;"	f	class:ARMv7	typeref:typename:Reg
actlr	include/architecture/armv7/armv7_cpu.h	/^    static void actlr(Reg r) {   ASM("mcr p15, 0, %0, c1, c0, 1" : : "r"(r) : "r0"); }$/;"	f	class:ARMv7	typeref:typename:void
actlr	include/architecture/armv8/armv8_cpu.h	/^    static Reg  actlr() { Reg r; ASM("mrs %0, actlr_el1" :  "=r"(r)); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
actlr	include/architecture/armv8/armv8_cpu.h	/^    static void actlr(Reg r) {   ASM("msr actlr_el1, %0" : : "r"(r) : "r0"); }$/;"	f	class:ARMv8_A	typeref:typename:void
actual_count	include/machine/pc/pc_e100.h	/^        volatile Reg16 actual_count;$/;"	m	struct:i8255x::Rx_Desc	typeref:typename:volatile Reg16
adaptive_ifs	include/machine/pc/pc_e100.h	/^    \/*2*\/   Reg8 adaptive_ifs;$/;"	m	struct:i8255x::config	typeref:typename:Reg8
adc	include/machine/cortex/emote3/emote3_adc.h	/^    volatile Reg32 & adc(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:CC2538_ADC	typeref:typename:volatile Reg32 &
add_boot_map	tools/eposmkbi/eposmkbi.cc	/^template<typename T> bool add_boot_map(int fd, System_Info * si)$/;"	f	typeref:typename:bool
add_jacobian_affine	include/utility/diffie_hellman.h	/^void Diffie_Hellman<Cipher>::Elliptic_Curve_Point::add_jacobian_affine(const Elliptic_Curve_Poin/;"	f	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:void
add_machine_secrets	tools/eposmkbi/eposmkbi.cc	/^bool add_machine_secrets(int fd, unsigned int i_size, char * mach, char * mmod)$/;"	f	typeref:typename:bool
add_round_key	src/utility/aes.cc	/^void SWAES<16>::add_round_key(int round)$/;"	f	class:SWAES	typeref:typename:void
addr	include/utility/srec.h	/^      unsigned int  addr;$/;"	m	struct:SREC::srec_t	typeref:typename:unsigned int
address	include/machine/cortex/cortex_ethernet.h	/^    const Address & address() { return _configuration.address; }$/;"	f	class:Ethernet_NIC	typeref:typename:const Address &
address	include/machine/cortex/cortex_ethernet.h	/^    void address(const Address & address) { _configuration.address = address; _configuration.sel/;"	f	class:Ethernet_NIC	typeref:typename:void
address	include/machine/cortex/cortex_ieee802_15_4.h	/^    const Address & address() { return _configuration.address; }$/;"	f	class:IEEE802_15_4_NIC	typeref:typename:const Address &
address	include/machine/cortex/cortex_ieee802_15_4.h	/^    void address(const Address & address) { _configuration.address = address; Engine::address(ad/;"	f	class:IEEE802_15_4_NIC	typeref:typename:void
address	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    IEEE802_15_4::Address address() const { return _rf->address(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:IEEE802_15_4::Address
address	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    IEEE802_15_4::Address address() {$/;"	f	class:CC2538RF	typeref:typename:IEEE802_15_4::Address
address	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void address(const IEEE802_15_4::Address & address) { _rf->address(address); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
address	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void address(const IEEE802_15_4::Address & address) {$/;"	f	class:CC2538RF	typeref:typename:void
address	include/machine/cortex/engine/m95.h	/^    const Address & address() { return _addr; }$/;"	f	class:M95	typeref:typename:const Address &
address	include/machine/cortex/engine/m95.h	/^    void address(const Address & address) { }$/;"	f	class:M95	typeref:typename:void
address	include/machine/pc/pc_e100.h	/^        volatile Reg32 address;$/;"	m	struct:i82559ER::Transmit_Buffer_Descriptor	typeref:typename:volatile Reg32
address	include/machine/pc/pc_e100.h	/^    const Address & address() { return _configuration.address; }$/;"	f	class:E100	typeref:typename:const Address &
address	include/machine/pc/pc_e100.h	/^    void address(const Address & address) { _configuration.address = address; _configuration.sel/;"	f	class:E100	typeref:typename:void
address	include/machine/pc/pc_pcnet32.h	/^    const Address & address() { return _configuration.address; }$/;"	f	class:PCNet32	typeref:typename:const Address &
address	include/machine/pc/pc_pcnet32.h	/^    void address(const Address & address) { _configuration.address = address; _configuration.sel/;"	f	class:PCNet32	typeref:typename:void
address	include/machine/pc/pc_rtl8139.h	/^    const Address & address() { return _configuration.address; }$/;"	f	class:RTL8139	typeref:typename:const Address &
address	include/machine/pc/pc_rtl8139.h	/^    void address(const Address & address) { _configuration.address = address; _configuration.sel/;"	f	class:RTL8139	typeref:typename:void
address	include/network/ethernet.h	/^        Address address;$/;"	m	struct:Ethernet::Configuration	typeref:typename:Address
adjust	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void adjust(const Offset & o) { _offset += o; }$/;"	f	class:IEEE802_15_4_Engine::Timer	typeref:typename:void
adjust_isr	src/setup/setup_emote3.cc	/^    static constexpr const CPU::ISR * adjust_isr(const CPU::ISR * isr) { return reinterpret_cast/;"	f	typeref:typename:const CPU::ISR *	file:
adjust_isr	src/setup/setup_lm3s811.cc	/^    static constexpr const CPU::ISR * adjust_isr(const CPU::ISR * isr) { return reinterpret_cast/;"	f	typeref:typename:const CPU::ISR *	file:
adjust_perms	src/setup/setup_legacy_pc.cc	/^void Setup::adjust_perms()$/;"	f	class:Setup	typeref:typename:void
adjust_year	include/machine/rtc.h	/^        void adjust_year(int y) { _Y += y; };$/;"	f	class:RTC_Common::Date	typeref:typename:void
alarm_times	include/scheduler.h	/^        Alarm * alarm_times;                    \/\/ pointer to RT_Thread private alarm (for mon/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:Alarm *
align128	include/architecture/cpu.h	/^inline T align128(const T & addr) { return (addr + 15) & ~15U; }$/;"	f	typeref:typename:T
align32	include/architecture/cpu.h	/^inline T align32(const T & addr) { return (addr + 3) & ~3U; }$/;"	f	typeref:typename:T
align64	include/architecture/cpu.h	/^inline T align64(const T & addr) { return (addr + 7) & ~7U; }$/;"	f	typeref:typename:T
align_page	include/architecture/mmu.h	/^    constexpr static Log_Addr align_page(Log_Addr addr) { return (addr + sizeof(Page) - 1) & ~(s/;"	f	class:MMU_Common	typeref:typename:Log_Addr
align_segment	include/architecture/mmu.h	/^    constexpr static Log_Addr align_segment(Log_Addr addr) { return (addr + PT_ENTRIES * sizeof(/;"	f	class:MMU_Common	typeref:typename:Log_Addr
all	app/hello/makefile	/^all: install$/;"	t
all	app/makefile	/^all:		$(APPLICATION)$/;"	t
all	app/philosophers_dinner/makefile	/^all: install$/;"	t
all	app/producer_consumer/makefile	/^all: install$/;"	t
all	etc/makefile	/^all: $(APP)\/$(APPLICATION)\/$(APPLICATION)_traits.h config eposcfg eposcc.conf eposmkbi.conf $/;"	t
all	img/makefile	/^all:		strip $(IMAGE) $(PEER_IMAGE)$/;"	t
all	img/makefile	/^all:		strip $(IMAGE)$/;"	t
all	makefile	/^all: FORCE$/;"	t
all	src/api/makefile	/^all:		$(LIBSYS) $(LIBINIT)$/;"	t
all	src/architecture/armv7/makefile	/^all:		crts $(LIBARCH) $(LIBINIT)$/;"	t
all	src/architecture/armv8/makefile	/^all:		crts $(LIBARCH) $(LIBINIT)$/;"	t
all	src/architecture/common/makefile	/^all:		$(LIBMACH) $(LIBINIT)$/;"	t
all	src/architecture/ia32/makefile	/^all:		crts $(LIBARCH) $(LIBINIT)$/;"	t
all	src/architecture/makefile	/^all:		$(SUBDIRS)$/;"	t
all	src/architecture/rv32/makefile	/^all:		crts $(LIBARCH) $(LIBINIT)$/;"	t
all	src/architecture/rv64/makefile	/^all:		crts $(LIBARCH) $(LIBINIT)$/;"	t
all	src/boot/makefile	/^all: 		$(TARGET)$/;"	t
all	src/init/makefile	/^all:	install$/;"	t
all	src/machine/common/makefile	/^all:		$(LIBMACH) #$(LIBINIT)$/;"	t
all	src/machine/cortex/emote3/makefile	/^all:		$(LIBMACH) $(LIBINIT)$/;"	t
all	src/machine/cortex/lm3s811/makefile	/^all:		$(LIBINIT) #$(LIBMACH)$/;"	t
all	src/machine/cortex/makefile	/^all:		common $(SUBDIRS)$/;"	t
all	src/machine/cortex/raspberry_pi3/makefile	/^all:		$(LIBMACH) # $(LIBINIT)$/;"	t
all	src/machine/cortex/realview_pbx/makefile	/^all:		$(LIBMACH) # $(LIBINIT)$/;"	t
all	src/machine/cortex/zynq/makefile	/^all:		$(LIBMACH) $(LIBINIT)$/;"	t
all	src/machine/makefile	/^all:		$(SUBDIRS)$/;"	t
all	src/machine/pc/makefile	/^all:		$(LIBMACH) $(LIBINIT)$/;"	t
all	src/machine/riscv/makefile	/^all:		$(LIBMACH) $(LIBINIT)$/;"	t
all	src/makefile	/^all:		$(SUBDIRS)$/;"	t
all	src/setup/makefile	/^all:	$(TARGET)$/;"	t
all	src/system/makefile	/^all:	install$/;"	t
all	src/utility/makefile	/^all:		$(LIBUTIL)$/;"	t
all	tests/active_test/makefile	/^all: install$/;"	t
all	tests/alarm_test/makefile	/^all: install$/;"	t
all	tests/nic_test/makefile	/^all: install$/;"	t
all	tests/segment_test/makefile	/^all: install$/;"	t
all	tools/eposcc/makefile	/^all:		install$/;"	t
all	tools/eposcfg/makefile	/^all: install$/;"	t
all	tools/eposctors/makefile	/^all:		install$/;"	t
all	tools/eposflash/makefile	/^all:$/;"	t
all	tools/eposmkbi/makefile	/^all: install$/;"	t
all	tools/epostest/makefile	/^all:		install$/;"	t
all	tools/makefile	/^all:		$(SUBDIRS)$/;"	t
all1	makefile	/^all1: $(SUBDIRS)$/;"	t
alloc	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr alloc(unsigned long frames = 1, Color color = WHITE) {$/;"	f	class:MMU	typeref:typename:Phy_Addr
alloc	include/architecture/mmu.h	/^    static Phy_Addr alloc(unsigned long bytes = 1, Color color = WHITE) {$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
alloc	include/machine/scratchpad.h	/^    static void * alloc(unsigned int bytes) { return _heap->alloc(bytes); }$/;"	f	class:Scratchpad_Base	typeref:typename:void *
alloc	include/utility/heap.h	/^    void * alloc(unsigned long bytes) {$/;"	f	class:Heap	typeref:typename:void *
alloc	src/machine/pc/pc_e100.cc	/^E100::Buffer * E100::alloc(const Address & dst, const Protocol & prot, unsigned int once, unsign/;"	f	class:E100	typeref:typename:E100::Buffer *
alloc	src/machine/pc/pc_pcnet32.cc	/^PCNet32::Buffer * PCNet32::alloc(const Address & dst, const Protocol & prot, unsigned int once, /;"	f	class:PCNet32	typeref:typename:PCNet32::Buffer *
alloc	src/machine/pc/pc_rtl8139.cc	/^RTL8139::Buffer * RTL8139::alloc(const Address & dst, const Protocol & prot, unsigned int once, /;"	f	class:RTL8139	typeref:typename:RTL8139::Buffer *
allocable	include/architecture/ia32/ia32_mmu.h	/^    static unsigned long allocable(Color color = WHITE) { return _free[color].head() ? _free[col/;"	f	class:MMU	typeref:typename:unsigned long
allocable	include/architecture/mmu.h	/^    static unsigned long allocable(Color color = WHITE) { return _free.head() ? _free.head()->si/;"	f	class:No_MMU	typeref:typename:unsigned long
alt	include/machine/pc/pc_keyboard.h	/^       unsigned char alt;$/;"	m	struct:PS2_Keyboard::Scancode	typeref:typename:unsigned char
ana	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    volatile Reg32 & ana     (unsigned int o) { return rf(o + ANA); }$/;"	f	class:CC2538RF	typeref:typename:volatile Reg32 &
app_code	include/system/info.h	/^        LAddr app_code;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
app_code	include/system/info.h	/^        PAddr app_code;         \/\/ First Application code segment$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
app_code_pt	include/system/info.h	/^        PAddr app_code_pt;      \/\/ First Application code segment's contiguous set of Page Tab/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
app_code_size	include/system/info.h	/^        Size  app_code_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
app_data	include/system/info.h	/^        LAddr app_data;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
app_data	include/system/info.h	/^        PAddr app_data;         \/\/ First Application data segment (including heap, stack, and /;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
app_data_pt	include/system/info.h	/^        PAddr app_data_pt;      \/\/ First Application data segment's contiguous set of Page Tab/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
app_data_size	include/system/info.h	/^        Size  app_data_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
app_entry	include/system/info.h	/^        LAddr app_entry;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
app_entry	include/system/info.h	/^        LAddr app_entry;$/;"	m	struct:System_Info_Common::Library_Load_Map	typeref:typename:LAddr
app_extra	include/system/info.h	/^        LAddr app_extra;        \/\/ Address of extra segment (passed to MAIN)$/;"	m	struct:System_Info_Common::Library_Load_Map	typeref:typename:LAddr
app_extra	include/system/info.h	/^        LAddr app_extra;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
app_extra	include/system/info.h	/^        PAddr app_extra;        \/\/ APP EXTRA segment (copied from the boot image)$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
app_extra_pt	include/system/info.h	/^        PAddr app_extra_pt;     \/\/ First Application data segment's contiguous set of Page Tab/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
app_extra_size	include/system/info.h	/^        Size  app_extra_size;   \/\/ Size of extra segment (passed to MAIN, zero if not used)$/;"	m	struct:System_Info_Common::Library_Load_Map	typeref:typename:Size
app_extra_size	include/system/info.h	/^        Size  app_extra_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
app_heap	include/system/info.h	/^        LAddr app_heap;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
app_segments	include/system/info.h	/^        Size  app_segments;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
app_stack	include/system/info.h	/^        LAddr app_stack;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
application_offset	include/system/info.h	/^        Size application_offset;$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:Size
arch	tools/eposmkbi/eposmkbi.cc	/^    char           arch[16];$/;"	m	struct:Configuration	typeref:typename:char[16]	file:
arm_clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 arm_clock() {$/;"	f	class:IOCtrl	typeref:typename:Reg32
arm_clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 arm_clock(unsigned int hertz) {$/;"	f	class:IOCtrl	typeref:typename:Reg32
arm_max_clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 arm_max_clock() {$/;"	f	class:IOCtrl	typeref:typename:Reg32
arm_min_clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 arm_min_clock() {$/;"	f	class:IOCtrl	typeref:typename:Reg32
arm_voltage	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 arm_voltage() {$/;"	f	class:IOCtrl	typeref:typename:Reg32
armv7	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^    static const bool armv7     = (Traits<Build>::ARCHITECTURE == Traits<Build>::ARMv7);$/;"	m	struct:Memory_Map	typeref:typename:const bool
armv7	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool armv7                     = (Traits<Build>::ARCHITECTURE == Traits<Build>:/;"	m	struct:Traits	typeref:typename:const bool
assert	include/system/config.h	/^#define assert(/;"	d
ati	include/architecture/mmu.h	/^    constexpr static unsigned long ati(Log_Addr addr) { return (addr >> AT_SHIFT) & (AT_ENTRIES /;"	f	class:MMU_Common	typeref:typename:unsigned long
ati	include/architecture/mmu.h	/^    constexpr static unsigned long ati(Log_Addr base, Log_Addr addr) { return (addr - base) >> A/;"	f	class:MMU_Common	typeref:typename:unsigned long
atoi	src/utility/string.cc	/^    int atoi(const char * s)$/;"	f	typeref:typename:int
atol	src/utility/string.cc	/^    long atol(const char * s)$/;"	f	typeref:typename:long
ats	include/architecture/mmu.h	/^    constexpr static unsigned int ats(unsigned int pts) { return AT_BITS ? (pts + AT_ENTRIES - 1/;"	f	class:MMU_Common	typeref:typename:unsigned int
attach	include/architecture/ia32/ia32_mmu.h	/^        Log_Addr attach(const Chunk & chunk, Log_Addr addr) {$/;"	f	class:MMU::Directory	typeref:typename:Log_Addr
attach	include/architecture/ia32/ia32_mmu.h	/^        Log_Addr attach(const Chunk & chunk, unsigned int from = pdi(APP_LOW)) {$/;"	f	class:MMU::Directory	typeref:typename:Log_Addr
attach	include/architecture/ia32/ia32_mmu.h	/^        bool attach(unsigned int from, const Page_Table * pt, unsigned int n, Page_Flags flags) /;"	f	class:MMU::Directory	typeref:typename:bool
attach	include/architecture/mmu.h	/^        Log_Addr attach(const Chunk & chunk) { return chunk.phy_address(); }$/;"	f	class:No_MMU::Directory	typeref:typename:Log_Addr
attach	include/architecture/mmu.h	/^        Log_Addr attach(const Chunk & chunk, Log_Addr addr) { return (addr == chunk.phy_address(/;"	f	class:No_MMU::Directory	typeref:typename:Log_Addr
attach	include/machine/cortex/cortex_ethernet.h	/^    virtual void attach(Observer * o, const Protocol & p) {$/;"	f	class:Ethernet_NIC	typeref:typename:void
attach	include/machine/keyboard.h	/^    static void attach(Observer * obs) { _observed.attach(obs); }$/;"	f	class:Serial_Keyboard	typeref:typename:void
attach	include/machine/pc/pc_e100.h	/^    void attach(Observer * o, const Protocol & p) {$/;"	f	class:E100	typeref:typename:void
attach	include/machine/pc/pc_keyboard.h	/^    static void attach(Observer * obs) { _observed.attach(obs); }$/;"	f	class:PS2_Keyboard	typeref:typename:void
attach	include/machine/pc/pc_pcnet32.h	/^    void attach(Observer * o, const Protocol & p) {$/;"	f	class:PCNet32	typeref:typename:void
attach	include/machine/pc/pc_rtl8139.h	/^    virtual void attach(Observer * o, const Protocol & p) {$/;"	f	class:RTL8139	typeref:typename:void
attach	include/utility/observer.h	/^    virtual void attach(Conditional_Observer<C> * o, const C & c) {$/;"	f	class:Conditionally_Observed	typeref:typename:void
attach	include/utility/observer.h	/^    virtual void attach(Data_Observer<D, C> * o, const C & c) {$/;"	f	class:Data_Observed	typeref:typename:void
attach	include/utility/observer.h	/^    virtual void attach(Data_Observer<D, void> * o) {$/;"	f	class:Data_Observed	typeref:typename:void
attach	include/utility/observer.h	/^inline void Observed::attach(Observer * o)$/;"	f	class:Observed	typeref:typename:void
attach	src/api/address_space.cc	/^Address_Space::Log_Addr Address_Space::attach(Segment * seg)$/;"	f	class:Address_Space	typeref:typename:Address_Space::Log_Addr
attach	src/api/address_space.cc	/^Address_Space::Log_Addr Address_Space::attach(Segment * seg, Log_Addr addr)$/;"	f	class:Address_Space	typeref:typename:Address_Space::Log_Addr
award	include/scheduler.h	/^    bool award(bool end = false) { return true; }$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:bool
awarding	include/scheduler.h	/^    static const bool awarding = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
b	include/utility/binding.h	/^    B * b() { return _b; }$/;"	f	class:Binding	typeref:typename:B *
b	include/utility/predictor.h	/^        Value b() const { return _b; }$/;"	f	class:Predictor_Common::Linear	typeref:typename:Value
b	include/utility/predictor.h	/^        void b(const Value & b) { _b = b; }$/;"	f	class:Predictor_Common::Linear	typeref:typename:void
bAlternateSetting	include/machine/usb.h	/^            unsigned bAlternateSetting : 8;   \/\/ Number Value used to select this alternate se/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bCharFormat	include/machine/usb.h	/^                    unsigned bCharFormat : 8; \/\/ Stop bits$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::Data_Format	typeref:typename:unsigned:8
bConfigurationValue	include/machine/usb.h	/^            unsigned bConfigurationValue : 8; \/\/ Value to use as an argument to the SetConfigu/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
bDataBits	include/machine/usb.h	/^                    unsigned bDataBits : 8;   \/\/ 5,6,7,8 or 16$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::Data_Format	typeref:typename:unsigned:8
bDataInterface	include/machine/usb.h	/^                unsigned bDataInterface : 8;     \/\/ Interface number of Data Class interface o/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:unsigned:8
bDescriptorSubType	include/machine/usb.h	/^                unsigned bDescriptorSubType : 8; \/\/ Descriptor subtype$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Abstract_Control_Management	typeref:typename:unsigned:8
bDescriptorSubType	include/machine/usb.h	/^                unsigned bDescriptorSubType : 8; \/\/ Descriptor subtype$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:unsigned:8
bDescriptorSubType	include/machine/usb.h	/^                unsigned bDescriptorSubType : 8; \/\/ Descriptor subtype$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Header	typeref:typename:unsigned:8
bDescriptorSubType	include/machine/usb.h	/^                unsigned bDescriptorSubType : 8; \/\/ Descriptor subtype$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^                unsigned bDescriptorType : 8;    \/\/ Descriptor type (DESC_ENDPOINT)$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Abstract_Control_Management	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^                unsigned bDescriptorType : 8;    \/\/ Descriptor type (DESC_ENDPOINT)$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^                unsigned bDescriptorType : 8;    \/\/ Descriptor type (DESC_ENDPOINT)$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Header	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^                unsigned bDescriptorType : 8;    \/\/ Descriptor type (DESC_ENDPOINT)$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^            unsigned bDescriptorType : 8;     \/\/ Descriptor type (DESC_DEVICE)$/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^            unsigned bDescriptorType : 8;     \/\/ Descriptor type (DESC_DEVICE)$/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^            unsigned bDescriptorType : 8;    \/\/ Descriptor type (DESC_DEVICE)$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bDescriptorType	include/machine/usb.h	/^            unsigned bDescriptorType : 8;  \/\/ Descriptor type (DESC_ENDPOINT)$/;"	m	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:unsigned:8
bDeviceClass	include/machine/usb.h	/^            unsigned bDeviceClass : 8;       \/\/ Device class$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bDeviceProtocol	include/machine/usb.h	/^            unsigned bDeviceProtocol : 8;    \/\/ Device protocol$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bDeviceSubClass	include/machine/usb.h	/^            unsigned bDeviceSubClass : 8;    \/\/ Device subclass$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bEndpointAddress	include/machine/usb.h	/^            unsigned bEndpointAddress : 8; \/\/ Encoded address of the endpoint on the USB devic/;"	m	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:unsigned:8
bFunctionLength	include/machine/usb.h	/^                unsigned bFunctionLength : 8;    \/\/ Descriptor length$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Abstract_Control_Management	typeref:typename:unsigned:8
bFunctionLength	include/machine/usb.h	/^                unsigned bFunctionLength : 8;    \/\/ Descriptor length$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:unsigned:8
bFunctionLength	include/machine/usb.h	/^                unsigned bFunctionLength : 8;    \/\/ Descriptor length$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Header	typeref:typename:unsigned:8
bFunctionLength	include/machine/usb.h	/^                unsigned bFunctionLength : 8;    \/\/ Descriptor length$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:unsigned:8
bInterfaceClass	include/machine/usb.h	/^            unsigned bInterfaceClass : 8;     \/\/ Class code (assigned by the USB-IF)$/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bInterfaceNumber	include/machine/usb.h	/^            unsigned bInterfaceNumber : 8;    \/\/ Number of this interface$/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bInterfaceProtocol	include/machine/usb.h	/^            unsigned bInterfaceProtocol : 8;  \/\/ Protocol code (assigned by the USB)$/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bInterfaceSubClass	include/machine/usb.h	/^            unsigned bInterfaceSubClass : 8;  \/\/ Subclass code (assigned by the USB-IF)$/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bInterval	include/machine/usb.h	/^            unsigned bInterval : 8;        \/\/ Interval for polling endpoint for data transfers/;"	m	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:unsigned:8
bLength	include/machine/usb.h	/^            unsigned bLength : 8;             \/\/ Descriptor length$/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
bLength	include/machine/usb.h	/^            unsigned bLength : 8;             \/\/ Descriptor length$/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bLength	include/machine/usb.h	/^            unsigned bLength : 8;            \/\/ Descriptor length$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bLength	include/machine/usb.h	/^            unsigned bLength : 8;          \/\/ Descriptor length$/;"	m	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:unsigned:8
bMasterInterface	include/machine/usb.h	/^                unsigned bMasterInterface : 8;   \/\/ Interface number of the Communication or D/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:unsigned:8
bMaxPacketSize0	include/machine/usb.h	/^            unsigned bMaxPacketSize0 : 8;    \/\/ Max packet size for endpoint 0$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bMaxPower	include/machine/usb.h	/^            unsigned bMaxPower : 8;           \/\/ Maximum power consumption from the bus in thi/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
bNumConfigurations	include/machine/usb.h	/^            unsigned bNumConfigurations : 8; \/\/ Number of possible configurations$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
bNumEndpoints	include/machine/usb.h	/^            unsigned bNumEndpoints : 8;       \/\/ Number of endpoints used by this interface (e/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
bNumInterfaces	include/machine/usb.h	/^            unsigned bNumInterfaces : 8;      \/\/ Number of interfaces supported by this config/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
bParityType	include/machine/usb.h	/^                    unsigned bParityType : 8; \/\/0-None 1-Odd 2-Even 3-Mark 4-Space$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::Data_Format	typeref:typename:unsigned:8
bRequest	include/machine/usb.h	/^                unsigned bRequest : 8;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:unsigned:8
bRequest	include/machine/usb.h	/^                unsigned bRequest : 8;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:unsigned:8
bRequest	include/machine/usb.h	/^            unsigned bRequest : 8;$/;"	m	struct:USB_2_0::Request::Device_Request	typeref:typename:unsigned:8
bRequest	include/machine/usb.h	/^            unsigned bRequest : 8;$/;"	m	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:unsigned:8
bRequest	include/machine/usb.h	/^            unsigned bRequest : 8;$/;"	m	struct:USB_2_0::Request::Set_Address	typeref:typename:unsigned:8
bRequest	include/machine/usb.h	/^            unsigned bRequest : 8;$/;"	m	struct:USB_2_0::Request::Set_Configuration	typeref:typename:unsigned:8
bSlaveInterface0	include/machine/usb.h	/^                unsigned bSlaveInterface0 : 8;   \/\/ Interface number of first slave or associa/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:unsigned:8
babylonian_sqrt	include/utility/math.h	/^T babylonian_sqrt(const T & a)$/;"	f	namespace:Math	typeref:typename:T
back	include/utility/buffer.h	/^    Shadow * back() const { return shadow(); }$/;"	f	class:Buffer	typeref:typename:Shadow *
back_link	include/architecture/ia32/ia32_cpu.h	/^        Reg16 back_link;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
backoff	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void backoff(const Microsecond & time) { _rf->backoff(time); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
backoff	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void backoff(const Microsecond & time) {$/;"	f	class:CC2538RF	typeref:typename:void
barrett_reduction	include/utility/bignum.h	/^    void barrett_reduction(Digit * res, const Digit * a, unsigned int size) {$/;"	f	class:Bignum	typeref:typename:void
base_15_00	include/architecture/ia32/ia32_cpu.h	/^        Reg16 base_15_00;$/;"	m	class:CPU::GDT_Entry	typeref:typename:Reg16
base_23_16	include/architecture/ia32/ia32_cpu.h	/^        Reg8  base_23_16;$/;"	m	class:CPU::GDT_Entry	typeref:typename:Reg8
base_31_24	include/architecture/ia32/ia32_cpu.h	/^        Reg8  base_31_24;$/;"	m	class:CPU::GDT_Entry	typeref:typename:Reg8
bcd2bin	include/machine/pc/pc_rtc.h	/^    static int bcd2bin(int bcd) { return (bcd >> 4) * 10 + (bcd & 0x0f); }$/;"	f	class:MC146818	typeref:typename:int
bcdCDC	include/machine/usb.h	/^                unsigned bcdCDC : 16;            \/\/ CDC specification release number$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Header	typeref:typename:unsigned:16
bcdDevice	include/machine/usb.h	/^            unsigned bcdDevice : 16;         \/\/ Device release number$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:16
bcdUSB	include/machine/usb.h	/^            unsigned bcdUSB  : 16;           \/\/ USB version (2.0)$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:16
bcr	include/machine/pc/pc_pcnet32.h	/^    Reg16 bcr(int a) volatile {$/;"	f	class:Am79C970A	typeref:typename:Reg16
bcr	include/machine/pc/pc_pcnet32.h	/^    void  bcr(int a, Reg16 v) {$/;"	f	class:Am79C970A	typeref:typename:void
begin	include/utility/hash.h	/^    Iterator begin() {$/;"	f	class:Simple_Hash	typeref:typename:Iterator
begin	include/utility/list.h	/^    Iterator begin() { return Iterator(_head); }$/;"	f	class:List	typeref:typename:Iterator
begin	include/utility/list.h	/^    Iterator begin() { return Iterator(_head); }$/;"	f	class:Simple_List	typeref:typename:Iterator
begin	include/utility/list.h	/^    Iterator begin() { return Iterator(_list[R::current_queue()].head()); }$/;"	f	class:Scheduling_Multilist	typeref:typename:Iterator
begin	include/utility/list.h	/^    Iterator begin(unsigned int queue) { return Iterator(_list[queue].head()); }$/;"	f	class:Scheduling_Multilist	typeref:typename:Iterator
begin_atomic	include/synchronizer.h	/^    void begin_atomic() { Thread::lock(); }$/;"	f	class:Synchronizer_Common	typeref:typename:void
begl	include/utility/ostream.h	/^constexpr OStream::Begl begl;$/;"	v	typeref:typename:OStream::Begl
betoh16	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg16 betoh16(CPU::Reg16 v) { return CPU::betoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
betoh16	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg16 betoh16(CPU::Reg16 v) { return CPU::betoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
betoh16	include/architecture/cpu.h	/^    static Reg16 betoh16(Reg16 v) { return htobe16(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg16
betoh16	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 betoh16(Reg16 v) { return htobe16(v); }$/;"	f	class:CPU	typeref:typename:Reg16
betoh16	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg16 betoh16(CPU::Reg16 v) { return CPU::betoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
betoh16	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg16 betoh16(CPU::Reg16 v) { return CPU::betoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
betoh16	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg16 betoh16(CPU::Reg16 v) { return CPU::betoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
betoh32	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg32 betoh32(CPU::Reg32 v) { return CPU::betoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
betoh32	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg32 betoh32(CPU::Reg32 v) { return CPU::betoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
betoh32	include/architecture/cpu.h	/^    static Reg32 betoh32(Reg32 v) { return htobe32(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg32
betoh32	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 betoh32(Reg32 v) { return htobe32(v); }$/;"	f	class:CPU	typeref:typename:Reg32
betoh32	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg32 betoh32(CPU::Reg32 v) { return CPU::betoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
betoh32	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg32 betoh32(CPU::Reg32 v) { return CPU::betoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
betoh32	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg32 betoh32(CPU::Reg32 v) { return CPU::betoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
betoh64	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg64 betoh64(CPU::Reg64 v) { return CPU::betoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
betoh64	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg64 betoh64(CPU::Reg64 v) { return CPU::betoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
betoh64	include/architecture/cpu.h	/^    static Reg64 betoh64(Reg64 v) { return htobe64(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg64
betoh64	include/architecture/ia32/ia32_cpu.h	/^    static Reg64 betoh64(Reg64 v) { return htobe64(v); }$/;"	f	class:CPU	typeref:typename:Reg64
betoh64	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg64 betoh64(CPU::Reg64 v) { return CPU::betoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
betoh64	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg64 betoh64(CPU::Reg64 v) { return CPU::betoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
betoh64	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg64 betoh64(CPU::Reg64 v) { return CPU::betoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
bi	src/setup/setup_legacy_pc.cc	/^    char * bi;$/;"	m	class:Setup	typeref:typename:char *	file:
bin	include/utility/ostream.h	/^constexpr OStream::Bin bin;$/;"	v	typeref:typename:OStream::Bin
bin	makefile	/^bin: FORCE$/;"	t
bin2bcd	include/machine/pc/pc_rtc.h	/^    static int bin2bcd(int bin) { return ((bin \/ 10) << 4) | (bin % 10); }$/;"	f	class:MC146818	typeref:typename:int
bist	include/machine/pci.h	/^        Reg8 bist;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
block_copy	include/utility/aes.h	/^    void block_copy(unsigned char * output, const unsigned char * input) { memcpy(output, input,/;"	f	class:SWAES	typeref:typename:void
blocking	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool blocking = false;$/;"	m	struct:Traits	typeref:typename:const bool
bm	include/machine/cortex/emote3/emote3_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/cortex/lm3s811/lm3s811_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/cortex/raspberry_pi3/raspberry_pi3_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/cortex/realview_pbx/realview_pbx_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/cortex/zynq/zynq_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/pc/legacy_pc/legacy_pc_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/riscv/sifive_e/sifive_e_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/riscv/sifive_u/sifive_u_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bm	include/machine/riscv/visionfive2/visionfive2_info.h	/^    Boot_Map bm;$/;"	m	struct:System_Info	typeref:typename:Boot_Map
bmAttributes	include/machine/usb.h	/^            unsigned bmAttributes : 8;        \/\/ Configuration characteristics$/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
bmAttributes	include/machine/usb.h	/^            unsigned bmAttributes : 8;     \/\/ Endpoint attributes$/;"	m	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:unsigned:8
bmCapabilities	include/machine/usb.h	/^                unsigned bmCapabilities : 8;     \/\/ Capabilities supported$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Abstract_Control_Management	typeref:typename:unsigned:8
bmCapabilities	include/machine/usb.h	/^                unsigned bmCapabilities : 8;     \/\/ Capabilities supported$/;"	m	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:unsigned:8
bmRequestType	include/machine/usb.h	/^                    unsigned bmRequestType : 8;$/;"	m	union:USB_2_0::CDC::Request::Get_Line_Coding::__anon09c9e49c090a	typeref:typename:unsigned:8
bmRequestType	include/machine/usb.h	/^                    unsigned bmRequestType : 8;$/;"	m	union:USB_2_0::CDC::Request::Set_Control_Line_State::__anon09c9e49c0b0a	typeref:typename:unsigned:8
bmRequestType	include/machine/usb.h	/^                unsigned bmRequestType : 8;$/;"	m	union:USB_2_0::Request::Device_Request::__anon09c9e49c010a	typeref:typename:unsigned:8
bmRequestType	include/machine/usb.h	/^                unsigned bmRequestType : 8;$/;"	m	union:USB_2_0::Request::Get_Descriptor::__anon09c9e49c050a	typeref:typename:unsigned:8
bmRequestType	include/machine/usb.h	/^                unsigned bmRequestType : 8;$/;"	m	union:USB_2_0::Request::Set_Address::__anon09c9e49c030a	typeref:typename:unsigned:8
bmRequestType	include/machine/usb.h	/^                unsigned bmRequestType : 8;$/;"	m	union:USB_2_0::Request::Set_Configuration::__anon09c9e49c070a	typeref:typename:unsigned:8
boot_legacy_pc	src/boot/makefile	/^boot_legacy_pc: boot_legacy_pc.o$/;"	t
boot_legacy_pc.o	src/boot/makefile	/^boot_legacy_pc.o: boot_legacy_pc.s$/;"	t
boot_length_max	tools/eposmkbi/eposmkbi.cc	/^    unsigned int   boot_length_max;$/;"	m	struct:Configuration	typeref:typename:unsigned int	file:
boot_length_min	tools/eposmkbi/eposmkbi.cc	/^    unsigned int   boot_length_min;$/;"	m	struct:Configuration	typeref:typename:unsigned int	file:
bound	include/utility/binding.h	/^    bool bound() const { return _a && _b; }$/;"	f	class:Binding	typeref:typename:bool
broadcast	include/machine/cortex/engine/m95.h	/^    const Address broadcast() { return address(); }$/;"	f	class:M95	typeref:typename:const Address
broadcast	include/network/ethernet.h	/^    static const Address broadcast() { return Address::BROADCAST; }$/;"	f	class:Ethernet	typeref:typename:const Address
broadcast	src/api/condition.cc	/^void Condition::broadcast()$/;"	f	class:Condition	typeref:typename:void
broadcast_disabled	include/machine/pc/pc_e100.h	/^    \/*15*\/  Reg8 promiscuous_mode:1, broadcast_disabled:1, wait_after_win:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
bsf	include/architecture/ia32/ia32_cpu.h	/^    static int bsf(Log_Addr addr) { unsigned int pos;      ASM("bsf %1,%0"  : "=a"(pos) : "m"(ad/;"	f	class:CPU	typeref:typename:int
bsr	include/architecture/ia32/ia32_cpu.h	/^    static int bsr(Log_Addr addr) { register int pos = -1; ASM("bsr %1, %0" : "=a"(pos) : "m"(ad/;"	f	class:CPU	typeref:typename:int
btr	include/architecture/ia32/ia32_cpu.h	/^    static void btr(Log_Addr addr, const int bit) { ASM("btr %1,%0" : "=m"(addr) : "r"(bit)); }$/;"	f	class:CPU	typeref:typename:void
bts	include/architecture/ia32/ia32_cpu.h	/^    static void bts(Log_Addr addr, const int bit) { ASM("bts %1,%0" : "=m"(addr) : "r"(bit)); }$/;"	f	class:CPU	typeref:typename:void
buffer	app/producer_consumer/producer_consumer.cc	/^char buffer[BUF_SIZE];$/;"	v	typeref:typename:char[]
buffer_size	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 buffer_size;             \/\/ size of the buffer (which in this case is a/;"	m	struct:IOCtrl::msg_tag	typeref:typename:volatile Reg32
buffer_size	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 buffer_size;             \/\/ size of the buffer (which in this case is a/;"	m	struct:IOCtrl::set_msg_tag	typeref:typename:volatile Reg32
build_lm	src/setup/setup_legacy_pc.cc	/^void Setup::build_lm()$/;"	f	class:Setup	typeref:typename:void
build_model	include/utility/predictor.h	/^    void build_model(const Time & t, const Value & v){$/;"	f	class:DBP	typeref:typename:void
build_pmm	src/setup/setup_legacy_pc.cc	/^void Setup::build_pmm()$/;"	f	class:Setup	typeref:typename:void
buildtest	makefile	/^buildtest: linktest$/;"	t
bus	include/machine/pci.h	/^        Reg8 bus;$/;"	m	struct:PCI_Common::Locator	typeref:typename:Reg8
bus_clock	include/architecture/armv7/armv7_cpu.h	/^    static Hertz bus_clock() { return _bus_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
bus_clock	include/architecture/armv8/armv8_cpu.h	/^    static Hertz bus_clock() { return _bus_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
bus_clock	include/architecture/cpu.h	/^    static Hertz bus_clock() { return Traits<CPU>::CLOCK; }$/;"	f	class:CPU_Common	typeref:typename:Hertz
bus_clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz bus_clock() { return _bus_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
bus_clock	include/machine/pc/legacy_pc/legacy_pc_info.h	/^        unsigned int bus_clock;$/;"	m	struct:System_Info::Time_Map	typeref:typename:unsigned int
busy	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    bool busy() { return !(uart(AUX_MU_LSR_REG) & TXF_LSR_IDLE); }$/;"	f	class:BCM_UART	typeref:typename:bool
busy	include/machine/cortex/engine/pl011.h	/^    bool busy() { return (uart(FR) & BUSY); }$/;"	f	class:PL011	typeref:typename:bool
busy	include/machine/cortex/engine/pl022.h	/^    bool busy() { return (ssi(SR) & BSY); }$/;"	f	class:PL022	typeref:typename:bool
byte_count	include/machine/pc/pc_e100.h	/^    \/*0*\/   Reg8 byte_count:6, pad0:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:6
bytes	include/utility/bignum.h	/^        unsigned char bytes[sizeof(Word) + sizeof(Digit)];$/;"	m	union:Bignum::_Barrett	typeref:typename:unsigned char[]
bytes	include/utility/bignum.h	/^        unsigned char bytes[sizeof(Word)];$/;"	m	union:Bignum::_Word	typeref:typename:unsigned char[]
c2k	include/utility/convert.h	/^inline T c2k(T c) { return c - 273.15; }$/;"	f	namespace:Convert	typeref:typename:T
cache_line_size	include/machine/pci.h	/^        Reg8 cache_line_size;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
calibrate_timers	src/setup/setup_legacy_pc.cc	/^void Setup::calibrate_timers()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_legacy_pc.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_raspberry_pi3.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_realview_pbx.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_sifive_e.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_sifive_u.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_visionfive2.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
call_next	src/setup/setup_zynq.cc	/^void Setup::call_next()$/;"	f	class:Setup	typeref:typename:void
calloc	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr calloc(unsigned long frames = 1, Color color = WHITE) {$/;"	f	class:MMU	typeref:typename:Phy_Addr
calloc	include/architecture/mmu.h	/^    static Phy_Addr calloc(unsigned long bytes = 1, Color color = WHITE) {$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
cardbus_cis	include/machine/pci.h	/^        Reg32 cardbus_cis;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg32
carrier_control	include/machine/usb.h	/^                unsigned carrier_control : 1;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:unsigned:1
carrier_errors	include/network/ethernet.h	/^        Count carrier_errors;$/;"	m	struct:Ethernet::Statistics	typeref:typename:Count
cas	include/architecture/armv7/armv7_cpu.h	/^    static T cas(volatile T & value, T compare, T replacement) {$/;"	f	class:ARMv7	typeref:typename:T
cas	include/architecture/armv8/armv8_cpu.h	/^    static T cas(volatile T & value, T compare, T replacement) {$/;"	f	class:CPU	typeref:typename:T
cas	include/architecture/cpu.h	/^    static T cas(volatile T & value, T compare, T replacement) {$/;"	f	class:CPU_Common	typeref:typename:T
cas	include/architecture/ia32/ia32_cpu.h	/^    static T cas(volatile T & value, T compare, T replacement) {$/;"	f	class:CPU	typeref:typename:T
cas	include/architecture/rv32/rv32_cpu.h	/^    static T cas(volatile T & value, T compare, T replacement) {$/;"	f	class:CPU	typeref:typename:T
cas	include/architecture/rv64/rv64_cpu.h	/^    static T cas(volatile T & value, T compare, T replacement) {$/;"	f	class:CPU	typeref:typename:T
case_tag	include/system/meta.h	/^        case_tag = Case::tag,$/;"	e	enum:SWITCH::__anon97a16dc90403
cause	include/architecture/rv32/rv32_cpu.h	/^    static Reg  cause()  { return mcause(); }$/;"	f	class:CPU	typeref:typename:Reg
cause	include/architecture/rv64/rv64_cpu.h	/^    static Reg  cause()  { return mcause(); }$/;"	f	class:CPU	typeref:typename:Reg
cb_cid	include/machine/pc/pc_e100.h	/^        cb_cid    = 0x1f00,$/;"	e	enum:i8255x::cb_command
cb_command	include/machine/pc/pc_e100.h	/^    enum cb_command {$/;"	g	class:i8255x
cb_complete	include/machine/pc/pc_e100.h	/^        cb_complete = 0x8000,$/;"	e	enum:i8255x::cb_status
cb_config	include/machine/pc/pc_e100.h	/^        cb_config = 0x0002,$/;"	e	enum:i8255x::cb_command
cb_dump	include/machine/pc/pc_e100.h	/^        cb_dump   = 0x0006,$/;"	e	enum:i8255x::cb_command
cb_el	include/machine/pc/pc_e100.h	/^        cb_el     = 0x8000,$/;"	e	enum:i8255x::cb_command
cb_i	include/machine/pc/pc_e100.h	/^        cb_i      = 0x2000,$/;"	e	enum:i8255x::cb_command
cb_iaaddr	include/machine/pc/pc_e100.h	/^        cb_iaaddr = 0x0001,$/;"	e	enum:i8255x::cb_command
cb_multi	include/machine/pc/pc_e100.h	/^        cb_multi  = 0x0003,$/;"	e	enum:i8255x::cb_command
cb_nop	include/machine/pc/pc_e100.h	/^        cb_nop    = 0x0000,$/;"	e	enum:i8255x::cb_command
cb_ok	include/machine/pc/pc_e100.h	/^        cb_ok       = 0x2000,$/;"	e	enum:i8255x::cb_status
cb_s	include/machine/pc/pc_e100.h	/^        cb_s      = 0x4000,$/;"	e	enum:i8255x::cb_command
cb_status	include/machine/pc/pc_e100.h	/^    enum cb_status {$/;"	g	class:i8255x
cb_tx	include/machine/pc/pc_e100.h	/^        cb_tx     = 0x0004,$/;"	e	enum:i8255x::cb_command
cb_tx_sf	include/machine/pc/pc_e100.h	/^        cb_tx_sf  = 0x0008,$/;"	e	enum:i8255x::cb_command
cb_ucode	include/machine/pc/pc_e100.h	/^        cb_ucode  = 0x0005,$/;"	e	enum:i8255x::cb_command
cbc_decrypt_buffer	src/utility/aes.cc	/^void SWAES<16>::cbc_decrypt_buffer(unsigned char * output, const unsigned char * input, int leng/;"	f	class:SWAES	typeref:typename:void
cbc_encrypt_buffer	src/utility/aes.cc	/^void SWAES<16>::cbc_encrypt_buffer(unsigned char * output, const unsigned char * _input, int len/;"	f	class:SWAES	typeref:typename:void
cca	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool cca(const Microsecond & time) { return _rf->cca(time); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
cca	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool cca(const Microsecond & time) {$/;"	f	class:CC2538RF	typeref:typename:bool
cctest	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    volatile Reg32 & cctest  (unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[/;"	f	class:CC2538RF	typeref:typename:volatile Reg32 &
center	include/utility/geometry.h	/^    Center center;$/;"	m	struct:Sphere	typeref:typename:Center
cerr	src/system/application_scaffold.cc	/^OStream cerr;$/;"	v	typeref:typename:OStream
cfg16	include/machine/pc/pc_pci.h	/^    static Reg16 cfg16(Reg8 bus, Reg8 dev_fn, Reg8 addr) {$/;"	f	class:PCI	typeref:typename:Reg16
cfg16	include/machine/pc/pc_pci.h	/^    static void cfg16(Reg8 bus, Reg8 dev_fn, Reg8 addr, Reg16 value) {$/;"	f	class:PCI	typeref:typename:void
cfg32	include/machine/pc/pc_pci.h	/^    static Reg32 cfg32(Reg8 bus, Reg8 dev_fn, Reg8 addr) {$/;"	f	class:PCI	typeref:typename:Reg32
cfg32	include/machine/pc/pc_pci.h	/^    static void cfg32(Reg8 bus, Reg8 dev_fn, Reg8 addr, Reg32 value) {$/;"	f	class:PCI	typeref:typename:void
cfg8	include/machine/pc/pc_pci.h	/^    static Reg8 cfg8(Reg8 bus, Reg8 dev_fn, Reg8 addr) {$/;"	f	class:PCI	typeref:typename:Reg8
cfg8	include/machine/pc/pc_pci.h	/^    static void cfg8(Reg8 bus, Reg8 dev_fn, Reg8 addr, Reg8 value) {$/;"	f	class:PCI	typeref:typename:void
channel	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    unsigned int channel() { return _rf->channel(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:unsigned int
channel	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    unsigned int channel() {$/;"	f	class:CC2538RF	typeref:typename:unsigned int
channel	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void channel(unsigned int c) { _rf->channel(c); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
channel	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void channel(unsigned int c) {$/;"	f	class:CC2538RF	typeref:typename:void
channel	include/machine/cortex/engine/m95.h	/^    unsigned int channel() { return 0; }$/;"	f	class:M95	typeref:typename:unsigned int
channel	include/machine/cortex/engine/m95.h	/^    void channel(unsigned int channel) { }$/;"	f	class:M95	typeref:typename:void
charge	include/scheduler.h	/^    bool charge(bool end = false) { return true; }$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:bool
charging	include/scheduler.h	/^    static const bool charging = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
check	include/machine/usb.h	/^                static bool check(const USB_2_0::Request::Device_Request & data) { return (data./;"	f	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:bool
check	include/machine/usb.h	/^                static bool check(const USB_2_0::Request::Device_Request & data) { return (data./;"	f	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:bool
check	include/machine/usb.h	/^            static bool check(const Device_Request & data) { return (data.bRequest == GET_DESCRI/;"	f	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:bool
check	include/machine/usb.h	/^            static bool check(const Device_Request & data) { return (data.bRequest == SET_ADDRES/;"	f	struct:USB_2_0::Request::Set_Address	typeref:typename:bool
check	include/machine/usb.h	/^            static bool check(const Device_Request & data) { return (data.bRequest == SET_CONFIG/;"	f	struct:USB_2_0::Request::Set_Configuration	typeref:typename:bool
choose	include/utility/list.h	/^    Element * choose() {$/;"	f	class:Multihead_Scheduling_List	typeref:typename:Element *
choose	include/utility/list.h	/^    Element * choose() {$/;"	f	class:Scheduling_List	typeref:typename:Element *
choose	include/utility/list.h	/^    Element * choose() {$/;"	f	class:Scheduling_Multilist	typeref:typename:Element *
choose	include/utility/list.h	/^    Element * choose(Element * e) {$/;"	f	class:Multihead_Scheduling_List	typeref:typename:Element *
choose	include/utility/list.h	/^    Element * choose(Element * e) {$/;"	f	class:Scheduling_List	typeref:typename:Element *
choose	include/utility/list.h	/^    Element * choose(Element * e) {$/;"	f	class:Scheduling_Multilist	typeref:typename:Element *
choose	include/utility/queue.h	/^    Element * choose() { return T::choose(); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
choose	include/utility/queue.h	/^    Element * choose(Element * e) { return T::choose(e); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
choose	include/utility/queue.h	/^    Element * choose(const Object_Type * obj) {	return T::choose(obj); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
choose	include/utility/scheduling.h	/^    T * choose() {$/;"	f	class:Scheduler	typeref:typename:T *
choose	include/utility/scheduling.h	/^    T * choose(T * obj) {$/;"	f	class:Scheduler	typeref:typename:T *
choose_another	include/utility/list.h	/^    Element * choose_another() {$/;"	f	class:Multihead_Scheduling_List	typeref:typename:Element *
choose_another	include/utility/list.h	/^    Element * choose_another() {$/;"	f	class:Scheduling_List	typeref:typename:Element *
choose_another	include/utility/list.h	/^    Element * choose_another() {$/;"	f	class:Scheduling_Multilist	typeref:typename:Element *
choose_another	include/utility/queue.h	/^    Element * choose_another() { return T::choose_another(); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
choose_another	include/utility/scheduling.h	/^    T * choose_another() {$/;"	f	class:Scheduler	typeref:typename:T *
chopstick	app/philosophers_dinner/philosophers_dinner.cc	/^Semaphore * chopstick[5];$/;"	v	typeref:typename:Semaphore * [5]
chosen	include/utility/list.h	/^    Element * volatile & chosen() { return _chosen; }$/;"	f	class:Scheduling_List	typeref:typename:Element * volatile &
chosen	include/utility/list.h	/^    Element * volatile & chosen() { return _chosen[R::current_head()]; }$/;"	f	class:Multihead_Scheduling_List	typeref:typename:Element * volatile &
chosen	include/utility/list.h	/^    Element * volatile & chosen() {$/;"	f	class:Scheduling_Multilist	typeref:typename:Element * volatile &
chosen	include/utility/list.h	/^    void chosen(Element * e) { _chosen = e; }$/;"	f	class:Scheduling_List	typeref:typename:void
chosen	include/utility/list.h	/^    void chosen(Element * e) { _chosen[R::current_head()] = e; }$/;"	f	class:Multihead_Scheduling_List	typeref:typename:void
chosen	include/utility/queue.h	/^    Element * volatile & chosen() { return T::chosen(); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element * volatile &
chosen	include/utility/scheduling.h	/^    T * volatile chosen() {$/;"	f	class:Scheduler	typeref:typename:T * volatile
ci_intr	include/machine/pc/pc_e100.h	/^    \/*6*\/   Reg8 pad6:1, direct_rx_dma:1, tco_statistics:1, ci_intr:1, standard_tcb:1, standar/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
cipher	src/utility/aes.cc	/^void SWAES<16>::cipher(void)$/;"	f	class:SWAES	typeref:typename:void
clamp	include/utility/poly1305.h	/^    void clamp() {$/;"	f	class:Poly1305	typeref:typename:void
class_id	include/machine/pc/pc_pci.h	/^    static Reg16 class_id(Reg8 bus, Reg8 dev_fn) {$/;"	f	class:PCI	typeref:typename:Reg16
class_id	include/machine/pci.h	/^        Class_Id class_id;$/;"	m	struct:PCI_Common::Header	typeref:typename:Class_Id
class_prog	include/machine/pci.h	/^        Reg8 class_prog;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
clean	app/hello/makefile	/^clean:$/;"	t
clean	app/makefile	/^clean:$/;"	t
clean	app/philosophers_dinner/makefile	/^clean:$/;"	t
clean	app/producer_consumer/makefile	/^clean:$/;"	t
clean	etc/makefile	/^clean: $(APP)\/$(APPLICATION)\/$(APPLICATION)_traits.h$/;"	t
clean	img/makefile	/^clean:		FORCE$/;"	t
clean	makefile	/^clean: FORCE$/;"	t
clean	src/api/makefile	/^clean:$/;"	t
clean	src/architecture/armv7/makefile	/^clean:$/;"	t
clean	src/architecture/armv8/makefile	/^clean:$/;"	t
clean	src/architecture/common/makefile	/^clean:$/;"	t
clean	src/architecture/ia32/makefile	/^clean:$/;"	t
clean	src/architecture/makefile	/^clean:$/;"	t
clean	src/architecture/rv32/makefile	/^clean:$/;"	t
clean	src/architecture/rv64/makefile	/^clean:$/;"	t
clean	src/boot/makefile	/^clean:$/;"	t
clean	src/init/makefile	/^clean:$/;"	t
clean	src/machine/common/makefile	/^clean:$/;"	t
clean	src/machine/cortex/emote3/makefile	/^clean:$/;"	t
clean	src/machine/cortex/lm3s811/makefile	/^clean:$/;"	t
clean	src/machine/cortex/makefile	/^clean:$/;"	t
clean	src/machine/cortex/raspberry_pi3/makefile	/^clean:$/;"	t
clean	src/machine/cortex/realview_pbx/makefile	/^clean:$/;"	t
clean	src/machine/cortex/zynq/makefile	/^clean:$/;"	t
clean	src/machine/makefile	/^clean:$/;"	t
clean	src/machine/pc/makefile	/^clean:$/;"	t
clean	src/machine/riscv/makefile	/^clean:$/;"	t
clean	src/makefile	/^clean:$/;"	t
clean	src/setup/makefile	/^clean:$/;"	t
clean	src/system/makefile	/^clean:$/;"	t
clean	src/utility/makefile	/^clean:$/;"	t
clean	tests/active_test/makefile	/^clean:$/;"	t
clean	tests/alarm_test/makefile	/^clean:$/;"	t
clean	tests/nic_test/makefile	/^clean:$/;"	t
clean	tests/segment_test/makefile	/^clean:$/;"	t
clean	tools/eposcc/makefile	/^clean:$/;"	t
clean	tools/eposcfg/makefile	/^clean:$/;"	t
clean	tools/eposctors/makefile	/^clean:$/;"	t
clean	tools/eposflash/makefile	/^clean:$/;"	t
clean	tools/eposmkbi/makefile	/^clean:$/;"	t
clean	tools/epostest/makefile	/^clean:$/;"	t
clean	tools/makefile	/^clean:$/;"	t
clean1	makefile	/^clean1: FORCE$/;"	t
clean_msg	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    void clean_msg(volatile struct mailbox_msg * msg) {$/;"	f	class:IOCtrl	typeref:typename:void
cleanapps	makefile	/^cleanapps: FORCE$/;"	t
cleantest	makefile	/^cleantest: cleanapps$/;"	t
clear	include/machine/cortex/emote3/emote3_gpio.h	/^    void clear() { _gpio->clear(_pin_mask); }$/;"	f	class:GPIO_Engine	typeref:typename:void
clear	include/machine/cortex/engine/pl061.h	/^    void clear() { gpio(DATA) = 0; }$/;"	f	class:PL061	typeref:typename:void
clear	include/machine/cortex/engine/pl061.h	/^    void clear(Pin mask) { set(mask, false); }$/;"	f	class:PL061	typeref:typename:void
clear	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void clear() { _gpio->clear(_pin_mask); }$/;"	f	class:GPIO_Engine	typeref:typename:void
clear	include/machine/display.h	/^    static void clear() {$/;"	f	class:Serial_Display	typeref:typename:void
clear	include/machine/pc/pc_display.h	/^    static void clear() {$/;"	f	class:VGA	typeref:typename:void
clear	include/machine/pc/pc_ic.h	/^    static void clear() {$/;"	f	class:APIC	typeref:typename:void
clear_bss	src/machine/common/machine_common.cc	/^void Machine_Common::clear_bss()$/;"	f	class:Machine_Common	typeref:typename:__BEGIN_SYS void
clear_cond_changed	include/architecture/ia32/ia32_pmu.h	/^    static void clear_cond_changed(void) {$/;"	f	class:Intel_PMU_V2	typeref:typename:void
clear_interrupts	include/machine/cortex/emote3/emote3_gpio.h	/^    void clear_interrupts() { _gpio->clear_interrupts(_port, 0xff); }$/;"	f	class:GPIO_Engine	typeref:typename:void
clear_interrupts	include/machine/cortex/engine/pl061.h	/^    void clear_interrupts(Port port, Pin mask) {$/;"	f	class:PL061	typeref:typename:void
clear_interrupts	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void clear_interrupts() { _gpio->clear_interrupts(_port, 0xff); }$/;"	f	class:GPIO_Engine	typeref:typename:void
clear_overflow	include/architecture/ia32/ia32_pmu.h	/^    static void clear_overflow(Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:void
clock	include/architecture/armv7/armv7_cpu.h	/^    static Hertz clock() { return _cpu_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
clock	include/architecture/armv8/armv8_cpu.h	/^    static Hertz clock() { return _cpu_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
clock	include/architecture/cpu.h	/^    static Hertz clock()  { return Traits<CPU>::CLOCK; }$/;"	f	class:CPU_Common	typeref:typename:Hertz
clock	include/architecture/cpu.h	/^    static void clock(const Hertz & frequency) {}$/;"	f	class:CPU_Common	typeref:typename:void
clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz clock() { return _cpu_current_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
clock	include/architecture/ia32/ia32_cpu.h	/^    static void clock(Hertz frequency) {$/;"	f	class:CPU	typeref:typename:void
clock	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        constexpr Hertz clock() const { return CLOCK; }$/;"	f	class:CC2538RF::Timer	typeref:typename:Hertz
clock	include/machine/cortex/emote3/emote3_timer.h	/^    Hertz clock() const { return _gptm->clock(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/emote3/emote3_timer.h	/^    static Hertz clock() { return systick()->clock(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:ARM_Timer	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:BCM_Mailbox_Timer	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:BCM_Timer	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:A9_Global_Timer	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:A9_Private_Timer	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_m3/gptm.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:GPTM	typeref:typename:Hertz
clock	include/machine/cortex/engine/cortex_m3/systick.h	/^    Hertz clock() { return CLOCK; }$/;"	f	class:SysTick	typeref:typename:Hertz
clock	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    Hertz clock() const { return _gptm->clock(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static Hertz clock() { return systick()->clock(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^inline void CPU::clock(const Hertz & frequency) {$/;"	f	class:CPU	typeref:typename:void
clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    Hertz clock() { return timer()->clock(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static Hertz clock() { return timer()->clock(); }$/;"	f	class:ARM_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static Hertz clock() { return timer()->clock(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    Hertz clock() const { return gt()->clock(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static Hertz clock() { return pt()->clock(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/zynq/zynq_timer.h	/^    Hertz clock() const { return gt()->clock(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Hertz
clock	include/machine/cortex/zynq/zynq_timer.h	/^    static Hertz clock() { return pt()->clock(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Hertz
clock	include/machine/pc/pc_timer.h	/^    static Hertz clock() { return CLOCK; }$/;"	f	class:i8253	typeref:typename:Hertz
clock	include/machine/pc/pc_timer.h	/^    static Hertz clock() { return CPU::bus_clock(); }$/;"	f	class:APIC_Timer	typeref:typename:Hertz
clock	tools/eposmkbi/eposmkbi.cc	/^    unsigned int   clock;$/;"	m	struct:Configuration	typeref:typename:unsigned int	file:
clock_i2c	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void clock_i2c() {$/;"	f	class:SysCtrl	typeref:typename:void
clock_ieee802_15_4	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void clock_ieee802_15_4() {$/;"	f	class:SysCtrl	typeref:typename:void
clock_init	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    void clock_init() {$/;"	f	class:SysCtrl	typeref:typename:void
clock_source	include/machine/cortex/engine/pl022.h	/^    Reg32 clock_source() {$/;"	f	class:PL022	typeref:typename:Reg32
clock_source	include/machine/cortex/engine/pl022.h	/^    void clock_source(Reg32 source) {$/;"	f	class:PL022	typeref:typename:void
clock_spi	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void clock_spi(unsigned int unit) {$/;"	f	class:SysCtrl	typeref:typename:void
clock_timer	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void clock_timer(unsigned int unit) {$/;"	f	class:SysCtrl	typeref:typename:void
clock_timer	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    void clock_timer(unsigned int unit) {}$/;"	f	class:SysCtrl	typeref:typename:void
clock_uart	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void clock_uart(unsigned int unit) {$/;"	f	class:SysCtrl	typeref:typename:void
clock_usb	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void clock_usb() {$/;"	f	class:SysCtrl	typeref:typename:void
cmd	include/machine/pc/pc_pci.h	/^    static int cmd(Reg8 bus, Reg8 dev_fn, Reg8 addr) {$/;"	f	class:PCI	typeref:typename:int
cmd_hi	include/machine/pc/pc_e100.h	/^            volatile Reg8 cmd_hi;$/;"	m	struct:i8255x::CSR::__anon798b6efc0108	typeref:typename:volatile Reg8
cmd_lo	include/machine/pc/pc_e100.h	/^            volatile Reg8 cmd_lo;$/;"	m	struct:i8255x::CSR::__anon798b6efc0108	typeref:typename:volatile Reg8
cmos_read	include/machine/pc/pc_rtc.h	/^    static unsigned char cmos_read(Address a) {$/;"	f	class:MC146818	typeref:typename:unsigned char
cmos_size	include/machine/pc/pc_rtc.h	/^    static unsigned int cmos_size() { return CMOS_SIZE; }$/;"	f	class:MC146818	typeref:typename:unsigned int
cmos_write	include/machine/pc/pc_rtc.h	/^    static void cmos_write(Address a, Reg8 v) {$/;"	f	class:MC146818	typeref:typename:void
cmp	include/utility/bignum.h	/^    static int cmp(const Digit * a, const Digit * b, int size) { \/\/ a == b -> 0, a > b -> 1, a/;"	f	class:Bignum	typeref:typename:int
co2	include/machine/engine/cm1101.h	/^    int co2() { update_data(); return get(); } \/\/ in PPM$/;"	f	class:CM1101	typeref:typename:int
code	include/utility/elf.h	/^        Elf_Addr code;$/;"	m	struct:ELF::Loadable	typeref:typename:Elf_Addr
code_size	include/utility/elf.h	/^        unsigned long code_size;$/;"	m	struct:ELF::Loadable	typeref:typename:unsigned long
collect	include/scheduler.h	/^    bool collect(bool end = false) { return false; }$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:bool
collect_rssi	include/machine/nic.h	/^        static const bool collect_rssi = false;$/;"	m	struct:NIC_Common::Dummy_Metadata	typeref:typename:const bool
collect_rssi	include/machine/nic.h	/^        static const bool collect_rssi = true;$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:const bool
collect_sfdts	include/machine/nic.h	/^        static const bool collect_sfdts = false;$/;"	m	struct:NIC_Common::Dummy_Metadata	typeref:typename:const bool
collect_sfdts	include/machine/nic.h	/^        static const bool collect_sfdts = true;$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:const bool
collecting	include/scheduler.h	/^    static const bool collecting = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
collisions	include/network/ethernet.h	/^        Count collisions;$/;"	m	struct:Ethernet::Statistics	typeref:typename:Count
colorful	include/architecture/armv7/armv7_traits.h	/^    static const bool colorful = false;$/;"	m	struct:Traits	typeref:typename:const bool
colorful	include/architecture/armv8/armv8_traits.h	/^    static const bool colorful = false;$/;"	m	struct:Traits	typeref:typename:const bool
colorful	include/architecture/ia32/ia32_mmu.h	/^    static const bool colorful = Traits<MMU>::colorful;$/;"	m	class:MMU	typeref:typename:const bool
colorful	include/architecture/ia32/ia32_traits.h	/^    static const bool colorful = false;$/;"	m	struct:Traits	typeref:typename:const bool
colorful	include/architecture/rv32/rv32_traits.h	/^    static const bool colorful = false;$/;"	m	struct:Traits	typeref:typename:const bool
colorful	include/architecture/rv64/rv64_traits.h	/^    static const bool colorful = false;$/;"	m	struct:Traits	typeref:typename:const bool
command	include/machine/pc/pc_e100.h	/^        volatile Reg16 command;$/;"	m	struct:i8255x::Control	typeref:typename:volatile Reg16
command	include/machine/pc/pc_keyboard.h	/^    static bool command(const Command & cmd) {$/;"	f	class:i8042	typeref:typename:bool
command	include/machine/pc/pc_pci.h	/^    static Reg16 command(const Locator & l) {$/;"	f	class:PCI	typeref:typename:Reg16
command	include/machine/pc/pc_pci.h	/^    static void command(const Locator & l, Reg16 v) {$/;"	f	class:PCI	typeref:typename:void
command	include/machine/pci.h	/^        Reg16 command;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg16
common	src/machine/cortex/makefile	/^common:		$(LIBMACH) $(LIBINIT)$/;"	t
complete	include/machine/pc/pc_e100.h	/^        Reg32 complete;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
components	tools/eposcfg/eposcfg.cc	/^char components[COMPONENTS][STRING_SIZE] = {$/;"	v	typeref:typename:char[][]
cond_changed	include/architecture/ia32/ia32_pmu.h	/^    static bool cond_changed(void) {$/;"	f	class:Intel_PMU_V2	typeref:typename:bool
config	etc/makefile	/^config: $(INCLUDE)\/system\/config.h$/;"	t
config	include/architecture/armv7/armv7_pmu.h	/^    static void config(Channel channel, const Event event, Flags flags = NONE) {$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
config	include/architecture/ia32/ia32_pmu.h	/^    static bool config(Channel channel, Event event, Flags flags = NONE) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:bool
config	include/architecture/ia32/ia32_pmu.h	/^    static void config(Channel channel, Event event, Flags flags = NONE) {$/;"	f	class:Intel_PMU_V1	typeref:typename:void
config	include/architecture/pmu.h	/^    static void config(Channel channel, Event event, Flags flags = NONE) {}$/;"	f	class:PMU_Common	typeref:typename:void
config	include/architecture/rv32/rv32_pmu.h	/^    static void config(Channel channel, const Event event, Flags flags = NONE) {$/;"	f	class:RV32_PMU	typeref:typename:void
config	include/architecture/rv64/rv64_pmu.h	/^    static void config(Channel channel, const Event event, Flags flags = NONE) {$/;"	f	class:RV64_PMU	typeref:typename:void
config	include/machine/cortex/cortex_rs485.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:RS485	typeref:typename:void
config	include/machine/cortex/emote3/emote3_i2c.h	/^    void config(const Role & role) {$/;"	f	class:CC2538_I2C	typeref:typename:void
config	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void config(const Count & count, bool interrupt, bool periodic) {$/;"	f	class:CC2538RF::Timer	typeref:typename:void
config	include/machine/cortex/emote3/emote3_spi.h	/^    void config(unsigned int clock, const Protocol & protocol, const Mode & mode, unsigned int b/;"	f	class:SPI_Engine	typeref:typename:void
config	include/machine/cortex/emote3/emote3_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/emote3/emote3_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    void config(unsigned int unit, const Count & count) {$/;"	f	class:ARM_Timer	typeref:typename:void
config	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void config(unsigned int unit, const Count & count) {$/;"	f	class:BCM_Mailbox_Timer	typeref:typename:void
config	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void config(unsigned int unit, const Count & count) {$/;"	f	class:BCM_Timer	typeref:typename:void
config	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:BCM_UART	typeref:typename:void
config	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:BCM_UART	typeref:typename:void
config	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    void config(const Count & count) {$/;"	f	class:A9_Private_Timer	typeref:typename:void
config	include/machine/cortex/engine/cortex_m3/gptm.h	/^    void config(const Count & count, bool interrupt, bool periodic) {$/;"	f	class:GPTM	typeref:typename:void
config	include/machine/cortex/engine/cortex_m3/systick.h	/^    void config(const Count & count, bool interrupt, bool periodic) {$/;"	f	class:SysTick	typeref:typename:void
config	include/machine/cortex/engine/pl011.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:PL011	typeref:typename:void
config	include/machine/cortex/engine/pl011.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:PL011	typeref:typename:void
config	include/machine/cortex/engine/pl022.h	/^    void config(Reg32 clock, const Protocol & protocol, const Mode & mode, Reg32 bit_rate, Reg32/;"	f	class:PL022	typeref:typename:void
config	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/zynq/zynq_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/zynq/zynq_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:Zynq_UART_Engine	typeref:typename:void
config	include/machine/cortex/zynq/zynq_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:UART_Engine	typeref:typename:void
config	include/machine/cortex/zynq/zynq_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:Zynq_UART_Engine	typeref:typename:void
config	include/machine/pc/pc_e100.h	/^        struct config config;$/;"	m	struct:i8255x::ConfigureCB	typeref:struct:config
config	include/machine/pc/pc_e100.h	/^    struct config {$/;"	s	class:i8255x
config	include/machine/pc/pc_timer.h	/^    static void config(int channel, Count count, bool interrupt = true, bool periodic = true) {$/;"	f	class:APIC_Timer	typeref:typename:void
config	include/machine/pc/pc_timer.h	/^    static void config(int channel, const Count & count, bool interrupt = true, bool periodic = /;"	f	class:i8253	typeref:typename:void
config	include/machine/pc/pc_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:UART	typeref:typename:void
config	include/machine/pc/pc_uart.h	/^    void config(unsigned int * brate, unsigned int * dbits, unsigned int * par, unsigned int * s/;"	f	class:NS16550AF	typeref:typename:void
config	include/machine/pc/pc_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:UART	typeref:typename:void
config	include/machine/pc/pc_uart.h	/^    void config(unsigned int brate, unsigned int dbits, unsigned int par, unsigned int sbits) {$/;"	f	class:NS16550AF	typeref:typename:void
config	include/machine/riscv/riscv_spi.h	/^    void config(Hertz clock, Protocol protocol, Mode mode, unsigned int bit_rate, unsigned int d/;"	f	class:SiFive_SPI	typeref:typename:void
config	include/machine/riscv/riscv_spi.h	/^    void config(Protocol * protocol, Mode * mode, unsigned int * bit_rate, unsigned int * data_b/;"	f	class:SiFive_SPI	typeref:typename:void
config	include/machine/riscv/riscv_spi.h	/^    void config(Protocol * protocol, Mode * mode, unsigned int * bit_rate, unsigned int * data_b/;"	f	class:SiFive_SPI_Engine	typeref:typename:void
config	include/machine/riscv/riscv_spi.h	/^    void config(unsigned int clock, Protocol protocol, Mode mode, unsigned int bit_rate, unsigne/;"	f	class:SiFive_SPI_Engine	typeref:typename:void
config	include/machine/riscv/riscv_timer.h	/^    static void config(const Hertz & frequency) { mtimecmp(mtime() + (CLOCK \/ frequency)); }$/;"	f	class:Timer	typeref:typename:void
config	include/machine/riscv/riscv_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:DW8250	typeref:typename:void
config	include/machine/riscv/riscv_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:NS16500A	typeref:typename:void
config	include/machine/riscv/riscv_uart.h	/^    void config(unsigned int * baud_rate, unsigned int * data_bits, unsigned int * parity, unsig/;"	f	class:SiFive_UART	typeref:typename:void
config	include/machine/riscv/riscv_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:DW8250	typeref:typename:void
config	include/machine/riscv/riscv_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:NS16500A	typeref:typename:void
config	include/machine/riscv/riscv_uart.h	/^    void config(unsigned int baud_rate, unsigned int data_bits, unsigned int parity, unsigned in/;"	f	class:SiFive_UART	typeref:typename:void
configCB	include/machine/pc/pc_e100.h	/^    ConfigureCB * configCB;$/;"	m	class:E100	typeref:typename:ConfigureCB *
config_clock	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void config_clock() {$/;"	f	class:SysCtrl	typeref:typename:void
config_pmu	include/machine/pc/pc_ic.h	/^    static void config_pmu(const Reg & i) {$/;"	f	class:APIC	typeref:typename:void
config_timer	include/machine/pc/pc_ic.h	/^    static void config_timer(Reg count, bool interrupt, bool periodic) {$/;"	f	class:APIC	typeref:typename:void
configuration	include/machine/cortex/cortex_ethernet.h	/^    const Configuration & configuration() { return _configuration; }$/;"	f	class:Ethernet_NIC	typeref:typename:const Configuration &
configuration	include/machine/cortex/cortex_ieee802_15_4.h	/^    const Configuration & configuration() { return _configuration; }$/;"	f	class:IEEE802_15_4_NIC	typeref:typename:const Configuration &
configuration	include/machine/pc/pc_e100.h	/^    const Configuration & configuration() { return _configuration; }$/;"	f	class:E100	typeref:typename:const Configuration &
configuration	include/machine/pc/pc_pcnet32.h	/^    const Configuration & configuration() { return _configuration; }$/;"	f	class:PCNet32	typeref:typename:const Configuration &
configuration	include/machine/pc/pc_rtl8139.h	/^    const Configuration & configuration() { return _configuration; }$/;"	f	class:RTL8139	typeref:typename:const Configuration &
configuration_number	include/machine/usb.h	/^            unsigned configuration_number : 16;$/;"	m	struct:USB_2_0::Request::Set_Configuration	typeref:typename:unsigned:16
configure	include/utility/predictor.h	/^    void configure(const Config & c) {$/;"	f	class:DBP	typeref:typename:void
configure	include/utility/predictor.h	/^    void configure(const Config & c) {$/;"	f	class:LVP	typeref:typename:void
configure	include/utility/predictor.h	/^    void configure(const Config & conf) {}$/;"	f	class:Dummy_Predictor	typeref:typename:void
configured	include/machine/cortex/emote3/emote3_usb.h	/^    bool configured() { return state() >= USB_2_0::STATE::CONFIGURED; }$/;"	f	class:USB_Engine	typeref:typename:bool
connect	include/machine/pc/pc_ic.h	/^    static void connect() {$/;"	f	class:APIC	typeref:typename:void
constructor_epilogue	src/api/thread.cc	/^void Thread::constructor_epilogue(Log_Addr entry, unsigned int stack_size)$/;"	f	class:Thread	typeref:typename:void
constructor_prologue	src/api/thread.cc	/^void Thread::constructor_prologue(unsigned int stack_size)$/;"	f	class:Thread	typeref:typename:void
consumer	app/producer_consumer/producer_consumer.cc	/^int consumer()$/;"	f	typeref:typename:int
contains	include/utility/geometry.h	/^    bool contains(const Center & c) const { return (center - c) <= radius; }$/;"	f	struct:Sphere	typeref:typename:bool
control	include/machine/cortex/emote3/emote3_usb.h	/^    void control() { endpoint(0); }$/;"	f	class:USB_Engine	typeref:typename:void
convert	include/machine/cortex/emote3/emote3_adc.h	/^    unsigned int convert(unsigned short reading, unsigned int reference) { return _adc->convert(/;"	f	class:ADC_Engine	typeref:typename:unsigned int
convert	include/machine/cortex/emote3/emote3_adc.h	/^    unsigned int convert(unsigned short reading, unsigned int reference, const Resolution & reso/;"	f	class:CC2538_ADC	typeref:typename:unsigned int
copy_and_pad	include/utility/array.h	/^    void copy_and_pad(const void * data, unsigned int size) {$/;"	f	class:Array	typeref:typename:void
copy_and_pad	include/utility/buffer.h	/^    void copy_and_pad(const void * data, unsigned int size) {$/;"	f	class:Circular_Buffer	typeref:typename:void
copy_from_nic	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    unsigned int copy_from_nic(void * frame) { return _rf->copy_from_nic(frame); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:unsigned int
copy_from_nic	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    unsigned int copy_from_nic(void * frame) {$/;"	f	class:CC2538RF	typeref:typename:unsigned int
copy_to_nic	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void copy_to_nic(const void * frame, unsigned int size) { _rf->copy_to_nic(frame, size); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
copy_to_nic	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void copy_to_nic(const void * frame, unsigned int size) {$/;"	f	class:CC2538RF	typeref:typename:void
cores	include/architecture/armv7/armv7_cpu.h	/^    static unsigned int cores() { return 1; }$/;"	f	class:ARMv7_A	typeref:typename:unsigned int
cores	include/architecture/armv7/armv7_cpu.h	/^    static unsigned int cores() { return 1; }$/;"	f	class:ARMv7_M	typeref:typename:unsigned int
cores	include/architecture/armv8/armv8_cpu.h	/^    static unsigned int cores() { return 1; }$/;"	f	class:ARMv8_A	typeref:typename:unsigned int
cores	include/architecture/ia32/ia32_cpu.h	/^    static unsigned int cores() { return 1; }$/;"	f	class:CPU	typeref:typename:unsigned int
cores	include/architecture/rv32/rv32_cpu.h	/^    static unsigned int cores() { return 1; }$/;"	f	class:CPU	typeref:typename:unsigned int
cores	include/architecture/rv64/rv64_cpu.h	/^    static unsigned int cores() { return 1; }$/;"	f	class:CPU	typeref:typename:unsigned int
cos	include/utility/math.h	/^T cos(T x) {$/;"	f	namespace:Math	typeref:typename:T
count	include/machine/cortex/emote3/emote3_timer.h	/^    Count count() const { return _gptm->count(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Count
count	include/machine/cortex/emote3/emote3_timer.h	/^    static Count count() { return systick()->count(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Count
count	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    Count count() {$/;"	f	class:ARM_Timer	typeref:typename:Count
count	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    Count count() { return static_cast<Count>(0); }$/;"	f	class:BCM_Mailbox_Timer	typeref:typename:Count
count	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    Count count() {$/;"	f	class:BCM_Timer	typeref:typename:Count
count	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    Count count() {$/;"	f	class:A9_Global_Timer	typeref:typename:Count
count	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    Count count() { return pt(PTCTR); }$/;"	f	class:A9_Private_Timer	typeref:typename:Count
count	include/machine/cortex/engine/cortex_m3/gptm.h	/^    Count count() { return gptm(GPTMTAR); } \/\/ LM3S811 on QEMU (v2.7.50) does not support read/;"	f	class:GPTM	typeref:typename:Count
count	include/machine/cortex/engine/cortex_m3/systick.h	/^    Count count() { return scs(STCURRENT); }$/;"	f	class:SysTick	typeref:typename:Count
count	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    Count count() const { return _gptm->count(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Count
count	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static Count count() { return systick()->count(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Count
count	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    Count count() const { return gt()->count(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Count
count	include/machine/cortex/zynq/zynq_timer.h	/^    Count count() const { return gt()->count(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Count
count	include/utility/srec.h	/^      unsigned char count;$/;"	m	struct:SREC::srec_t	typeref:typename:unsigned char
count2ms	include/utility/convert.h	/^inline Time count2ms(const Hertz & frequency, const Count & count) { return (static_cast<Tempora/;"	f	namespace:Convert	typeref:typename:Time
count2s	include/utility/convert.h	/^inline Time count2s(const Hertz & frequency, const Count & count) { return static_cast<Temporary/;"	f	namespace:Convert	typeref:typename:Time
count2us	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        static Microsecond count2us(const Count & count) { return Convert::count2us<Hertz, Count/;"	f	class:CC2538RF::Timer	typeref:typename:Microsecond
count2us	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    CC2538RF::Timer::Count count2us( Microsecond cnt ) { return CC2538RF::Timer::us2count( cnt )/;"	f	class:IEEE802_15_4_Engine	typeref:typename:CC2538RF::Timer::Count
count2us	include/utility/convert.h	/^inline Time count2us(const Hertz & frequency, const Count & count) { return (static_cast<Tempora/;"	f	namespace:Convert	typeref:typename:Time
counter	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Count counter() {$/;"	f	class:CC2538RF::Timer	typeref:typename:Count
counter	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void counter(const Count & count) {$/;"	f	class:CC2538RF::Timer	typeref:typename:void
cout	app/hello/hello.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	app/philosophers_dinner/philosophers_dinner.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	app/producer_consumer/producer_consumer.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	src/architecture/common/cpu_test.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	src/architecture/common/pmu_test.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	src/machine/common/spi_test.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	src/system/application_scaffold.cc	/^OStream cout;$/;"	v	typeref:typename:__END_SYS __BEGIN_API __USING_UTIL OStream
cout	tests/active_test/active_test.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	tests/alarm_test/alarm_test.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cout	tests/nic_test/nic_test.cc	/^OStream cout;$/;"	v	typeref:typename:OStream
cpsr	include/architecture/armv8/armv8_cpu.h	/^    static Reg  cpsr() { Reg r; ASM("mrs %0, daif" :  "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
cpsr	include/architecture/armv8/armv8_cpu.h	/^    static void cpsr(Reg r) {   ASM("msr daif, %0" : : "r"(r) : "cc" ); }$/;"	f	class:ARMv8_A	typeref:typename:void
cpsrc	include/architecture/armv8/armv8_cpu.h	/^    static Reg  cpsrc() { Reg r; ASM("mrs %0, daif" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
cpsrc	include/architecture/armv8/armv8_cpu.h	/^    static void cpsrc(Reg r) {   ASM("msr daif, %0" : "=r"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
cpu_clock	include/machine/pc/legacy_pc/legacy_pc_info.h	/^        unsigned int cpu_clock;$/;"	m	struct:System_Info::Time_Map	typeref:typename:unsigned int
cpu_id	include/machine/cortex/zynq/zynq_machine.h	/^    static unsigned int cpu_id() {$/;"	f	class:Zynq	typeref:typename:unsigned int
cpu_wide	include/scheduler.h	/^    static const bool cpu_wide = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
cpuid	include/architecture/ia32/ia32_cpu.h	/^    static void cpuid(Reg32 op, Reg32 * eax, Reg32 * ebx, Reg32 * ecx, Reg32 * edx) {$/;"	f	class:CPU	typeref:typename:void
cr0	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 cr0() { Reg32 r; ASM("movl %%cr0, %0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
cr0	include/architecture/ia32/ia32_cpu.h	/^    static void cr0(Reg32 r) {    ASM("movl %0, %%cr0" : : "r"(r)); }$/;"	f	class:CPU	typeref:typename:void
cr2	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 cr2() { Reg32 r; ASM("movl %%cr2, %0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
cr3	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 cr3() { Reg32 r; ASM("movl %%cr3, %0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
cr3	include/architecture/ia32/ia32_cpu.h	/^    static void cr3(Reg32 r) {    ASM("movl %0, %%cr3" : : "r"(r)); }$/;"	f	class:CPU	typeref:typename:void
cr4	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 cr4() { Reg32 r; ASM("movl %%cr4, %0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
cr4	include/architecture/ia32/ia32_cpu.h	/^    static void cr4(Reg32 r) {    ASM("movl %0, %%cr4" : : "r"(r)); }$/;"	f	class:CPU	typeref:typename:void
crc16	include/utility/crc.h	/^    static unsigned short crc16(char * ptr, int size) {$/;"	f	class:CRC	typeref:typename:unsigned short
crc_16_bit	include/machine/pc/pc_e100.h	/^                 pad15_1:1, ignore_ul_bit:1, crc_16_bit:1, pad15_2:1, crs_or_cdt:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
criterion	include/process.h	/^        Criterion criterion;$/;"	m	struct:Thread::Configuration	typeref:typename:Criterion
criterion	include/process.h	/^    Criterion & criterion() { return const_cast<Criterion &>(_link.rank()); }$/;"	f	class:Thread	typeref:typename:Criterion &
crs_or_cdt	include/machine/pc/pc_e100.h	/^                 pad15_1:1, ignore_ul_bit:1, crc_16_bit:1, pad15_2:1, crs_or_cdt:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
crts	src/architecture/armv7/makefile	/^crts:		$(CRTS)$/;"	t
crts	src/architecture/armv8/makefile	/^crts:		$(CRTS)$/;"	t
crts	src/architecture/ia32/makefile	/^crts:		$(CRTS)$/;"	t
crts	src/architecture/rv32/makefile	/^crts:		$(CRTS)$/;"	t
crts	src/architecture/rv64/makefile	/^crts:		$(CRTS)$/;"	t
crypt	include/utility/aes.h	/^    void crypt(const unsigned char * data, const unsigned char * key, unsigned char * result, bo/;"	f	class:SWAES	typeref:typename:void
cs	include/architecture/ia32/ia32_cpu.h	/^        Reg16 cs;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
cs	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 cs() { Reg16 r; ASM("mov %%cs,%0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
csma_disabled	include/machine/pc/pc_e100.h	/^    \/*8*\/   Reg8 mii_mode:1, pad8:6, csma_disabled:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
csr	include/machine/pc/pc_pcnet32.h	/^    Reg16 csr(int a) volatile {$/;"	f	class:Am79C970A	typeref:typename:Reg16
csr	include/machine/pc/pc_pcnet32.h	/^    void csr(int a, Reg16 v) {$/;"	f	class:Am79C970A	typeref:typename:void
ctab	include/utility/srec.h	/^    static signed char ctab[];$/;"	m	class:SREC	typeref:typename:signed char[]
ctab	src/utility/srec.cc	/^signed char SREC::ctab[] = {$/;"	m	class:SREC	typeref:typename:signed char[]
ctrl	include/machine/pc/pc_keyboard.h	/^       unsigned char ctrl;$/;"	m	struct:PS2_Keyboard::Scancode	typeref:typename:unsigned char
cts	include/machine/pc/pc_uart.h	/^    bool cts() { return reg(MSR) & (1 << 0); }$/;"	f	class:NS16550AF	typeref:typename:bool
cuc_dump_addr	include/machine/pc/pc_e100.h	/^        cuc_dump_addr  = 0x40,$/;"	e	enum:i8255x::scb_cmd_lo
cuc_dump_reset	include/machine/pc/pc_e100.h	/^        cuc_dump_reset = 0x70,$/;"	e	enum:i8255x::scb_cmd_lo
cuc_dump_stats	include/machine/pc/pc_e100.h	/^        cuc_dump_stats = 0x50,$/;"	e	enum:i8255x::scb_cmd_lo
cuc_load_base	include/machine/pc/pc_e100.h	/^        cuc_load_base  = 0x60,$/;"	e	enum:i8255x::scb_cmd_lo
cuc_nop	include/machine/pc/pc_e100.h	/^        cuc_nop        = 0x00,$/;"	e	enum:i8255x::scb_cmd_lo
cuc_resume	include/machine/pc/pc_e100.h	/^        cuc_resume     = 0x20,$/;"	e	enum:i8255x::scb_cmd_lo
cuc_start	include/machine/pc/pc_e100.h	/^        cuc_start      = 0x10,$/;"	e	enum:i8255x::scb_cmd_lo
current	include/architecture/ia32/ia32_mmu.h	/^    static Page_Directory * volatile current() { return static_cast<Page_Directory * volatile>(p/;"	f	class:MMU	typeref:typename:Page_Directory * volatile
current	include/architecture/mmu.h	/^    static Page_Directory * volatile current() { return 0; }$/;"	f	class:No_MMU	typeref:typename:Page_Directory * volatile
dacr	include/architecture/armv7/armv7_cpu.h	/^    static Reg  dacr() { Reg r; ASM ("mrc p15, 0, %0, c3, c0, 0" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv7_A	typeref:typename:Reg
dacr	include/architecture/armv7/armv7_cpu.h	/^    static void dacr(Reg r) {   ASM ("mcr p15, 0, %0, c3, c0, 0" : : "p"(r) :); }$/;"	f	class:ARMv7_A	typeref:typename:void
dacr	include/architecture/armv8/armv8_cpu.h	/^    static Reg  dacr() { Reg r = 0; \/*ASM ("mrc p15, 0, %0, c3, c0, 0" : "=r"(r) : :);*\/ retur/;"	f	class:ARMv8_A	typeref:typename:Reg
dacr	include/architecture/armv8/armv8_cpu.h	/^    static void dacr(Reg r) {  \/*ASM ("mcr p15, 0, %0, c3, c0, 0" : : "p"(r) :);*\/ }$/;"	f	class:ARMv8_A	typeref:typename:void
data	include/machine/pc/pc_keyboard.h	/^    static int data() { return(CPU::in8(DATA)); }$/;"	f	class:i8042	typeref:typename:int
data	include/network/ethernet.h	/^        T * data() { return reinterpret_cast<T *>(&_data); }$/;"	f	class:Ethernet::Frame	typeref:typename:T *
data	include/utility/bignum.h	/^        Digit data[sizeof(Word) \/ sizeof(Digit)];$/;"	m	union:Bignum::_Barrett	typeref:typename:Digit[]
data	include/utility/bignum.h	/^        Digit data[sizeof(Word) \/ sizeof(Digit)];$/;"	m	union:Bignum::_Word	typeref:typename:Digit[]
data	include/utility/buffer.h	/^    Data * data() { return this; }$/;"	f	class:Buffer	typeref:typename:Data *
data	include/utility/elf.h	/^        Elf_Addr data;$/;"	m	struct:ELF::Loadable	typeref:typename:Elf_Addr
data	include/utility/srec.h	/^      unsigned char data[256];$/;"	m	struct:SREC::srec_t	typeref:typename:unsigned char[256]
data_abort	include/machine/cortex/cortex_ic.h	/^    static void data_abort(Interrupt_Id i) { data_abort(); };$/;"	f	class:IC	typeref:typename:void
data_abort	src/machine/cortex/cortex_ic.cc	/^void IC::data_abort()$/;"	f	class:IC	typeref:typename:void
data_size	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 data_size;               \/\/ the ID of the clock\/voltage to get or set$/;"	m	struct:IOCtrl::set_msg_tag	typeref:typename:volatile Reg32
data_size	include/utility/elf.h	/^        unsigned long data_size;$/;"	m	struct:ELF::Loadable	typeref:typename:unsigned long
data_transfer_direction	include/machine/usb.h	/^                        unsigned data_transfer_direction : 1;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::__anon09c9e49c090a::__anon09c9e49c0a08	typeref:typename:unsigned:1
data_transfer_direction	include/machine/usb.h	/^                        unsigned data_transfer_direction : 1;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State::__anon09c9e49c0b0a::__anon09c9e49c0c08	typeref:typename:unsigned:1
data_transfer_direction	include/machine/usb.h	/^                    unsigned data_transfer_direction : 1;$/;"	m	struct:USB_2_0::Request::Device_Request::__anon09c9e49c010a::__anon09c9e49c0208	typeref:typename:unsigned:1
data_transfer_direction	include/machine/usb.h	/^                    unsigned data_transfer_direction : 1;$/;"	m	struct:USB_2_0::Request::Get_Descriptor::__anon09c9e49c050a::__anon09c9e49c0608	typeref:typename:unsigned:1
data_transfer_direction	include/machine/usb.h	/^                    unsigned data_transfer_direction : 1;$/;"	m	struct:USB_2_0::Request::Set_Address::__anon09c9e49c030a::__anon09c9e49c0408	typeref:typename:unsigned:1
data_transfer_direction	include/machine/usb.h	/^                    unsigned data_transfer_direction : 1;$/;"	m	struct:USB_2_0::Request::Set_Configuration::__anon09c9e49c070a::__anon09c9e49c0808	typeref:typename:unsigned:1
date	include/time.h	/^    Date date() { return RTC::date(); }$/;"	f	class:Clock	typeref:typename:Date
date	include/time.h	/^    void date(const Date & d) { return RTC::date(d); }$/;"	f	class:Clock	typeref:typename:void
date	src/machine/pc/pc_rtc.cc	/^RTC::Date RTC::date()$/;"	f	class:RTC	typeref:typename:__BEGIN_SYS RTC::Date
date	src/machine/pc/pc_rtc.cc	/^void RTC::date(const Date & d)$/;"	f	class:RTC	typeref:typename:void
day	include/machine/rtc.h	/^        unsigned int day() const { return _D; };$/;"	f	class:RTC_Common::Date	typeref:typename:unsigned int
db	include/utility/debug.h	/^db(Debug_Error l)$/;"	f	typeref:typename:Select_Debug<((Traits<T1>::debugged||Traits<T2>::debugged)&& Traits<Debug>::error)>
db	include/utility/debug.h	/^db(Debug_Error l)$/;"	f	typeref:typename:Select_Debug<(Traits<T>::debugged && Traits<Debug>::error)>
db	include/utility/debug.h	/^db(Debug_Info l)$/;"	f	typeref:typename:Select_Debug<((Traits<T1>::debugged||Traits<T2>::debugged)&& Traits<Debug>::info)>
db	include/utility/debug.h	/^db(Debug_Info l)$/;"	f	typeref:typename:Select_Debug<(Traits<T>::debugged && Traits<Debug>::info)>
db	include/utility/debug.h	/^db(Debug_Trace l)$/;"	f	typeref:typename:Select_Debug<((Traits<T1>::debugged||Traits<T2>::debugged)&& Traits<Debug>::trace)>
db	include/utility/debug.h	/^db(Debug_Trace l)$/;"	f	typeref:typename:Select_Debug<(Traits<T>::debugged && Traits<Debug>::trace)>
db	include/utility/debug.h	/^db(Debug_Warning l)$/;"	f	typeref:typename:Select_Debug<((Traits<T1>::debugged||Traits<T2>::debugged)&& Traits<Debug>::warning)>
db	include/utility/debug.h	/^db(Debug_Warning l)$/;"	f	typeref:typename:Select_Debug<(Traits<T>::debugged && Traits<Debug>::warning)>
dcd	include/machine/pc/pc_uart.h	/^    bool dcd() { return reg(MSR) & (1 << 3); }$/;"	f	class:NS16550AF	typeref:typename:bool
deadline	include/machine/nic.h	/^    	Microsecond deadline;                 \/\/ Time until when this message must arrive at the /;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:Microsecond
deadline	include/machine/nic.h	/^            Microsecond deadline;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:Microsecond
debug	img/makefile	/^debug:		$(IMAGE)$/;"	t
debug	makefile	/^debug: FORCE$/;"	t
debug1	makefile	/^debug1: etc img\/$(APPLICATION)$(MACH_IMGSUFF)$/;"	t
debugged	app/hello/hello_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/hello/hello_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/hello/hello_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/hello/hello_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/producer_consumer/producer_consumer_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/producer_consumer/producer_consumer_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/producer_consumer/producer_consumer_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	app/producer_consumer/producer_consumer_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool debugged = Traits<Build>::debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const bool debugged = Traits<Build>::debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool debugged                  = Traits<Build>::debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const bool debugged = Traits<Build>::debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/zynq/zynq_traits.h	/^    static const bool debugged = Traits<Build>::debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/cortex/zynq/zynq_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	include/system/traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/active_test/active_test_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/active_test/active_test_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/active_test/active_test_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/active_test/active_test_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/alarm_test/alarm_test_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/alarm_test/alarm_test_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/alarm_test/alarm_test_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/alarm_test/alarm_test_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/nic_test/nic_test_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/nic_test/nic_test_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/nic_test/nic_test_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/nic_test/nic_test_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/segment_test/segment_test_traits.h	/^    static const bool debugged = Traits<Thread>::trace_idle || hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/segment_test/segment_test_traits.h	/^    static const bool debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/segment_test/segment_test_traits.h	/^    static const bool debugged = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
debugged	tests/segment_test/segment_test_traits.h	/^    static const bool debugged = true;$/;"	m	struct:Traits	typeref:typename:const bool
dec	include/utility/ostream.h	/^constexpr OStream::Dec dec;$/;"	v	typeref:typename:OStream::Dec
decrypt	include/utility/aes.h	/^    void decrypt(const unsigned char * data, const unsigned char * key, unsigned char * result) /;"	f	class:SWAES	typeref:typename:void
deg2rad	include/utility/convert.h	/^inline T deg2rad(T deg) { return deg * Math::pi() \/ 180.0; }$/;"	f	namespace:Convert	typeref:typename:T
delay	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    void delay(const Count & offset) {$/;"	f	class:A9_Private_Timer	typeref:typename:void
delay	include/machine/cortex/engine/cortex_m3/gptm.h	/^    void delay(const Count & offset) {$/;"	f	class:GPTM	typeref:typename:void
delay	include/machine/cortex/engine/cortex_m3/systick.h	/^    void delay(const Count & offset) {$/;"	f	class:SysTick	typeref:typename:void
delay	include/machine/machine.h	/^    static void delay(const Microsecond & time) {$/;"	f	class:Machine_Common	typeref:typename:void
delay	src/api/alarm.cc	/^void Alarm::delay(const Microsecond & time)$/;"	f	class:Alarm	typeref:typename:void
demote	include/utility/list.h	/^        int demote(const R & n = 1) { _rank += n; return _rank; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:int
demote	include/utility/list.h	/^        int demote(const R & n = 1) { _rank += n; return _rank; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:int
demote	include/utility/list.h	/^        int demote(const R & n = 1) { _rank += n; return _rank; }$/;"	f	class:List_Elements::Ranked	typeref:typename:int
demote	include/utility/list.h	/^        int demote(const R & n = 1) { _rank += n; return _rank; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:int
descriptor_index	include/machine/usb.h	/^            unsigned descriptor_index : 8;$/;"	m	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:unsigned:8
descriptor_length	include/machine/usb.h	/^            unsigned descriptor_length : 16;$/;"	m	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:unsigned:16
descriptor_type	include/machine/usb.h	/^            unsigned descriptor_type : 8;$/;"	m	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:unsigned:8
destined_to_me	include/machine/nic.h	/^    	bool destined_to_me;                  \/\/ Whether this node is the final destination for t/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
destined_to_me	include/machine/nic.h	/^            bool destined_to_me;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
detach	include/architecture/ia32/ia32_mmu.h	/^        void detach(const Chunk & chunk) {$/;"	f	class:MMU::Directory	typeref:typename:void
detach	include/architecture/ia32/ia32_mmu.h	/^        void detach(const Chunk & chunk, Log_Addr addr) {$/;"	f	class:MMU::Directory	typeref:typename:void
detach	include/architecture/ia32/ia32_mmu.h	/^        void detach(unsigned int from, const Page_Table * pt, unsigned int n) {$/;"	f	class:MMU::Directory	typeref:typename:void
detach	include/architecture/mmu.h	/^        void detach(const Chunk & chunk) {}$/;"	f	class:No_MMU::Directory	typeref:typename:void
detach	include/architecture/mmu.h	/^        void detach(const Chunk & chunk, Log_Addr addr) {}$/;"	f	class:No_MMU::Directory	typeref:typename:void
detach	include/machine/cortex/cortex_ethernet.h	/^    virtual void detach(Observer * o, const Protocol & p) {$/;"	f	class:Ethernet_NIC	typeref:typename:void
detach	include/machine/keyboard.h	/^    static void detach(Observer * obs) { _observed.detach(obs); }$/;"	f	class:Serial_Keyboard	typeref:typename:void
detach	include/machine/pc/pc_e100.h	/^    void detach(Observer * o, const Protocol & p) {$/;"	f	class:E100	typeref:typename:void
detach	include/machine/pc/pc_keyboard.h	/^    static void detach(Observer * obs) { _observed.detach(obs); }$/;"	f	class:PS2_Keyboard	typeref:typename:void
detach	include/machine/pc/pc_pcnet32.h	/^    void detach(Observer * o, const Protocol & p) {$/;"	f	class:PCNet32	typeref:typename:void
detach	include/machine/pc/pc_rtl8139.h	/^    virtual void detach(Observer * o, const Protocol & p) {$/;"	f	class:RTL8139	typeref:typename:void
detach	include/utility/observer.h	/^    virtual void detach(Conditional_Observer<C> * o, const C & c) {$/;"	f	class:Conditionally_Observed	typeref:typename:void
detach	include/utility/observer.h	/^    virtual void detach(Data_Observer<D, C> * o, const C & c) {$/;"	f	class:Data_Observed	typeref:typename:void
detach	include/utility/observer.h	/^    virtual void detach(Data_Observer<D, void> * o) {$/;"	f	class:Data_Observed	typeref:typename:void
detach	include/utility/observer.h	/^inline void Observed::detach(Observer * o)$/;"	f	class:Observed	typeref:typename:void
detach	src/api/address_space.cc	/^void Address_Space::detach(Segment * seg)$/;"	f	class:Address_Space	typeref:typename:void
detach	src/api/address_space.cc	/^void Address_Space::detach(Segment * seg, Log_Addr addr)$/;"	f	class:Address_Space	typeref:typename:void
detect_memory	src/setup/setup_legacy_pc.cc	/^void Setup::detect_memory(unsigned long * base, unsigned long * top)$/;"	f	class:Setup	typeref:typename:void
detect_pci	src/setup/setup_legacy_pc.cc	/^void Setup::detect_pci(unsigned long * base, unsigned long * top)$/;"	f	class:Setup	typeref:typename:void
dev_fn	include/machine/pci.h	/^        Reg8 dev_fn; \/\/ dev = 5 bits, fn = 3 bits$/;"	m	struct:PCI_Common::Locator	typeref:typename:Reg8
device	include/machine/cortex/cortex_ethernet.h	/^        Ethernet_NIC * device;$/;"	m	struct:Ethernet_NIC::Device	typeref:typename:Ethernet_NIC *
device	include/machine/cortex/cortex_ieee802_15_4.h	/^        IEEE802_15_4_NIC * device;$/;"	m	struct:IEEE802_15_4_NIC::Device	typeref:typename:IEEE802_15_4_NIC *
device	include/machine/cortex/engine/m95.h	/^        M95 * device;$/;"	m	struct:M95::Device	typeref:typename:M95 *
device	include/machine/pc/pc_e100.h	/^        E100 * device;$/;"	m	struct:E100::Device	typeref:typename:E100 *
device	include/machine/pc/pc_pcnet32.h	/^        PCNet32 * device;$/;"	m	struct:PCNet32::Device	typeref:typename:PCNet32 *
device	include/machine/pc/pc_rtl8139.h	/^        RTL8139 * device;$/;"	m	struct:RTL8139::Device	typeref:typename:RTL8139 *
device_address	include/machine/usb.h	/^            unsigned device_address : 16;$/;"	m	struct:USB_2_0::Request::Set_Address	typeref:typename:unsigned:16
device_id	include/machine/pc/pc_pci.h	/^    static Reg16 device_id(Reg8 bus, Reg8 dev_fn) {$/;"	f	class:PCI	typeref:typename:Reg16
device_id	include/machine/pci.h	/^        Device_Id device_id;$/;"	m	struct:PCI_Common::Header	typeref:typename:Device_Id
direct_rx_dma	include/machine/pc/pc_e100.h	/^    \/*6*\/   Reg8 pad6:1, direct_rx_dma:1, tco_statistics:1, ci_intr:1, standard_tcb:1, standar/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
direction	include/machine/cortex/emote3/emote3_gpio.h	/^    void direction(Direction dir) {$/;"	f	class:GPIO_Engine	typeref:typename:void
direction	include/machine/cortex/engine/pl061.h	/^    void direction(Pin mask, Direction dir) {$/;"	f	class:PL061	typeref:typename:void
direction	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void direction(const Direction & dir) {$/;"	f	class:GPIO_Engine	typeref:typename:void
directory_bits	include/architecture/mmu.h	/^    constexpr static Log_Addr directory_bits(Log_Addr addr) { return (addr & ~((1 << PD_BITS) - /;"	f	class:MMU_Common	typeref:typename:Log_Addr
disable	include/machine/cortex/cortex_ic.h	/^    static void disable() {$/;"	f	class:IC	typeref:typename:void
disable	include/machine/cortex/cortex_ic.h	/^    static void disable(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
disable	include/machine/cortex/cortex_pwm.h	/^    void disable() { _timer->disable(); }$/;"	f	class:PWM	typeref:typename:void
disable	include/machine/cortex/cortex_timer.h	/^    static void disable() { db<Timer>(TRC) << "Timer::disable()" << endl; Engine::disable(); }$/;"	f	class:Timer	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_ic.h	/^    static void disable() { nvic()->disable(); }$/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_ic.h	/^    static void disable(Interrupt_Id i) { if((i >= EXCS) && (i <= INTS)) nvic()->disable(int2irq/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_pwm.h	/^    void disable() { _timer->disable(); }$/;"	f	class:PWM	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_timer.h	/^    static void disable() { systick()->disable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_timer.h	/^    void disable() const { _gptm->disable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_usb.h	/^    void disable() { usb(CTRL) &= ~USBEN; }$/;"	f	class:USB_Engine	typeref:typename:void
disable	include/machine/cortex/emote3/emote3_watchdog.h	/^    void disable() { wd(WDCTL) &= ~EN; }$/;"	f	class:Watchdog_Engine	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    void disable() {$/;"	f	class:ARM_Timer	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void disable() {$/;"	f	class:BCM_IRQ	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void disable() {$/;"	f	class:BCM_Mailbox	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void disable(int i) {$/;"	f	class:BCM_IRQ	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void disable(int i) {$/;"	f	class:BCM_Mailbox	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void disable() { timer(TCS) &= ~(1 << INTERRUPT_ENABLE | 1 << TIMER_ENABLE); }$/;"	f	class:BCM_Mailbox_Timer	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void disable() {}$/;"	f	class:BCM_Timer	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void disable() { uart(AUX_ENABLES) &= ~UEN; }$/;"	f	class:BCM_UART	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a9/gic.h	/^    void disable() {$/;"	f	class:GIC_Distributor	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a9/gic.h	/^    void disable(Interrupt_Id i) {$/;"	f	class:GIC_Distributor	typeref:typename:void
disable	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    void disable() { pt(PTCLR) &= ~TIMER_ENABLE; }$/;"	f	class:A9_Private_Timer	typeref:typename:void
disable	include/machine/cortex/engine/cortex_m3/gptm.h	/^    void disable() { gptm(GPTMCTL) &= ~TAEN; }$/;"	f	class:GPTM	typeref:typename:void
disable	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void disable() {$/;"	f	class:NVIC	typeref:typename:void
disable	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void disable(IRQ i) {$/;"	f	class:NVIC	typeref:typename:void
disable	include/machine/cortex/engine/cortex_m3/systick.h	/^    void disable() { scs(STCTRL) &= ~ENABLE; }$/;"	f	class:SysTick	typeref:typename:void
disable	include/machine/cortex/engine/pl011.h	/^    void disable() { uart(UCR) &= ~UEN; }$/;"	f	class:PL011	typeref:typename:void
disable	include/machine/cortex/engine/pl022.h	/^    void disable() {$/;"	f	class:PL022	typeref:typename:void
disable	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static void disable() { nvic()->disable(); }$/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static void disable(Interrupt_Id i) { if((i >= EXCS) && (i <= INTS)) nvic()->disable(int2irq/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static void disable() { systick()->disable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    void disable() const { _gptm->disable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void disable() { \/* irq()->disable(); mbox()->disable(); *\/ } \/\/ FIXME$/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void disable(unsigned int i) {$/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void disable() { timer()->disable(); }$/;"	f	class:ARM_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void disable() { timer()->disable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    void disable() { timer()->disable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static void disable() { gic_distributor()->disable(); }$/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static void disable(Interrupt_Id i) { if((i >= EXCS) && (i <= INTS)) gic_distributor()->disa/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static void disable() { pt()->disable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    void disable() const { gt()->disable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/zynq/zynq_ic.h	/^    static void disable() { gic_distributor()->disable(); }$/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/zynq/zynq_ic.h	/^    static void disable(Interrupt_Id i) { if((i >= EXCS) && (i <= INTS)) gic_distributor()->disa/;"	f	class:IC_Engine	typeref:typename:void
disable	include/machine/cortex/zynq/zynq_timer.h	/^    static void disable() { pt()->disable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/zynq/zynq_timer.h	/^    void disable() const { gt()->disable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
disable	include/machine/cortex/zynq/zynq_uart.h	/^    void disable() {}$/;"	f	class:Zynq_UART_Engine	typeref:typename:void
disable	include/machine/engine/cm1101.h	/^    void disable() {} \/\/ not supported by CM1101$/;"	f	class:CM1101	typeref:typename:void
disable	include/machine/pc/pc_ic.h	/^    static void disable() { imr(~(1 << IRQ_CASCADE)); }$/;"	f	class:i8259A	typeref:typename:void
disable	include/machine/pc/pc_ic.h	/^    static void disable() {$/;"	f	class:APIC	typeref:typename:void
disable	include/machine/pc/pc_ic.h	/^    static void disable() {$/;"	f	class:IC	typeref:typename:void
disable	include/machine/pc/pc_ic.h	/^    static void disable(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
disable	include/machine/pc/pc_ic.h	/^    static void disable(int i) { disable(); }$/;"	f	class:APIC	typeref:typename:void
disable	include/machine/pc/pc_ic.h	/^    static void disable(int i) { imr(imr() | (1 << int2irq(i))); }$/;"	f	class:i8259A	typeref:typename:void
disable	include/machine/pc/pc_keyboard.h	/^    static void disable() {$/;"	f	class:i8042	typeref:typename:void
disable	include/machine/pc/pc_timer.h	/^    static void disable() { db<Timer>(TRC) << "Timer::disable()" << endl; IC::disable(IC::INT_SY/;"	f	class:Timer	typeref:typename:void
disable	include/machine/pc/pc_timer.h	/^    static void disable(int channel) { APIC::disable_timer(); }$/;"	f	class:APIC_Timer	typeref:typename:void
disable	include/machine/riscv/riscv_ic.h	/^    static void disable() {$/;"	f	class:IC	typeref:typename:void
disable	include/machine/riscv/riscv_ic.h	/^    static void disable(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
disable	include/machine/riscv/riscv_timer.h	/^    static void disable() {}$/;"	f	class:Timer	typeref:typename:void
disable_pmu	include/machine/pc/pc_ic.h	/^    static void disable_pmu() {$/;"	f	class:APIC	typeref:typename:void
disable_pwm	include/machine/cortex/emote3/emote3_pwm.h	/^    static void disable_pwm(unsigned int timer, unsigned int gpio_port, unsigned int gpio_pin) {$/;"	f	typeref:typename:void
disable_timer	include/machine/pc/pc_ic.h	/^    static void disable_timer() {$/;"	f	class:APIC	typeref:typename:void
disconnect	include/machine/pc/pc_ic.h	/^    static void disconnect() {$/;"	f	class:APIC	typeref:typename:void
dispatch	src/api/thread.cc	/^void Thread::dispatch(Thread * prev, Thread * next, bool charge)$/;"	f	class:Thread	typeref:typename:void
dispatch	src/machine/cortex/cortex_ic.cc	/^void IC::dispatch()$/;"	f	class:IC	typeref:typename:void
dispatch	src/machine/cortex/cortex_ic.cc	/^void IC::dispatch(Interrupt_Id i)$/;"	f	class:IC	typeref:typename:void
dispatch	src/machine/pc/pc_ic.cc	/^void IC::dispatch(unsigned int i)$/;"	f	class:IC	typeref:typename:void
dispatch	src/machine/riscv/riscv_ic.cc	/^void IC::dispatch()$/;"	f	class:IC	typeref:typename:void
dist	makefile	/^dist: veryclean$/;"	t
divide_by_two	include/utility/bignum.h	/^    bool divide_by_two(bool carry = 0) __attribute__((noinline))$/;"	f	class:Bignum	typeref:typename:bool
dlab	include/machine/pc/pc_uart.h	/^    void dlab(bool f) { reg(LCR, (reg(LCR) & 0x7f) | (f << 7)); }$/;"	f	class:NS16550AF	typeref:typename:void
dlab	include/machine/riscv/riscv_uart.h	/^    void dlab(bool f) { reg(LCR) = (reg(LCR) & 0x7f) | (f << 7); }$/;"	f	class:DW8250	typeref:typename:void
dlab	include/machine/riscv/riscv_uart.h	/^    void dlab(bool f) { reg(LCR) = (reg(LCR) & 0x7f) | (f << 7); }$/;"	f	class:NS16500A	typeref:typename:void
dma_max_count_enable	include/machine/pc/pc_e100.h	/^    \/*5*\/   Reg8 tx_dma_max_count:7, dma_max_count_enable:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
dmadump	include/machine/pc/pc_e100.h	/^    struct mem * dmadump;$/;"	m	class:E100	typeref:struct:mem *
do_something	src/architecture/common/pmu_test.cc	/^void do_something()$/;"	f	typeref:typename:void
downlink	include/machine/nic.h	/^    	bool downlink;                        \/\/ Message direction (downlink == from sink to sens/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
downlink	include/machine/nic.h	/^            bool downlink;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
drop	include/machine/cortex/cortex_ieee802_15_4.h	/^    bool drop(Buffer * buf) { return MAC::drop(buf); }$/;"	f	class:IEEE802_15_4_NIC	typeref:typename:bool
drop	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void drop() { _rf->drop(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
drop	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void drop() { sfr(RFST) = ISFLUSHRX; }$/;"	f	class:CC2538RF	typeref:typename:void
drop	include/machine/nic.h	/^    virtual bool drop(Buffer * buf) { return false; } \/\/ after send, while still in the workin/;"	f	class:NIC	typeref:typename:bool
ds	include/architecture/ia32/ia32_cpu.h	/^        Reg16 ds;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
ds	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 ds() { Reg16 r; ASM("mov %%ds,%0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
dsb	include/architecture/armv7/armv7_cpu.h	/^    static void dsb() { ASM("dsb"); } \/\/ wait for the completion of all cache maintenance oper/;"	f	class:ARMv7	typeref:typename:void
dsb	include/architecture/armv8/armv8_cpu.h	/^    static void dsb() { ASM("dsb ish"); }$/;"	f	class:ARMv8_A	typeref:typename:void
dsr	include/machine/pc/pc_uart.h	/^    bool dsr() { return reg(MSR) & (1 << 1); }$/;"	f	class:NS16550AF	typeref:typename:bool
dst	include/network/ethernet.h	/^        const Address & dst() const { return _dst; }$/;"	f	class:Ethernet::Header	typeref:typename:const Address &
dtr	include/machine/pc/pc_uart.h	/^    void dtr() { reg(MCR, reg(MCR) | (1 << 0)); }$/;"	f	class:NS16550AF	typeref:typename:void
dump_buf	include/machine/pc/pc_e100.h	/^        Reg8 dump_buf[596];$/;"	m	struct:i8255x::mem	typeref:typename:Reg8[596]
duty_cycle	include/machine/cortex/cortex_pwm.h	/^    void duty_cycle(const Percent & d) { _timer->pwm(d); }$/;"	f	class:PWM	typeref:typename:void
duty_cycle	include/machine/cortex/emote3/emote3_pwm.h	/^    void duty_cycle(const Percent & d) { _timer->pwm(d); }$/;"	f	class:PWM	typeref:typename:void
dwDTERate	include/machine/usb.h	/^                    unsigned dwDTERate : 32;  \/\/ Data terminal rate, in bits per second.$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::Data_Format	typeref:typename:unsigned:32
dwio_bcr	include/machine/pc/pc_pcnet32.h	/^    Reg16 dwio_bcr(int a) volatile {$/;"	f	class:Am79C970A	typeref:typename:Reg16
dwio_bcr	include/machine/pc/pc_pcnet32.h	/^    void dwio_bcr(int a, Reg16 v) volatile {$/;"	f	class:Am79C970A	typeref:typename:void
dwio_csr	include/machine/pc/pc_pcnet32.h	/^    Reg16 dwio_csr(int a) volatile {$/;"	f	class:Am79C970A	typeref:typename:Reg16
dwio_csr	include/machine/pc/pc_pcnet32.h	/^    void dwio_csr(int a, Reg16 v) {$/;"	f	class:Am79C970A	typeref:typename:void
dwio_rap	include/machine/pc/pc_pcnet32.h	/^    Reg16 dwio_rap() volatile {$/;"	f	class:Am79C970A	typeref:typename:Reg16
dwio_rap	include/machine/pc/pc_pcnet32.h	/^    void dwio_rap(Reg16 v) {$/;"	f	class:Am79C970A	typeref:typename:void
dwio_s_reset	include/machine/pc/pc_pcnet32.h	/^    void dwio_s_reset() {$/;"	f	class:Am79C970A	typeref:typename:void
dynamic	include/scheduler.h	/^    static const bool dynamic = false;$/;"	m	class:FCFS	typeref:typename:const bool
dynamic	include/scheduler.h	/^    static const bool dynamic = false;$/;"	m	class:RR	typeref:typename:const bool
dynamic	include/scheduler.h	/^    static const bool dynamic = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
e	include/utility/math.h	/^constexpr float e() { return 2.7182818284590452354; }$/;"	f	namespace:Math	typeref:typename:float
eMote1	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
eMote2	include/system/traits.h	/^    enum {eMote1, eMote2, STK500, RCX, Cortex, PC, Leon, Virtex, RISCV};$/;"	e	enum:Traits_Tokens::__anon389b43b90303
eMote3	include/machine/cortex/emote3/emote3_machine.h	/^    eMote3() {}$/;"	f	class:eMote3
eMote3	include/machine/cortex/emote3/emote3_machine.h	/^class eMote3: private Machine_Common$/;"	c
eMote3	include/system/traits.h	/^    enum {Unique, Virt, Legacy_PC, eMote3, LM3S811, Zynq, Realview_PBX, Raspberry_Pi3, SiFive_E,/;"	e	enum:Traits_Tokens::__anon389b43b90403
e_ehsize	include/utility/elf-linux.h	/^  Elf32_Half e_ehsize;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_ehsize	include/utility/elf-linux.h	/^  Elf64_Half e_ehsize;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_entry	include/utility/elf-linux.h	/^  Elf32_Addr e_entry;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Addr
e_entry	include/utility/elf-linux.h	/^  Elf64_Addr e_entry;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Addr
e_flags	include/utility/elf-linux.h	/^  Elf32_Word e_flags;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Word
e_flags	include/utility/elf-linux.h	/^  Elf64_Word e_flags;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Word
e_ident	include/utility/elf-linux.h	/^  unsigned char e_ident[(16)];$/;"	m	struct:Elf32_Ehdr	typeref:typename:unsigned char[]
e_ident	include/utility/elf-linux.h	/^  unsigned char e_ident[(16)];$/;"	m	struct:Elf64_Ehdr	typeref:typename:unsigned char[]
e_machine	include/utility/elf-linux.h	/^  Elf32_Half e_machine;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_machine	include/utility/elf-linux.h	/^  Elf64_Half e_machine;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_phentsize	include/utility/elf-linux.h	/^  Elf32_Half e_phentsize;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_phentsize	include/utility/elf-linux.h	/^  Elf64_Half e_phentsize;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_phnum	include/utility/elf-linux.h	/^  Elf32_Half e_phnum;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_phnum	include/utility/elf-linux.h	/^  Elf64_Half e_phnum;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_phoff	include/utility/elf-linux.h	/^  Elf32_Off e_phoff;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Off
e_phoff	include/utility/elf-linux.h	/^  Elf64_Off e_phoff;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Off
e_shentsize	include/utility/elf-linux.h	/^  Elf32_Half e_shentsize;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_shentsize	include/utility/elf-linux.h	/^  Elf64_Half e_shentsize;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_shnum	include/utility/elf-linux.h	/^  Elf32_Half e_shnum;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_shnum	include/utility/elf-linux.h	/^  Elf64_Half e_shnum;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_shoff	include/utility/elf-linux.h	/^  Elf32_Off e_shoff;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Off
e_shoff	include/utility/elf-linux.h	/^  Elf64_Off e_shoff;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Off
e_shstrndx	include/utility/elf-linux.h	/^  Elf32_Half e_shstrndx;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_shstrndx	include/utility/elf-linux.h	/^  Elf64_Half e_shstrndx;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_type	include/utility/elf-linux.h	/^  Elf32_Half e_type;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Half
e_type	include/utility/elf-linux.h	/^  Elf64_Half e_type;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Half
e_version	include/utility/elf-linux.h	/^  Elf32_Word e_version;$/;"	m	struct:Elf32_Ehdr	typeref:typename:Elf32_Word
e_version	include/utility/elf-linux.h	/^  Elf64_Word e_version;$/;"	m	struct:Elf64_Ehdr	typeref:typename:Elf64_Word
eax	include/architecture/ia32/ia32_cpu.h	/^        Reg32 eax;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
eax	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 eax() { Reg32 r; ASM("movl %%eax,%0"  : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
eax	include/architecture/ia32/ia32_cpu.h	/^    static void eax(Reg32 r) {    ASM("movl %0, %%eax" : : "X"(r)); }$/;"	f	class:CPU	typeref:typename:void
ebc_decrypt	src/utility/aes.cc	/^void SWAES<16>::ebc_decrypt(const unsigned char * input, const unsigned char * key, unsigned cha/;"	f	class:SWAES	typeref:typename:void
ebc_encrypt	src/utility/aes.cc	/^void SWAES<16>::ebc_encrypt(const unsigned char * input, const unsigned char * key, unsigned cha/;"	f	class:SWAES	typeref:typename:void
ebp	include/architecture/ia32/ia32_cpu.h	/^        Reg32 ebp;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
ebx	include/architecture/ia32/ia32_cpu.h	/^        Reg32 ebx;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
ecall	include/architecture/rv32/rv32_cpu.h	/^    static void ecall() { ASM("ecall"); }$/;"	f	class:CPU	typeref:typename:void
ecall	include/architecture/rv64/rv64_cpu.h	/^    static void ecall() { ASM("ecall"); }$/;"	f	class:CPU	typeref:typename:void
ecx	include/architecture/ia32/ia32_cpu.h	/^        Reg32 ecx;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
ecx	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 ecx() { Reg32 r; ASM("movl %%ecx,%0"  : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
ecx	include/architecture/ia32/ia32_cpu.h	/^    static void ecx(Reg32 r) {    ASM("movl %0, %%ecx" : : "X"(r)); }$/;"	f	class:CPU	typeref:typename:void
edi	include/architecture/ia32/ia32_cpu.h	/^        Reg32 edi;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
edx	include/architecture/ia32/ia32_cpu.h	/^        Reg32 edx;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
eecs	include/machine/pc/pc_e100.h	/^        eecs = 0x02, \/\/EEPROM Chip Select$/;"	e	enum:i8255x::eeprom_ctrl_lo
eedi	include/machine/pc/pc_e100.h	/^        eedi = 0x04, \/\/EEPROM Data Input$/;"	e	enum:i8255x::eeprom_ctrl_lo
eedo	include/machine/pc/pc_e100.h	/^        eedo = 0x08, \/\/EEPROM Data Output (Flash Address[14])$/;"	e	enum:i8255x::eeprom_ctrl_lo
eeprom_ctrl_hi	include/machine/pc/pc_e100.h	/^        volatile Reg8 eeprom_ctrl_hi;$/;"	m	struct:i8255x::CSR	typeref:typename:volatile Reg8
eeprom_ctrl_lo	include/machine/pc/pc_e100.h	/^        volatile Reg8 eeprom_ctrl_lo;$/;"	m	struct:i8255x::CSR	typeref:typename:volatile Reg8
eeprom_ctrl_lo	include/machine/pc/pc_e100.h	/^    enum eeprom_ctrl_lo {$/;"	g	class:i8255x
eeprom_mac_address	src/machine/pc/pc_e100.cc	/^unsigned char E100::eeprom_mac_address(Reg16 addr) {$/;"	f	class:E100	typeref:typename:unsigned char
eeprom_read	src/machine/pc/pc_e100.cc	/^unsigned short E100::eeprom_read(unsigned short *addr_len, unsigned short addr)$/;"	f	class:E100	typeref:typename:unsigned short
eesk	include/machine/pc/pc_e100.h	/^        eesk = 0x01, \/\/EEPROM Data Output (Flash Address[15])$/;"	e	enum:i8255x::eeprom_ctrl_lo
eflags	include/architecture/ia32/ia32_cpu.h	/^        Reg32 eflags;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
eip	include/architecture/ia32/ia32_cpu.h	/^        Reg32 eip;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
eip	include/architecture/ia32/ia32_cpu.h	/^    static Log_Addr eip() {$/;"	f	class:CPU	typeref:typename:Log_Addr
el	include/machine/pc/pc_e100.h	/^        bool el() {$/;"	f	struct:i82559ER::Transmit_Buffer_Descriptor	typeref:typename:bool
elapsed	include/time.h	/^    static volatile Tick & elapsed() { return _elapsed; }$/;"	f	class:Alarm	typeref:typename:volatile Tick &
elr_el1	include/architecture/armv8/armv8_cpu.h	/^    static Reg elr_el1() { Reg r; ASM("mrs %0, elr_el1" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
elr_el1	include/architecture/armv8/armv8_cpu.h	/^    static void elr_el1(Reg r) { ASM("msr elr_el1, %0" : : "r"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
elr_el2	include/architecture/armv8/armv8_cpu.h	/^    static Reg elr_el2() { Reg r; ASM("mrs %0, elr_el2" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
elr_el2	include/architecture/armv8/armv8_cpu.h	/^    static void elr_el2(Reg r) { ASM("msr elr_el2, %0" : : "r"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
elr_hyp	include/architecture/armv7/armv7_cpu.h	/^    static Reg  elr_hyp() { Reg r; ASM("mrs %0, ELR_hyp" :  "=r"(r) : : ); return r; }$/;"	f	class:ARMv7_A	typeref:typename:Reg
elr_hyp	include/architecture/armv7/armv7_cpu.h	/^    static void elr_hyp(Reg r) {   ASM("msr ELR_hyp, %0" : : "r"(r): ); }$/;"	f	class:ARMv7_A	typeref:typename:void
empty	include/utility/bitmap.h	/^    bool empty(unsigned int upto = BITS) const {$/;"	f	class:Bitmap	typeref:typename:bool
empty	include/utility/buffer.h	/^    bool empty() const { return (_size == 0); }$/;"	f	class:Circular_Buffer	typeref:typename:bool
empty	include/utility/hash.h	/^    bool empty() const {$/;"	f	class:Hash	typeref:typename:bool
empty	include/utility/hash.h	/^    bool empty() const {$/;"	f	class:Simple_Hash	typeref:typename:bool
empty	include/utility/list.h	/^    bool empty() const { return (_size == 0); }$/;"	f	class:List	typeref:typename:bool
empty	include/utility/list.h	/^    bool empty() const { return (_size == 0); }$/;"	f	class:Simple_List	typeref:typename:bool
empty	include/utility/list.h	/^    bool empty() const { return _list[R::current_queue()].empty(); }$/;"	f	class:Scheduling_Multilist	typeref:typename:bool
empty	include/utility/queue.h	/^    bool empty() { return T::empty(); }$/;"	f	class:Queue_Wrapper	typeref:typename:bool
empty	include/utility/vector.h	/^    bool empty() const { return (_size == 0); }$/;"	f	class:Vector	typeref:typename:bool
emulated	include/machine/cortex/raspberry_pi3/raspberry_pi3_memory_map.h	/^    static const bool emulated  = Traits<Build>::EXPECTED_SIMULATION_TIME;$/;"	m	struct:Memory_Map	typeref:typename:const bool
emulated	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool emulated                  = Traits<Build>::EXPECTED_SIMULATION_TIME;$/;"	m	struct:Traits	typeref:typename:const bool
enable	include/machine/cortex/cortex_ic.h	/^    static void enable() {$/;"	f	class:IC	typeref:typename:void
enable	include/machine/cortex/cortex_ic.h	/^    static void enable(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
enable	include/machine/cortex/cortex_pwm.h	/^    void enable() { _timer->enable(); }$/;"	f	class:PWM	typeref:typename:void
enable	include/machine/cortex/cortex_timer.h	/^    static void enable() { db<Timer>(TRC) << "Timer::enable()" << endl; Engine::enable(); }$/;"	f	class:Timer	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_ic.h	/^    static void enable() { nvic()->enable(); }$/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_ic.h	/^    static void enable(Interrupt_Id i)  { if((i >= EXCS) && (i <= INTS)) nvic()->enable(int2irq(/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_pwm.h	/^    void enable() { _timer->enable(); }$/;"	f	class:PWM	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_timer.h	/^    static void enable() { systick()->enable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_timer.h	/^    void enable() const { _gptm->enable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_usb.h	/^    void enable() { usb(CTRL) |= USBEN; }$/;"	f	class:USB_Engine	typeref:typename:void
enable	include/machine/cortex/emote3/emote3_watchdog.h	/^    void enable() {$/;"	f	class:Watchdog_Engine	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    void enable() {$/;"	f	class:ARM_Timer	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void enable() {$/;"	f	class:BCM_IRQ	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void enable() {$/;"	f	class:BCM_Mailbox	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void enable(int i) {$/;"	f	class:BCM_IRQ	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void enable(int i) {$/;"	f	class:BCM_Mailbox	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void enable() { timer(TCS) |= 1 << INTERRUPT_ENABLE | 1 << TIMER_ENABLE; }$/;"	f	class:BCM_Mailbox_Timer	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void enable() {} \/\/ TODO: implement at first need$/;"	f	class:BCM_Timer	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void enable() { uart(AUX_ENABLES) = UEN;}$/;"	f	class:BCM_UART	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a9/gic.h	/^    void enable() {$/;"	f	class:GIC_Distributor	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a9/gic.h	/^    void enable(Interrupt_Id i) {$/;"	f	class:GIC_Distributor	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    void enable() { pt(PTCLR) |= TIMER_ENABLE; }$/;"	f	class:A9_Private_Timer	typeref:typename:void
enable	include/machine/cortex/engine/cortex_a9/scu.h	/^    void enable() {$/;"	f	class:SCU	typeref:typename:void
enable	include/machine/cortex/engine/cortex_m3/gptm.h	/^    void enable()  { gptm(GPTMCTL) |= TAEN; }$/;"	f	class:GPTM	typeref:typename:void
enable	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void enable() {$/;"	f	class:NVIC	typeref:typename:void
enable	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void enable(IRQ i) {$/;"	f	class:NVIC	typeref:typename:void
enable	include/machine/cortex/engine/cortex_m3/systick.h	/^    void enable() { scs(STCTRL) |= ENABLE; }$/;"	f	class:SysTick	typeref:typename:void
enable	include/machine/cortex/engine/pl011.h	/^    void enable() { uart(UCR) |= UEN | TXE | RXE; }$/;"	f	class:PL011	typeref:typename:void
enable	include/machine/cortex/engine/pl022.h	/^    void enable() {$/;"	f	class:PL022	typeref:typename:void
enable	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static void enable() { nvic()->enable(); }$/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static void enable(Interrupt_Id i)  { if((i >= EXCS) && (i <= INTS)) nvic()->enable(int2irq(/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static void enable() { systick()->enable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    void enable() const { _gptm->enable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void enable() { \/* irq()->enable(); *\/ mbox()->enable(); } \/\/ FIXME$/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void enable(Interrupt_Id i) {$/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void enable() { timer()->enable(); }$/;"	f	class:ARM_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void enable() { timer()->enable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    void enable() { timer()->enable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static void enable() { gic_distributor()->enable(); }$/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static void enable(Interrupt_Id i)  { if((i >= EXCS) && (i <= INTS)) gic_distributor()->enab/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static void enable() { pt()->enable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    void enable() const  { gt()->enable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/zynq/zynq_ic.h	/^    static void enable() { gic_distributor()->enable(); }$/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/zynq/zynq_ic.h	/^    static void enable(Interrupt_Id i)  { if((i >= EXCS) && (i <= INTS)) gic_distributor()->enab/;"	f	class:IC_Engine	typeref:typename:void
enable	include/machine/cortex/zynq/zynq_timer.h	/^    static void enable() { pt()->enable(); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/zynq/zynq_timer.h	/^    void enable() const  { gt()->enable(); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
enable	include/machine/cortex/zynq/zynq_uart.h	/^    void enable() {}$/;"	f	class:Zynq_UART_Engine	typeref:typename:void
enable	include/machine/engine/cm1101.h	/^    void enable() {} \/\/ not supported by CM1101$/;"	f	class:CM1101	typeref:typename:void
enable	include/machine/pc/pc_ic.h	/^    static void enable() { imr(1 << IRQ_CASCADE); }$/;"	f	class:i8259A	typeref:typename:void
enable	include/machine/pc/pc_ic.h	/^    static void enable() {$/;"	f	class:APIC	typeref:typename:void
enable	include/machine/pc/pc_ic.h	/^    static void enable() {$/;"	f	class:IC	typeref:typename:void
enable	include/machine/pc/pc_ic.h	/^    static void enable(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
enable	include/machine/pc/pc_ic.h	/^    static void enable(int i) { enable(); }$/;"	f	class:APIC	typeref:typename:void
enable	include/machine/pc/pc_ic.h	/^    static void enable(int i) { imr(imr() & ~(1 << int2irq(i))); }$/;"	f	class:i8259A	typeref:typename:void
enable	include/machine/pc/pc_keyboard.h	/^    static void enable() {$/;"	f	class:i8042	typeref:typename:void
enable	include/machine/pc/pc_timer.h	/^    static void enable() { db<Timer>(TRC) << "Timer::enable()" << endl; IC::enable(IC::INT_SYS_T/;"	f	class:Timer	typeref:typename:void
enable	include/machine/pc/pc_timer.h	/^    static void enable(int channel) { APIC::enable_timer(); }$/;"	f	class:APIC_Timer	typeref:typename:void
enable	include/machine/riscv/riscv_ic.h	/^    static void enable() {$/;"	f	class:IC	typeref:typename:void
enable	include/machine/riscv/riscv_ic.h	/^    static void enable(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
enable	include/machine/riscv/riscv_timer.h	/^    static void enable() {}$/;"	f	class:Timer	typeref:typename:void
enable_alternate_interrupt_mapping	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void enable_alternate_interrupt_mapping() {$/;"	f	class:SysCtrl	typeref:typename:void
enable_cache_coherence	include/machine/cortex/engine/cortex_a9/scu.h	/^    void enable_cache_coherence() {$/;"	f	class:SCU	typeref:typename:void
enable_component	tools/eposcfg/eposcfg.cc	/^int enable_component(const char * component)$/;"	f	typeref:typename:int
enable_external_clock	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void enable_external_clock() {$/;"	f	class:IOCtrl	typeref:typename:void
enable_i2c	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void enable_i2c(unsigned int port_sda, unsigned int pin_sda, unsigned int port_scl, unsigned/;"	f	class:IOCtrl	typeref:typename:void
enable_modem_on_uart1	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void enable_modem_on_uart1() {$/;"	f	class:IOCtrl	typeref:typename:void
enable_paging	src/setup/setup_legacy_pc.cc	/^void Setup::enable_paging()$/;"	f	class:Setup	typeref:typename:void
enable_paging	src/setup/setup_raspberry_pi3.cc	/^void Setup::enable_paging()$/;"	f	class:Setup	typeref:typename:void
enable_paging	src/setup/setup_realview_pbx.cc	/^void Setup::enable_paging()$/;"	f	class:Setup	typeref:typename:void
enable_paging	src/setup/setup_zynq.cc	/^void Setup::enable_paging()$/;"	f	class:Setup	typeref:typename:void
enable_pmu	include/machine/pc/pc_ic.h	/^    static void enable_pmu() {$/;"	f	class:APIC	typeref:typename:void
enable_pwm	include/machine/cortex/emote3/emote3_pwm.h	/^    static void enable_pwm(unsigned int timer, char gpio_port, unsigned int gpio_pin) {$/;"	f	typeref:typename:__BEGIN_SYS void
enable_spi	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void enable_spi(unsigned int unit, bool master) {$/;"	f	class:IOCtrl	typeref:typename:void
enable_timer	include/machine/pc/pc_ic.h	/^    static void enable_timer() {$/;"	f	class:APIC	typeref:typename:void
enable_uart	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void enable_uart(unsigned int unit) {$/;"	f	class:IOCtrl	typeref:typename:void
enable_uart	include/machine/cortex/zynq/zynq_machine.h	/^    static void enable_uart(unsigned int unit) {}$/;"	f	class:Zynq	typeref:typename:void
enabled	app/hello/hello_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	app/hello/hello_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	app/producer_consumer/producer_consumer_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	app/producer_consumer/producer_consumer_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/armv7/armv7_traits.h	/^    static const bool enabled = (Traits<Build>::MODEL != Traits<Build>::LM3S811);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/armv7/armv7_traits.h	/^    static const bool enabled = (Traits<Build>::MODEL == Traits<Build>::Raspberry_Pi3);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/armv7/armv7_traits.h	/^    static const bool enabled = (Traits<Build>::MODEL == Traits<Build>::Raspberry_Pi3);;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/armv8/armv8_traits.h	/^    static const bool enabled = (Traits<Build>::MODEL == Traits<Build>::Raspberry_Pi3);;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/armv8/armv8_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/armv8/armv8_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/ia32/ia32_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/rv32/rv32_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/rv32/rv32_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/rv64/rv64_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/architecture/rv64/rv64_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool enabled = (Traits<Build>::NODES > 1) && (UNITS > 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const bool enabled = (Traits<Build>::EXPECTED_SIMULATION_TIME != 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool enabled = (Traits<Build>::NODES > 1) && (UNITS > 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const bool enabled = (Traits<Build>::EXPECTED_SIMULATION_TIME != 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const bool enabled = (Traits<Build>::NODES > 1) && (UNITS > 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/zynq/zynq_traits.h	/^    static const bool enabled = (Traits<Build>::EXPECTED_SIMULATION_TIME != 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/zynq/zynq_traits.h	/^    static const bool enabled = (Traits<Build>::NODES > 1) && (UNITS > 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/cortex/zynq/zynq_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = !Traits<Serial_Display>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = !Traits<Serial_Keyboard>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = (Traits<Build>::EXPECTED_SIMULATION_TIME != 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = (Traits<Build>::NODES > 1) && (UNITS > 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = Traits<Ethernet>::enabled && (UNITS > 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const bool enabled = (Traits<Build>::EXPECTED_SIMULATION_TIME != 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const bool enabled = (Traits<Build>::EXPECTED_SIMULATION_TIME != 0);$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const bool enabled = false;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	include/system/traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/active_test/active_test_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/active_test/active_test_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/alarm_test/alarm_test_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/alarm_test/alarm_test_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/nic_test/nic_test_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/nic_test/nic_test_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/segment_test/segment_test_traits.h	/^    static const bool enabled = Traits<System>::multithread;$/;"	m	struct:Traits	typeref:typename:const bool
enabled	tests/segment_test/segment_test_traits.h	/^    static const bool enabled = true;$/;"	m	struct:Traits	typeref:typename:const bool
enabled_components	tools/eposcfg/eposcfg.cc	/^bool enabled_components[COMPONENTS];$/;"	v	typeref:typename:bool[]
encrypt	include/utility/aes.h	/^    void encrypt(const unsigned char * data, const unsigned char * key, unsigned char * result) /;"	f	class:SWAES	typeref:typename:void
end	include/utility/hash.h	/^    Iterator end() { return Iterator(this, Iterator::END); }$/;"	f	class:Simple_Hash	typeref:typename:Iterator
end	include/utility/list.h	/^    Iterator end() { return Iterator(0); }$/;"	f	class:List	typeref:typename:Iterator
end	include/utility/list.h	/^    Iterator end() { return Iterator(0); }$/;"	f	class:Scheduling_Multilist	typeref:typename:Iterator
end	include/utility/list.h	/^    Iterator end() { return Iterator(0); }$/;"	f	class:Simple_List	typeref:typename:Iterator
end_atomic	include/synchronizer.h	/^    void end_atomic() { Thread::unlock(); }$/;"	f	class:Synchronizer_Common	typeref:typename:void
end_tag	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 end_tag;                 \/\/ an end identifier, should be set to NULL$/;"	m	struct:IOCtrl::mailbox_msg	typeref:typename:volatile Reg32
end_tag	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 end_tag;                 \/\/ an end identifier, should be set to NULL$/;"	m	struct:IOCtrl::set_mailbox_msg	typeref:typename:volatile Reg32
endianess	tools/eposmkbi/eposmkbi.cc	/^    bool           endianess;  \/\/ true => little, false => big$/;"	m	struct:Configuration	typeref:typename:bool	file:
endl	include/utility/ostream.h	/^constexpr OStream::Endl endl;$/;"	v	typeref:typename:OStream::Endl
endpoint	include/machine/cortex/emote3/emote3_usb.h	/^    int endpoint() { return usb(INDEX); }$/;"	f	class:USB_Engine	typeref:typename:int
endpoint	include/machine/cortex/emote3/emote3_usb.h	/^    void endpoint(int index) { usb(INDEX) = index; }$/;"	f	class:USB_Engine	typeref:typename:void
enter	include/system/meta.h	/^        void enter() { T1<T>::enter(); T2<T>::enter(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
enter	include/system/meta.h	/^        void enter() { T1<T>::enter(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
enter	include/system/meta.h	/^        void enter() {}$/;"	f	struct:ALIST::Recur	typeref:typename:void
enter_thread_state	include/machine/cortex/engine/cortex_m3/scb.h	/^    void enter_thread_state() { scs(CCR) |= BASETHR; }$/;"	f	class:SCB	typeref:typename:void
entry	include/process.h	/^    static int entry(Active * runnable) { return runnable->run(); }$/;"	f	class:Active	typeref:typename:int
entry	include/utility/elf.h	/^        Elf_Addr entry;$/;"	m	struct:ELF::Loadable	typeref:typename:Elf_Addr
entry	include/utility/elf.h	/^    Elf_Addr entry() { return e_entry; }$/;"	f	class:ELF	typeref:typename:Elf_Addr
entry	src/machine/cortex/cortex_ic.cc	/^void IC::entry()$/;"	f	class:IC	typeref:typename:void
entry	src/machine/pc/pc_ic.cc	/^void IC::entry()$/;"	f	class:IC	typeref:typename:void
entry	src/machine/riscv/riscv_ic.cc	/^void IC::entry()$/;"	f	class:IC	typeref:typename:void
entry	src/utility/srec.cc	/^void * SREC::entry()$/;"	f	class:SREC	typeref:typename:__BEGIN_UTIL void *
eoi	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Interrupt_Mask eoi(const Interrupt_Mask & mask = 0) {$/;"	f	class:CC2538RF::Timer	typeref:typename:Interrupt_Mask
eoi	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void eoi(IC::Interrupt_Id interrupt) {$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
eoi	include/machine/cortex/emote3/emote3_timer.h	/^    static void eoi(Interrupt_Id id) { systick()->eoi(id); };$/;"	f	class:System_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/emote3/emote3_timer.h	/^    static void eoi(Interrupt_Id id) {$/;"	f	class:User_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/emote3/emote3_usb.h	/^    void eoi() {$/;"	f	class:USB_Engine	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    void eoi() {$/;"	f	class:ARM_Timer	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void eoi(Interrupt_Id int_id) {$/;"	f	class:BCM_Mailbox	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void eoi() { timer(TIRQC) = INTERRUPT_F | RELOAD_F; } \/\/ clear flags and reload $/;"	f	class:BCM_Mailbox_Timer	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void eoi() {} \/\/ TODO: implement at first need$/;"	f	class:BCM_Timer	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    void eoi(IC::Interrupt_Id int_id) {}$/;"	f	class:A9_Global_Timer	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    void eoi(IC::Interrupt_Id int_id) { pt(PTISR) = INT_CLR; }$/;"	f	class:A9_Private_Timer	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_m3/gptm.h	/^    void eoi(IC::Interrupt_Id id) { gptm(GPTMICR) = -1; }$/;"	f	class:GPTM	typeref:typename:void
eoi	include/machine/cortex/engine/cortex_m3/systick.h	/^    void eoi(Interrupt_Id id) {};$/;"	f	class:SysTick	typeref:typename:void
eoi	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static void eoi(Interrupt_Id id) { int2gptm(id)->eoi(id); };$/;"	f	class:User_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static void eoi(Interrupt_Id id) { systick()->eoi(id); };$/;"	f	class:System_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void eoi(Interrupt_Id id) { Traits<Machine>::emulated ? timer()->eoi() : timer()->con/;"	f	class:System_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void eoi(Interrupt_Id id) { if(_periodic) timer()->config(UNIT, _count); }$/;"	f	class:User_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void eoi(Interrupt_Id id) { timer()->eoi(); }$/;"	f	class:ARM_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static void eoi(Interrupt_Id id) { gt()->eoi(id); };$/;"	f	class:User_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static void eoi(Interrupt_Id id) { pt()->eoi(id); };$/;"	f	class:System_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/zynq/zynq_timer.h	/^    static void eoi(Interrupt_Id id) { gt()->eoi(id); };$/;"	f	class:User_Timer_Engine	typeref:typename:void
eoi	include/machine/cortex/zynq/zynq_timer.h	/^    static void eoi(Interrupt_Id id) { pt()->eoi(id); };$/;"	f	class:System_Timer_Engine	typeref:typename:void
eoi	include/machine/pc/pc_ic.h	/^    static bool eoi(unsigned int i) {$/;"	f	class:i8259A	typeref:typename:bool
eoi	include/machine/pc/pc_ic.h	/^    static int eoi(unsigned int i) { \/\/ End of interrupt$/;"	f	class:APIC	typeref:typename:int
eoi	src/machine/cortex/cortex_gpio.cc	/^void GPIO::eoi(IC::Interrupt_Id i)$/;"	f	class:GPIO	typeref:typename:void
eoi	src/machine/cortex/cortex_timer.cc	/^void Timer::eoi(Interrupt_Id i) {$/;"	f	class:Timer	typeref:typename:void
eoi	src/machine/cortex/cortex_timer.cc	/^void User_Timer::eoi(Interrupt_Id i) {$/;"	f	class:User_Timer	typeref:typename:void
eoi	src/machine/cortex/cortex_usb.cc	/^void USB::eoi(IC::Interrupt_Id int_id) {$/;"	f	class:USB	typeref:typename:void
epc	include/architecture/rv32/rv32_cpu.h	/^    static Reg  epc()    { return mepc(); }$/;"	f	class:CPU	typeref:typename:Reg
epc	include/architecture/rv32/rv32_cpu.h	/^    static void epc(Reg r)      { mepc(r); }$/;"	f	class:CPU	typeref:typename:void
epc	include/architecture/rv64/rv64_cpu.h	/^    static Reg  epc()    { return mepc(); }$/;"	f	class:CPU	typeref:typename:Reg
epc	include/architecture/rv64/rv64_cpu.h	/^    static void epc(Reg r)      { mepc(r); }$/;"	f	class:CPU	typeref:typename:void
eposcc.conf	etc/makefile	/^eposcc.conf: FORCE$/;"	t
eposcfg	etc/makefile	/^eposcfg: FORCE$/;"	t
eposcfg	img/makefile	/^eposcfg: FORCE$/;"	t
eposcfg	tools/eposcfg/makefile	/^eposcfg: eposcfg.cc$/;"	t
eposmkbi	tools/eposmkbi/makefile	/^eposmkbi: eposmkbi.cc$/;"	t
eposmkbi.conf	etc/makefile	/^eposmkbi.conf:	FORCE$/;"	t
eret	include/architecture/armv8/armv8_cpu.h	/^    static void eret() { ASM("eret"); }$/;"	f	class:ARMv8_A	typeref:typename:void
err	tools/eposmkbi/eposmkbi.cc	/^FILE * err;$/;"	v	typeref:typename:FILE *
error	app/hello/hello_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error	app/producer_consumer/producer_consumer_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error	tests/active_test/active_test_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error	tests/alarm_test/alarm_test_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error	tests/nic_test/nic_test_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error	tests/segment_test/segment_test_traits.h	/^    static const bool error   = true;$/;"	m	struct:Traits	typeref:typename:const bool
error_interrupt	include/machine/cortex/cortex_ieee802_15_4.h	/^        unsigned int error_interrupt;$/;"	m	struct:IEEE802_15_4_NIC::Device	typeref:typename:unsigned int
es	include/architecture/ia32/ia32_cpu.h	/^        Reg16 es;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
es	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 es() { Reg16 r; ASM("mov %%es,%0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
escape	include/machine/display.h	/^    static void escape() {$/;"	f	class:Serial_Display	typeref:typename:void
esi	include/architecture/ia32/ia32_cpu.h	/^        Reg32 esi;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
esp	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 esp() { Reg32 r; ASM("movl %%esp,%0"  : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
esp	include/architecture/ia32/ia32_cpu.h	/^    static void esp(Reg32 r) {    ASM("movl %0, %%esp" : : "X"(r)); }$/;"	f	class:CPU	typeref:typename:void
esp0	include/architecture/ia32/ia32_cpu.h	/^        Reg32 esp0;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
esp1	include/architecture/ia32/ia32_cpu.h	/^        Reg32 esp1;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
esp2	include/architecture/ia32/ia32_cpu.h	/^        Reg32 esp2;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
esp3	include/architecture/ia32/ia32_cpu.h	/^        Reg32 esp3;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
esr_el1	include/architecture/armv8/armv8_cpu.h	/^    static Reg esr_el1() { Reg r; ASM("mrs %0, esr_el1" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
ethernet_test	tests/nic_test/nic_test.cc	/^void ethernet_test() {$/;"	f	typeref:typename:void
even_word	include/machine/pc/pc_e100.h	/^        volatile Reg16 even_word;$/;"	m	struct:i82559ER::Transmit_Buffer_Descriptor	typeref:typename:volatile Reg16
exc_fpu	src/machine/pc/pc_ic.cc	/^void IC::exc_fpu(Reg eip, Reg cs, Reg eflags, Reg error)$/;"	f	class:IC	typeref:typename:void
exc_gpf	src/machine/pc/pc_ic.cc	/^void IC::exc_gpf(Reg eip, Reg cs, Reg eflags, Reg error)$/;"	f	class:IC	typeref:typename:void
exc_not	src/machine/pc/pc_ic.cc	/^void IC::exc_not(Reg eip, Reg cs, Reg eflags, Reg error)$/;"	f	class:IC	typeref:typename:void
exc_pf	src/machine/pc/pc_ic.cc	/^void IC::exc_pf(Reg eip, Reg cs, Reg eflags, Reg error)$/;"	f	class:IC	typeref:typename:void
exception	src/machine/riscv/riscv_ic.cc	/^void IC::exception(Interrupt_Id id)$/;"	f	class:IC	typeref:typename:void
exec_command	src/machine/pc/pc_e100.cc	/^int i8255x::exec_command(Reg8 cmd, Reg32 dma_addr)$/;"	f	class:i8255x	typeref:typename:__BEGIN_SYS int
exit	src/api/thread.cc	/^void Thread::exit(int status)$/;"	f	class:Thread	typeref:typename:void
expand	include/utility/list.h	/^        void expand(unsigned long n) { _size += n; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:void
expand	include/utility/list.h	/^        void expand(unsigned long n) { _size += n; }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:void
expand_key	src/utility/aes.cc	/^void SWAES<16>::expand_key(void)$/;"	f	class:SWAES	typeref:typename:void
extras_offset	include/system/info.h	/^        Size extras_offset;$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:Size
fail	include/utility/debug.h	/^    static void fail(const char * __assertion, const char * __file, unsigned int __line, const c/;"	f	class:Assert	typeref:typename:void
fast_log	include/utility/math.h	/^inline float fast_log(float val)$/;"	f	namespace:Math	typeref:typename:float
fast_log2	include/utility/math.h	/^inline float fast_log2(float val)$/;"	f	namespace:Math	typeref:typename:float
fc_delay_hi	include/machine/pc/pc_e100.h	/^    \/*17*\/  Reg8 fc_delay_hi;$/;"	m	struct:i8255x::config	typeref:typename:Reg8
fc_delay_lo	include/machine/pc/pc_e100.h	/^    \/*16*\/  Reg8 fc_delay_lo;$/;"	m	struct:i8255x::config	typeref:typename:Reg8
fc_disable	include/machine/pc/pc_e100.h	/^    \/*19*\/  Reg8 pad19:1, magic_packet_disable:1, fc_disable:1, fc_restop:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
fc_priority_location	include/machine/pc/pc_e100.h	/^    \/*20*\/  Reg8 pad20_1:5, fc_priority_location:1, multi_ia:1, pad20_2:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
fc_priority_threshold	include/machine/pc/pc_e100.h	/^    \/*18*\/  Reg8 rx_stripping:1, tx_padding:1, rx_crc_transfer:1, rx_long_ok:1, fc_priority_th/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
fc_rcv_pause	include/machine/pc/pc_e100.h	/^        Reg32 fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
fc_rcv_unsupported	include/machine/pc/pc_e100.h	/^        Reg32 fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
fc_reject	include/machine/pc/pc_e100.h	/^                 fc_restart:1, fc_reject:1, full_duplex_force:1, full_duplex_pin:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
fc_restart	include/machine/pc/pc_e100.h	/^                 fc_restart:1, fc_reject:1, full_duplex_force:1, full_duplex_pin:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
fc_restop	include/machine/pc/pc_e100.h	/^    \/*19*\/  Reg8 pad19:1, magic_packet_disable:1, fc_disable:1, fc_restop:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
fc_xmt_pause	include/machine/pc/pc_e100.h	/^        Reg32 fc_xmt_pause, fc_rcv_pause, fc_rcv_unsupported;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
fdec	include/architecture/armv7/armv7_cpu.h	/^    static T fdec(volatile T & value) {$/;"	f	class:ARMv7	typeref:typename:T
fdec	include/architecture/armv8/armv8_cpu.h	/^    static T fdec(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
fdec	include/architecture/cpu.h	/^    static T fdec(volatile T & value) {$/;"	f	class:CPU_Common	typeref:typename:T
fdec	include/architecture/ia32/ia32_cpu.h	/^    static T fdec(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
fdec	include/architecture/rv32/rv32_cpu.h	/^    static T fdec(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
fdec	include/architecture/rv64/rv64_cpu.h	/^    static T fdec(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
fdec	include/synchronizer.h	/^    long fdec(volatile long & number) { return CPU::fdec(number); }$/;"	f	class:Synchronizer_Common	typeref:typename:long
ffsm	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    volatile Reg32 & ffsm    (unsigned int o) { return rf(o + FFSM); }$/;"	f	class:CC2538RF	typeref:typename:volatile Reg32 &
file_exist	tools/eposmkbi/eposmkbi.cc	/^bool file_exist(char *file)$/;"	f	typeref:typename:bool
fill	include/utility/buffer.h	/^    void fill(unsigned int s, Tn ... an) {$/;"	f	class:Buffer	typeref:typename:void
filter	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool filter() { return _rf->filter(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
filter	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool filter() {$/;"	f	class:CC2538RF	typeref:typename:bool
filter1	include/machine/pc/pc_pcnet32.h	/^        Reg32 filter1;$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg32
filter2	include/machine/pc/pc_pcnet32.h	/^        Reg32 filter2;$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg32
finc	include/architecture/armv7/armv7_cpu.h	/^    static T finc(volatile T & value) {$/;"	f	class:ARMv7	typeref:typename:T
finc	include/architecture/armv8/armv8_cpu.h	/^    static T finc(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
finc	include/architecture/cpu.h	/^    static T finc(volatile T & value) {$/;"	f	class:CPU_Common	typeref:typename:T
finc	include/architecture/ia32/ia32_cpu.h	/^    static T finc(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
finc	include/architecture/rv32/rv32_cpu.h	/^    static T finc(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
finc	include/architecture/rv64/rv64_cpu.h	/^    static T finc(volatile T & value) {$/;"	f	class:CPU	typeref:typename:T
finc	include/synchronizer.h	/^    long finc(volatile long & number) { return CPU::finc(number); }$/;"	f	class:Synchronizer_Common	typeref:typename:long
finished_jobs	include/scheduler.h	/^        unsigned int finished_jobs;             \/\/ number of finished jobs given by the number/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:unsigned int
fiq	include/machine/cortex/cortex_ic.h	/^    static void fiq(Interrupt_Id i) { fiq(); };$/;"	f	class:IC	typeref:typename:void
fiq	src/machine/cortex/cortex_ic.cc	/^void IC::fiq()$/;"	f	class:IC	typeref:typename:void
flags	include/architecture/ia32/ia32_cpu.h	/^    static Flags flags() { Reg32 r; ASM("pushfl");              ASM("popl %0" : "=r"(r) :); retu/;"	f	class:CPU	typeref:typename:Flags
flags	include/architecture/ia32/ia32_cpu.h	/^    static void flags(Flags r) {    ASM("pushl %0" : : "r"(r)); ASM("popfl"); }$/;"	f	class:CPU	typeref:typename:void
flags	include/architecture/ia32/ia32_mmu.h	/^        Page_Flags flags() const { return _flags; }$/;"	f	class:MMU::Chunk	typeref:typename:Page_Flags
flags	include/architecture/mmu.h	/^        Flags flags() const { return _flags; }$/;"	f	class:No_MMU::Chunk	typeref:typename:Flags
flash	img/makefile	/^flash:		strip $(FLASH)$/;"	t
flash	makefile	/^flash: FORCE$/;"	t
flash1	makefile	/^flash1: all1$/;"	t
flash_ctrl	include/machine/pc/pc_e100.h	/^        volatile Reg16 flash_ctrl;$/;"	m	struct:i8255x::CSR	typeref:typename:volatile Reg16
flush	include/machine/cortex/cortex_uart.h	/^    void flush() { while(!txd_empty()); }$/;"	f	class:UART	typeref:typename:void
flush	include/machine/cortex/emote3/emote3_i2c.h	/^    void flush() { return _i2c->flush(); }$/;"	f	class:I2C_Engine	typeref:typename:void
flush	include/machine/cortex/emote3/emote3_spi.h	/^    void flush() { while(_pl022->busy()); }$/;"	f	class:SPI_Engine	typeref:typename:void
flush	include/machine/cortex/emote3/emote3_usb.h	/^    void flush() { usb(CS0_CSIL) |= CSIL_INPKTRDY; }$/;"	f	class:USB_Engine	typeref:typename:void
flush	include/machine/pc/pc_keyboard.h	/^    static void flush() {$/;"	f	class:i8042	typeref:typename:void
flush	include/machine/riscv/riscv_uart.h	/^    void flush() { while(!(reg(IP) & TXWM)); }$/;"	f	class:SiFive_UART	typeref:typename:void
flush	include/machine/riscv/riscv_uart.h	/^    void flush() { while(!(reg(LSR) & TEMPTY_REG)); }$/;"	f	class:DW8250	typeref:typename:void
flush	include/machine/riscv/riscv_uart.h	/^    void flush() { while(!(reg(LSR) & TEMPTY_REG)); }$/;"	f	class:NS16500A	typeref:typename:void
flush_branch_predictors	include/architecture/armv7/armv7_cpu.h	/^    static void flush_branch_predictors() { ASM("mcr p15, 0, %0, c7, c5, 6" : : "r" (0)); }$/;"	f	class:ARMv7_A	typeref:typename:void
flush_caches	include/architecture/armv7/armv7_cpu.h	/^inline void ARMv7_A::flush_caches()$/;"	f	class:ARMv7_A	typeref:typename:void
flush_tlb	include/architecture/armv7/armv7_cpu.h	/^    static void flush_tlb() {      ASM("mcr p15, 0, %0, c8, c7, 0" : : "r" (0)); } \/\/ TLBIALL /;"	f	class:ARMv7_A	typeref:typename:void
flush_tlb	include/architecture/armv7/armv7_cpu.h	/^    static void flush_tlb() {}          \/\/ no MMU$/;"	f	class:ARMv7_M	typeref:typename:void
flush_tlb	include/architecture/armv7/armv7_cpu.h	/^    static void flush_tlb(Reg r) { ASM("mcr p15, 0, %0, c8, c7, 0" : : "r" (r)); }$/;"	f	class:ARMv7_A	typeref:typename:void
flush_tlb	include/architecture/armv7/armv7_cpu.h	/^    static void flush_tlb(Reg r) {}     \/\/ no MMU$/;"	f	class:ARMv7_M	typeref:typename:void
flush_tlb	include/architecture/armv8/armv8_cpu.h	/^    static void flush_tlb() { ASM("tlbi vmalle1"); ASM("dsb ish"); isb(); }$/;"	f	class:ARMv8_A	typeref:typename:void
flush_tlb	include/architecture/armv8/armv8_cpu.h	/^    static void flush_tlb(Reg r) { ASM("dsb ishst"); ASM("tlbi vaae1, %0" : : "r"(r)); } \/\/ DC/;"	f	class:ARMv8_A	typeref:typename:void
flush_tlb	include/architecture/ia32/ia32_cpu.h	/^    static void flush_tlb() { ASM("movl %cr3, %eax"); ASM("movl %eax, %cr3"); }$/;"	f	class:CPU	typeref:typename:void
flush_tlb	include/architecture/ia32/ia32_cpu.h	/^    static void flush_tlb(Reg32 r) { ASM("invlpg %0" : : "m"(r)); }$/;"	f	class:CPU	typeref:typename:void
flush_tlb	include/architecture/ia32/ia32_mmu.h	/^    static void flush_tlb() { CPU::flush_tlb(); }$/;"	f	class:MMU	typeref:typename:void
flush_tlb	include/architecture/ia32/ia32_mmu.h	/^    static void flush_tlb(Log_Addr addr) { CPU::flush_tlb(addr); }$/;"	f	class:MMU	typeref:typename:void
flush_tlb	include/architecture/mmu.h	/^    static void flush_tlb() {}$/;"	f	class:No_MMU	typeref:typename:void
flush_tlb	include/architecture/mmu.h	/^    static void flush_tlb(Log_Addr addr) {}$/;"	f	class:No_MMU	typeref:typename:void
flush_tlb	include/architecture/rv32/rv32_cpu.h	/^    static void flush_tlb() {         ASM("sfence.vma"    : :           : "memory"); }$/;"	f	class:CPU	typeref:typename:void
flush_tlb	include/architecture/rv32/rv32_cpu.h	/^    static void flush_tlb(Reg addr) { ASM("sfence.vma %0" : : "r"(addr) : "memory"); }$/;"	f	class:CPU	typeref:typename:void
flush_tlb	include/architecture/rv64/rv64_cpu.h	/^    static void flush_tlb() {         ASM("sfence.vma"    : :           : "memory"); }$/;"	f	class:CPU	typeref:typename:void
flush_tlb	include/architecture/rv64/rv64_cpu.h	/^    static void flush_tlb(Reg addr) { ASM("sfence.vma %0" : : "r"(addr) : "memory"); }$/;"	f	class:CPU	typeref:typename:void
found	include/system/meta.h	/^        found = ( case_tag == tag || case_tag == DEFAULT  )$/;"	e	enum:SWITCH::__anon97a16dc90403
fp	include/architecture/armv8/armv8_cpu.h	/^    static Reg fp() { Reg r; ASM("mov %0, x29" : "=r"(r)); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
fp	include/architecture/armv8/armv8_cpu.h	/^    static void fp(Reg r) {  ASM("mov x29, %0" : : "r"(r) : "r0"); }$/;"	f	class:ARMv8_A	typeref:typename:void
fp	include/architecture/rv32/rv32_cpu.h	/^    static Log_Addr fp() { Reg r; ASM("mv %0, fp" :  "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
fp	include/architecture/rv32/rv32_cpu.h	/^    static void fp(Reg r) {       ASM("mv fp, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
fp	include/architecture/rv64/rv64_cpu.h	/^    static Log_Addr fp() { Reg r; ASM("mv %0, fp" :  "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
fp	include/architecture/rv64/rv64_cpu.h	/^    static void fp(Reg r) {       ASM("mv fp, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
fpga0_clk_freq	include/machine/cortex/zynq/zynq_machine.h	/^    static int fpga0_clk_freq(unsigned int freq) {$/;"	f	class:Zynq	typeref:typename:int
fpga_reset	include/machine/cortex/zynq/zynq_machine.h	/^    static void fpga_reset() { for(int i = 0; i < 4; i++) fpga_reset(i); }$/;"	f	class:Zynq	typeref:typename:void
fpga_reset	include/machine/cortex/zynq/zynq_machine.h	/^    static void fpga_reset(int n) {$/;"	f	class:Zynq	typeref:typename:void
fptr	src/architecture/common/crtbegin.c	/^typedef void (*fptr) (void);$/;"	t	typeref:typename:void (*)(void)	file:
fptr	src/architecture/common/crtend.c	/^typedef void (*fptr)(void);$/;"	t	typeref:typename:void (*)(void)	file:
fpu_enable	include/architecture/armv7/armv7_cpu.h	/^    static void fpu_enable() {$/;"	f	class:ARMv7_A	typeref:typename:void
fpu_restore	include/architecture/armv7/armv7_cpu.h	/^    static void fpu_restore() { ASM("vpop  {s0-s15} \\n vpop  {s16-s31}"); }$/;"	f	class:ARMv7_A	typeref:typename:void
fpu_restore	include/architecture/armv7/armv7_cpu.h	/^    static void fpu_restore() {}        \/\/ no FPU in M3, implement for M4$/;"	f	class:ARMv7_M	typeref:typename:void
fpu_restore	include/architecture/ia32/ia32_cpu.h	/^    static void fpu_restore() {} \/\/ TODO$/;"	f	class:CPU	typeref:typename:void
fpu_save	include/architecture/armv7/armv7_cpu.h	/^    static void fpu_save() {    ASM("vpush {s0-s15} \\n vpush {s16-s31}"); }$/;"	f	class:ARMv7_A	typeref:typename:void
fpu_save	include/architecture/armv7/armv7_cpu.h	/^    static void fpu_save() {}           \/\/ no FPU in M3, implement for M4$/;"	f	class:ARMv7_M	typeref:typename:void
fpu_save	include/architecture/ia32/ia32_cpu.h	/^    static void fpu_save() {} \/\/ TODO$/;"	f	class:CPU	typeref:typename:void
fr	include/architecture/armv7/armv7_cpu.h	/^    static Reg fr() { Reg r; ASM("mov %0, r0" : "=r"(r)); return r; }$/;"	f	class:ARMv7	typeref:typename:Reg
fr	include/architecture/armv7/armv7_cpu.h	/^    static void fr(Reg r) {  ASM("mov r0, %0" : : "r"(r) : "r0"); }$/;"	f	class:ARMv7	typeref:typename:void
fr	include/architecture/armv8/armv8_cpu.h	/^    static Reg fr() { Reg r; ASM("mov %0, x0" : "=r"(r)); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
fr	include/architecture/armv8/armv8_cpu.h	/^    static void fr(Reg r) {  ASM("mov x0, %0" : : "r"(r) : "r0"); }$/;"	f	class:ARMv8_A	typeref:typename:void
fr	include/architecture/ia32/ia32_cpu.h	/^    static Reg fr() { return eax(); }$/;"	f	class:CPU	typeref:typename:Reg
fr	include/architecture/ia32/ia32_cpu.h	/^    static void fr(Reg r) { eax(r); }$/;"	f	class:CPU	typeref:typename:void
fr	include/architecture/rv32/rv32_cpu.h	/^    static Log_Addr fr() { Reg r; ASM("mv %0, a0" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
fr	include/architecture/rv32/rv32_cpu.h	/^    static void fr(Reg r) {       ASM("mv a0, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
fr	include/architecture/rv64/rv64_cpu.h	/^    static Log_Addr fr() { Reg r; ASM("mv %0, a0" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
fr	include/architecture/rv64/rv64_cpu.h	/^    static void fr(Reg r) {       ASM("mv a0, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
frame	include/machine/pc/pc_e100.h	/^         char * frame() {$/;"	f	struct:i82559c::Tx_Desc	typeref:typename:char *
frame	include/machine/pc/pc_e100.h	/^        char * frame() {$/;"	f	struct:i82559ER::Tx_Desc	typeref:typename:char *
frame	include/machine/pc/pc_e100.h	/^        char frame[FRAME_SIZE];$/;"	m	struct:i8255x::Rx_Desc	typeref:typename:char[]
frame	include/utility/buffer.h	/^    Data * frame() { return data(); }$/;"	f	class:Buffer	typeref:typename:Data *
frame_errors	include/network/ethernet.h	/^        Count frame_errors;$/;"	m	struct:Ethernet::Statistics	typeref:typename:Count
framing_error	include/machine/pc/pc_uart.h	/^    bool framing_error() { return reg(LSR) & (1 << 3); }$/;"	f	class:NS16550AF	typeref:typename:bool
free	include/architecture/ia32/ia32_mmu.h	/^    static void free(Phy_Addr frame, unsigned long n = 1) {$/;"	f	class:MMU	typeref:typename:void
free	include/architecture/mmu.h	/^    static void free(Phy_Addr addr, unsigned long n = 1) {$/;"	f	class:No_MMU	typeref:typename:void
free	include/utility/heap.h	/^    void free(void * ptr, unsigned long bytes) {$/;"	f	class:Heap	typeref:typename:void
free	src/machine/pc/pc_e100.cc	/^void E100::free(Buffer * buf)$/;"	f	class:E100	typeref:typename:void
free	src/machine/pc/pc_pcnet32.cc	/^void PCNet32::free(Buffer * buf)$/;"	f	class:PCNet32	typeref:typename:void
free	src/machine/pc/pc_rtl8139.cc	/^void RTL8139::free(Buffer * buf)$/;"	f	class:RTL8139	typeref:typename:void
free1_base	include/system/info.h	/^        PAddr free1_base;       \/\/ First free memory chunk base address (used to populate the /;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
free1_top	include/system/info.h	/^        PAddr free1_top;        \/\/ First free memory chunk top address$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
free2_base	include/system/info.h	/^        PAddr free2_base;       \/\/ Second free memory chunk base address (zero if not used)$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
free2_top	include/system/info.h	/^        PAddr free2_top;        \/\/ Second free memory chunk top address (zero if not used)$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
free3_base	include/system/info.h	/^        PAddr free3_base;       \/\/ Third free memory chunk base address (zero if not used)$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
free3_top	include/system/info.h	/^        PAddr free3_top;        \/\/ Third free memory chunk top address (zero if not used)$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
freed	include/machine/nic.h	/^    	bool freed;                           \/\/ If true, the MAC will not free this buffer$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
freed	include/machine/nic.h	/^            bool freed;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
frequency	include/architecture/armv7/armv7_tsc.h	/^    static Hertz frequency() { return CLOCK; }$/;"	f	class:TSC	typeref:typename:Hertz
frequency	include/architecture/armv8/armv8_tsc.h	/^    static Hertz frequency() { return CLOCK; }$/;"	f	class:TSC	typeref:typename:Hertz
frequency	include/architecture/ia32/ia32_tsc.h	/^    static Hertz frequency() { return CPU::clock(); }$/;"	f	class:TSC	typeref:typename:Hertz
frequency	include/architecture/rv32/rv32_tsc.h	/^    static Hertz frequency() { return CLOCK; }$/;"	f	class:TSC	typeref:typename:Hertz
frequency	include/architecture/rv64/rv64_tsc.h	/^    static Hertz frequency() { return CLOCK; }$/;"	f	class:TSC	typeref:typename:Hertz
frequency	include/machine/cortex/cortex_timer.h	/^    Hertz frequency() const { return (FREQUENCY \/ _initial); }$/;"	f	class:Timer	typeref:typename:Hertz
frequency	include/machine/cortex/cortex_timer.h	/^    void frequency(Hertz f) { _initial = FREQUENCY \/ f; reset(); }$/;"	f	class:Timer	typeref:typename:void
frequency	include/machine/pc/pc_timer.h	/^    Hertz frequency() const { return (FREQUENCY \/ _initial); }$/;"	f	class:Timer	typeref:typename:Hertz
frequency	include/machine/pc/pc_timer.h	/^    void frequency(Hertz f) { _initial = FREQUENCY \/ f; restart(); }$/;"	f	class:Timer	typeref:typename:void
frequency	include/machine/riscv/riscv_timer.h	/^    Hertz frequency() const { return (FREQUENCY \/ _initial); }$/;"	f	class:Timer	typeref:typename:Hertz
frequency	include/machine/riscv/riscv_timer.h	/^    void frequency(Hertz f) { _initial = FREQUENCY \/ f; reset(); }$/;"	f	class:Timer	typeref:typename:void
frequency	include/time.h	/^    Hertz frequency() { return Alarm::frequency(); }$/;"	f	class:Alarm_Chronometer	typeref:typename:Hertz
frequency	include/time.h	/^    Hertz frequency() { return tsc.frequency(); }$/;"	f	class:TSC_Chronometer	typeref:typename:Hertz
frequency	include/time.h	/^    static Hertz frequency() { return _timer->frequency(); }$/;"	f	class:Alarm	typeref:typename:Hertz
fs	include/architecture/ia32/ia32_cpu.h	/^        Reg16 fs;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
fs	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 fs() { Reg16 r; ASM("mov %%fs,%0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
full	app/producer_consumer/producer_consumer.cc	/^Semaphore full(0);$/;"	v	typeref:typename:Semaphore
full	include/utility/bitmap.h	/^    bool full(unsigned int upto) const {$/;"	f	class:Bitmap	typeref:typename:bool
full	include/utility/buffer.h	/^    bool full()  { return (_tail + 1) % N_ELEMENTS == _head ? true : false; }$/;"	f	class:Circular_Buffer	typeref:typename:bool
full_duplex_force	include/machine/pc/pc_e100.h	/^                 fc_restart:1, fc_reject:1, full_duplex_force:1, full_duplex_pin:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
full_duplex_pin	include/machine/pc/pc_e100.h	/^                 fc_restart:1, fc_reject:1, full_duplex_force:1, full_duplex_pin:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
func_a	tests/alarm_test/alarm_test.cc	/^void func_a()$/;"	f	typeref:typename:void
func_b	tests/alarm_test/alarm_test.cc	/^void func_b(void)$/;"	f	typeref:typename:void
g2ms2	include/utility/convert.h	/^inline T g2ms2(T g) { return g * 9.80665; }$/;"	f	namespace:Convert	typeref:typename:T
g_d_0_a_limit_19_16	include/architecture/ia32/ia32_cpu.h	/^        Reg8  g_d_0_a_limit_19_16;$/;"	m	class:CPU::GDT_Entry	typeref:typename:Reg8
gcd	include/utility/math.h	/^inline T1 gcd(T1 a, T2 b)$/;"	f	namespace:Math	typeref:typename:T1
gdt	include/machine/pc/legacy_pc/legacy_pc_info.h	/^        PAddr gdt;              \/\/ GDT$/;"	m	struct:System_Info::Physical_Memory_Map	typeref:typename:PAddr
gdtr	include/architecture/ia32/ia32_cpu.h	/^    static void gdtr(Reg16 * limit, Reg32 * base) {$/;"	f	class:CPU	typeref:typename:void
gdtr	include/architecture/ia32/ia32_cpu.h	/^    static void gdtr(const Reg16 limit, const Reg32 base) {$/;"	f	class:CPU	typeref:typename:void
gem	include/machine/cortex/engine/cortex_a9/gem.h	/^    volatile Reg32 & gem(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:GEM	typeref:typename:volatile Reg32 &
gen_ptr	include/machine/pc/pc_e100.h	/^            volatile Reg32 gen_ptr;$/;"	m	struct:i8255x::CSR::__anon798b6efc0108	typeref:typename:volatile Reg32
generate_keypair	include/utility/diffie_hellman.h	/^    void generate_keypair() {$/;"	f	class:Diffie_Hellman	typeref:typename:void
geometry	include/machine/display.h	/^    static void geometry(int * lines, int * columns) {$/;"	f	class:Serial_Display	typeref:typename:void
geometry	include/machine/pc/pc_display.h	/^    static void geometry(int * lines, int * columns) {$/;"	f	class:VGA	typeref:typename:void
get	include/machine/cortex/cortex_ethernet.h	/^    static Ethernet_NIC * get(unsigned int unit = 0) { return get_by_unit(unit); }$/;"	f	class:Ethernet_NIC	typeref:typename:Ethernet_NIC *
get	include/machine/cortex/cortex_ieee802_15_4.h	/^    static IEEE802_15_4_NIC * get(unsigned int unit = 0) { return get_by_unit(unit); }$/;"	f	class:IEEE802_15_4_NIC	typeref:typename:IEEE802_15_4_NIC *
get	include/machine/cortex/cortex_uart.h	/^    char get() { while(!rxd_ok()); return rxd(); }$/;"	f	class:UART	typeref:typename:char
get	include/machine/cortex/emote3/emote3_gpio.h	/^    bool get() const {$/;"	f	class:GPIO_Engine	typeref:typename:bool
get	include/machine/cortex/emote3/emote3_i2c.h	/^    bool get(char slave_address, char * data, bool stop = true) {$/;"	f	class:CC2538_I2C	typeref:typename:bool
get	include/machine/cortex/emote3/emote3_i2c.h	/^    bool get(char slave_address, char * data, bool stop = true) {$/;"	f	class:I2C_Engine	typeref:typename:bool
get	include/machine/cortex/emote3/emote3_spi.h	/^    int get() { return _pl022->get(); }$/;"	f	class:SPI_Engine	typeref:typename:int
get	include/machine/cortex/engine/m95.h	/^    static M95 * get(unsigned int unit = 0) { return get_by_unit(unit); }$/;"	f	class:M95	typeref:typename:M95 *
get	include/machine/cortex/engine/pl022.h	/^    Reg32 get() {$/;"	f	class:PL022	typeref:typename:Reg32
get	include/machine/cortex/engine/pl061.h	/^    bool get(Pin mask) { return gpio(DATA + (mask << 2)); }$/;"	f	class:PL061	typeref:typename:bool
get	include/machine/cortex/engine/pl061.h	/^    unsigned char get() { return gpio(DATA + (0xff << 2)); }$/;"	f	class:PL061	typeref:typename:unsigned char
get	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    bool get() const {$/;"	f	class:GPIO_Engine	typeref:typename:bool
get	include/machine/engine/cm1101.h	/^    int get() { return (_status == OK) ? _co2 : 0; }$/;"	f	class:CM1101	typeref:typename:int
get	include/machine/keyboard.h	/^    static char get() { return Serial_Display::_engine.get(); }$/;"	f	class:Serial_Keyboard	typeref:typename:char
get	include/machine/pc/pc_e100.h	/^    static E100 * get(unsigned int unit = 0) { return get_by_unit(unit); }$/;"	f	class:E100	typeref:typename:E100 *
get	include/machine/pc/pc_pcnet32.h	/^    static PCNet32 * get(unsigned int unit = 0) { return get_by_unit(unit); }$/;"	f	class:PCNet32	typeref:typename:PCNet32 *
get	include/machine/pc/pc_rtl8139.h	/^    static RTL8139 * get(unsigned int unit = 0) { return get_by_unit(unit); }$/;"	f	class:RTL8139	typeref:typename:RTL8139 *
get	include/machine/pc/pc_uart.h	/^    char get() { while(!rxd_ok()); return rxd(); }$/;"	f	class:UART	typeref:typename:char
get	include/machine/riscv/riscv_spi.h	/^    int get() { $/;"	f	class:SPI	typeref:typename:int
get	include/machine/riscv/riscv_uart.h	/^    char get() { while(!rxd_ok()); return rxd(); }$/;"	f	class:UART	typeref:typename:char
get	src/machine/cortex/emote3/emote3_usb.cc	/^char USB_Engine::get()$/;"	f	class:USB_Engine	typeref:typename:char
get	src/machine/pc/pc_keyboard.cc	/^char PS2_Keyboard::get()$/;"	f	class:PS2_Keyboard	typeref:typename:char
get_by_interrupt	include/machine/cortex/cortex_ethernet.h	/^    static Ethernet_NIC * get_by_interrupt(unsigned int interrupt) {$/;"	f	class:Ethernet_NIC	typeref:typename:Ethernet_NIC *
get_by_interrupt	include/machine/cortex/cortex_ieee802_15_4.h	/^    static IEEE802_15_4_NIC * get_by_interrupt(unsigned int interrupt) {$/;"	f	class:IEEE802_15_4_NIC	typeref:typename:IEEE802_15_4_NIC *
get_by_interrupt	include/machine/pc/pc_e100.h	/^    static E100 * get_by_interrupt(unsigned int interrupt) {$/;"	f	class:E100	typeref:typename:E100 *
get_by_interrupt	include/machine/pc/pc_pcnet32.h	/^    static PCNet32 * get_by_interrupt(unsigned int interrupt) {$/;"	f	class:PCNet32	typeref:typename:PCNet32 *
get_by_interrupt	include/machine/pc/pc_rtl8139.h	/^    static RTL8139 * get_by_interrupt(unsigned int interrupt) {$/;"	f	class:RTL8139	typeref:typename:RTL8139 *
get_by_key	include/utility/binding.h	/^    static Binding * get_by_key(const Key_A & ka) {$/;"	f	class:Binding	typeref:typename:Binding *
get_by_key_a	include/utility/binding.h	/^    static Binding * get_by_key_a(const Key_A & ka) { return get_by_key(ka); }$/;"	f	class:Binding	typeref:typename:Binding *
get_by_key_b	include/utility/binding.h	/^    static Binding * get_by_key_b(const Key_B & kb) {$/;"	f	class:Binding	typeref:typename:Binding *
get_by_unit	include/machine/cortex/cortex_ethernet.h	/^    static Ethernet_NIC * get_by_unit(unsigned int unit) {$/;"	f	class:Ethernet_NIC	typeref:typename:Ethernet_NIC *
get_by_unit	include/machine/cortex/cortex_ieee802_15_4.h	/^    static IEEE802_15_4_NIC * get_by_unit(unsigned int unit) {$/;"	f	class:IEEE802_15_4_NIC	typeref:typename:IEEE802_15_4_NIC *
get_by_unit	include/machine/cortex/engine/m95.h	/^    static M95 * get_by_unit(unsigned int unit) {$/;"	f	class:M95	typeref:typename:M95 *
get_by_unit	include/machine/pc/pc_e100.h	/^    static E100 * get_by_unit(unsigned int unit) {$/;"	f	class:E100	typeref:typename:E100 *
get_by_unit	include/machine/pc/pc_pcnet32.h	/^    static PCNet32 * get_by_unit(unsigned int unit) {$/;"	f	class:PCNet32	typeref:typename:PCNet32 *
get_by_unit	include/machine/pc/pc_rtl8139.h	/^    static RTL8139 * get_by_unit(unsigned int unit) {$/;"	f	class:RTL8139	typeref:typename:RTL8139 *
get_byte	include/machine/cortex/emote3/emote3_i2c.h	/^    bool get_byte(char * data, int mode) {$/;"	f	class:CC2538_I2C	typeref:typename:bool
get_firmware_version	include/machine/engine/cm1101.h	/^    void get_firmware_version() {$/;"	f	class:CM1101	typeref:typename:void
get_token_value	tools/eposcfg/eposcfg.cc	/^const char * get_token_value(const char * token)$/;"	f	typeref:typename:const char *
gic_cpu	include/machine/cortex/engine/cortex_a9/gic.h	/^    volatile Reg32 & gic_cpu(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o/;"	f	class:GIC_CPU	typeref:typename:volatile Reg32 &
gic_cpu	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static GIC_CPU * gic_cpu() { return reinterpret_cast<GIC_CPU *>(Memory_Map::GIC_CPU_BASE); }$/;"	f	class:IC_Engine	typeref:typename:GIC_CPU *
gic_cpu	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static GIC_CPU * gic_cpu() { return reinterpret_cast<GIC_CPU *>(Memory_Map::GIC_CPU_BASE); }$/;"	f	class:Realview_PBX	typeref:typename:GIC_CPU *
gic_cpu	include/machine/cortex/zynq/zynq_ic.h	/^    static GIC_CPU * gic_cpu() { return reinterpret_cast<GIC_CPU *>(Memory_Map::GIC_CPU_BASE); }$/;"	f	class:IC_Engine	typeref:typename:GIC_CPU *
gic_cpu	include/machine/cortex/zynq/zynq_machine.h	/^    static volatile Reg32 & gic_cpu(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(/;"	f	class:Zynq	typeref:typename:volatile Reg32 &
gic_cpu	src/setup/setup_realview_pbx.cc	/^    static GIC_CPU * gic_cpu() { return reinterpret_cast<GIC_CPU *>(Memory_Map::GIC_CPU_BASE); }$/;"	f	class:Setup	typeref:typename:GIC_CPU *	file:
gic_cpu	src/setup/setup_zynq.cc	/^    static GIC_CPU * gic_cpu() { return reinterpret_cast<GIC_CPU *>(Memory_Map::GIC_CPU_BASE); }$/;"	f	class:Setup	typeref:typename:GIC_CPU *	file:
gic_dist	include/machine/cortex/engine/cortex_a9/gic.h	/^    volatile Reg32 & gic_dist(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[/;"	f	class:GIC_Distributor	typeref:typename:volatile Reg32 &
gic_dist	include/machine/cortex/zynq/zynq_machine.h	/^    static volatile Reg32 & gic_dist(unsigned int o) { return reinterpret_cast<volatile Reg32 *>/;"	f	class:Zynq	typeref:typename:volatile Reg32 &
gic_distributor	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static GIC_Distributor * gic_distributor() { return reinterpret_cast<GIC_Distributor *>(Memo/;"	f	class:IC_Engine	typeref:typename:GIC_Distributor *
gic_distributor	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static GIC_Distributor * gic_distributor() { return reinterpret_cast<GIC_Distributor *>(Memo/;"	f	class:Realview_PBX	typeref:typename:GIC_Distributor *
gic_distributor	include/machine/cortex/zynq/zynq_ic.h	/^    static GIC_Distributor * gic_distributor() { return reinterpret_cast<GIC_Distributor *>(Memo/;"	f	class:IC_Engine	typeref:typename:GIC_Distributor *
gic_distributor	src/setup/setup_realview_pbx.cc	/^    static GIC_Distributor * gic_distributor() { return reinterpret_cast<GIC_Distributor *>(Memo/;"	f	class:Setup	typeref:typename:GIC_Distributor *	file:
gic_distributor	src/setup/setup_zynq.cc	/^    static GIC_Distributor * gic_distributor() { return reinterpret_cast<GIC_Distributor *>(Memo/;"	f	class:Setup	typeref:typename:GIC_Distributor *	file:
gittest	makefile	/^gittest: buildtest runtest$/;"	t
global_overflow_status	include/architecture/ia32/ia32_pmu.h	/^    static Reg64 global_overflow_status(void) { $/;"	f	class:Intel_PMU_V2	typeref:typename:Reg64
global_timer	include/machine/cortex/zynq/zynq_machine.h	/^    static volatile Reg32 & global_timer(unsigned int o) { return reinterpret_cast<volatile Reg3/;"	f	class:Zynq	typeref:typename:volatile Reg32 &
gpio	include/machine/cortex/engine/pl061.h	/^    volatile Reg32 & gpio(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:PL061	typeref:typename:volatile Reg32 &
gpio_debug	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool gpio_debug = false;$/;"	m	struct:Traits	typeref:typename:const bool
gpio_floating	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void gpio_floating(unsigned int port, unsigned int pin) { ioc(PA0_OVER + 0x20 * port + 0x4 */;"	f	class:IOCtrl	typeref:typename:void
gpio_pull_down	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void gpio_pull_down(unsigned int port, unsigned int pin) { ioc(PA0_OVER + 0x20 * port + 0x4 /;"	f	class:IOCtrl	typeref:typename:void
gpio_pull_up	include/machine/cortex/emote3/emote3_ioctrl.h	/^    void gpio_pull_up(unsigned int port, unsigned int pin) { ioc(PA0_OVER + 0x20 * port + 0x4 * /;"	f	class:IOCtrl	typeref:typename:void
gptm	include/machine/cortex/emote3/emote3_timer.h	/^    static GPTM * gptm(unsigned int unit) { return reinterpret_cast<GPTM *>(Memory_Map::TIMER0_B/;"	f	class:User_Timer_Engine	typeref:typename:GPTM *
gptm	include/machine/cortex/engine/cortex_m3/gptm.h	/^    volatile Reg32 & gptm (unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:GPTM	typeref:typename:volatile Reg32 &
gptm	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static GPTM * gptm(unsigned int unit) { return reinterpret_cast<GPTM *>(Memory_Map::TIMER0_B/;"	f	class:User_Timer_Engine	typeref:typename:GPTM *
grouped_size	include/utility/list.h	/^    unsigned long grouped_size() const { return _grouped_size; }$/;"	f	class:Grouping_List	typeref:typename:unsigned long
grouped_size	include/utility/list.h	/^    unsigned long grouped_size() const { return _grouped_size; }$/;"	f	class:Simple_Grouping_List	typeref:typename:unsigned long
gs	include/architecture/ia32/ia32_cpu.h	/^        Reg16 gs;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
gs	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 gs() { Reg16 r; ASM("mov %%gs,%0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
gt	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    volatile Reg32 & gt(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ s/;"	f	class:A9_Global_Timer	typeref:typename:volatile Reg32 &
gt	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static A9_Global_Timer * gt() { return reinterpret_cast<A9_Global_Timer *>(Memory_Map::GLOBA/;"	f	class:User_Timer_Engine	typeref:typename:A9_Global_Timer *
gt	include/machine/cortex/zynq/zynq_timer.h	/^    static A9_Global_Timer * gt() { return reinterpret_cast<A9_Global_Timer *>(Memory_Map::GLOBA/;"	f	class:User_Timer_Engine	typeref:typename:A9_Global_Timer *
gyroscope_config	include/machine/engine/lsm330.h	/^    void gyroscope_config() {$/;"	f	class:LSM330	typeref:typename:void
gyroscope_x	include/machine/engine/lsm330.h	/^    float gyroscope_x() { \/\/ in degrees per second (dps)$/;"	f	class:LSM330	typeref:typename:float
gyroscope_y	include/machine/engine/lsm330.h	/^    float gyroscope_y() { \/\/ in degrees per second (dps)$/;"	f	class:LSM330	typeref:typename:float
gyroscope_z	include/machine/engine/lsm330.h	/^    float gyroscope_z() { \/\/ in degrees per second (dps)$/;"	f	class:LSM330	typeref:typename:float
halt	include/architecture/armv7/armv7_cpu.h	/^    static void halt() { ASM("wfi"); }$/;"	f	class:ARMv7	typeref:typename:void
halt	include/architecture/cpu.h	/^    static void halt() { for(;;); }$/;"	f	class:CPU_Common	typeref:typename:void
halt	include/architecture/ia32/ia32_cpu.h	/^    static void halt() { ASM("hlt"); }$/;"	f	class:CPU	typeref:typename:void
halt	include/architecture/rv32/rv32_cpu.h	/^    static void halt() { ASM("wfi"); }$/;"	f	class:CPU	typeref:typename:void
halt	include/architecture/rv64/rv64_cpu.h	/^    static void halt() { ASM("wfi"); }$/;"	f	class:CPU	typeref:typename:void
handle_ep0	src/machine/cortex/emote3/emote3_usb.cc	/^bool USB_Engine::handle_ep0(const USB_2_0::Request::Device_Request & data)$/;"	f	class:USB_Engine	typeref:typename:bool
handle_int	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool handle_int() { return _rf->handle_int(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
handle_int	src/machine/cortex/emote3/emote3_usb.cc	/^void USB_Engine::handle_int(IC::Interrupt_Id interrupt)$/;"	f	class:USB_Engine	typeref:typename:void
handle_int	src/machine/pc/pc_e100.cc	/^void E100::handle_int() {$/;"	f	class:E100	typeref:typename:void
handle_int	src/machine/pc/pc_pcnet32.cc	/^void PCNet32::handle_int()$/;"	f	class:PCNet32	typeref:typename:void
handle_int	src/machine/pc/pc_rtl8139.cc	/^void RTL8139::handle_int()$/;"	f	class:RTL8139	typeref:typename:void
handler	include/architecture/ia32/ia32_pmu.h	/^    static void handler(Handler * handler, Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:void
handler	include/machine/cortex/cortex_timer.h	/^    void handler(const Handler & handler) { _handler = handler; }$/;"	f	class:Timer	typeref:typename:void
handler	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void handler(const Time_Stamp & when, const Handler & h) {$/;"	f	class:IEEE802_15_4_Engine::Timer	typeref:typename:void
handler	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void handler(const CC2538RF::Timer::Time_Stamp & when, const Handler & h) { _eng_timer->hand/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
handler	include/machine/pc/pc_timer.h	/^    void handler(const Handler & handler) { _handler = handler; }$/;"	f	class:Timer	typeref:typename:void
handler	include/machine/riscv/riscv_timer.h	/^    void handler(const Handler & handler) { _handler = handler; }$/;"	f	class:Timer	typeref:typename:void
handler	src/api/alarm.cc	/^void Alarm::handler(IC::Interrupt_Id i)$/;"	f	class:Alarm	typeref:typename:void
has_app	include/system/info.h	/^        bool  has_app;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:bool
has_ext	include/system/info.h	/^        bool  has_ext;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:bool
has_ini	include/system/info.h	/^        bool  has_ini;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:bool
has_stp	include/system/info.h	/^        bool  has_stp;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:bool
has_sys	include/system/info.h	/^        bool  has_sys;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:bool
hcr	include/architecture/armv8/armv8_cpu.h	/^    static Reg  hcr() { Reg r; ASM("mrs %0, hcr_el2" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
hcr	include/architecture/armv8/armv8_cpu.h	/^    static void hcr(Reg r) {ASM("msr hcr_el2, %0" : : "r"(r) : );}$/;"	f	class:ARMv8_A	typeref:typename:void
head	include/utility/buffer.h	/^    Object_Type & head() { return _data[_head]; }$/;"	f	class:Circular_Buffer	typeref:typename:Object_Type &
head	include/utility/buffer.h	/^    const Object_Type & head() const { return _data[_head]; }$/;"	f	class:Circular_Buffer	typeref:typename:const Object_Type &
head	include/utility/list.h	/^    Element * head() { return _head; }$/;"	f	class:List	typeref:typename:Element *
head	include/utility/list.h	/^    Element * head() { return _head; }$/;"	f	class:Simple_List	typeref:typename:Element *
head	include/utility/list.h	/^    Element * head() { return _list[R::current_queue()].head(); }$/;"	f	class:Scheduling_Multilist	typeref:typename:Element *
head	include/utility/queue.h	/^    Element * head() { return T::head(); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
header	include/network/ethernet.h	/^        Header * header() { return this; }$/;"	f	class:Ethernet::Frame	typeref:typename:Header *
header	src/machine/pc/pc_pci.cc	/^void PCI::header(const PCI::Locator & l, PCI::Header * h)$/;"	f	class:PCI	typeref:typename:void
hex	include/utility/ostream.h	/^constexpr OStream::Hex hex;$/;"	v	typeref:typename:OStream::Hex
hint	include/machine/nic.h	/^    	int hint;                             \/\/ Inserted in the Hint Microframe field$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:int
hint	include/machine/nic.h	/^            int hint;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:int
hour	include/machine/rtc.h	/^        unsigned int hour() const { return _h; };$/;"	f	class:RTC_Common::Date	typeref:typename:unsigned int
htobe16	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg16 htobe16(CPU::Reg16 v) { return CPU::htobe16(v); }$/;"	f	typeref:typename:CPU::Reg16
htobe16	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg16 htobe16(CPU::Reg16 v) { return CPU::htobe16(v); }$/;"	f	typeref:typename:CPU::Reg16
htobe16	include/architecture/cpu.h	/^    static Reg16 htobe16(Reg16 v) { return (!BIG_ENDIAN) ? swap16(v) : v; }$/;"	f	class:CPU_Common	typeref:typename:Reg16
htobe16	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 htobe16(Reg16 v) { return swap16(v); }$/;"	f	class:CPU	typeref:typename:Reg16
htobe16	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg16 htobe16(CPU::Reg16 v) { return CPU::htobe16(v); }$/;"	f	typeref:typename:CPU::Reg16
htobe16	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg16 htobe16(CPU::Reg16 v) { return CPU::htobe16(v); }$/;"	f	typeref:typename:CPU::Reg16
htobe16	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg16 htobe16(CPU::Reg16 v) { return CPU::htobe16(v); }$/;"	f	typeref:typename:CPU::Reg16
htobe32	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg32 htobe32(CPU::Reg32 v) { return CPU::htobe32(v); }$/;"	f	typeref:typename:CPU::Reg32
htobe32	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg32 htobe32(CPU::Reg32 v) { return CPU::htobe32(v); }$/;"	f	typeref:typename:CPU::Reg32
htobe32	include/architecture/cpu.h	/^    static Reg32 htobe32(Reg32 v) { return (!BIG_ENDIAN) ? swap32(v) : v; }$/;"	f	class:CPU_Common	typeref:typename:Reg32
htobe32	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 htobe32(Reg32 v) { ASM("bswap %0" : "=r"(v) : "0"(v), "r"(v)); return v; }$/;"	f	class:CPU	typeref:typename:Reg32
htobe32	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg32 htobe32(CPU::Reg32 v) { return CPU::htobe32(v); }$/;"	f	typeref:typename:CPU::Reg32
htobe32	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg32 htobe32(CPU::Reg32 v) { return CPU::htobe32(v); }$/;"	f	typeref:typename:CPU::Reg32
htobe32	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg32 htobe32(CPU::Reg32 v) { return CPU::htobe32(v); }$/;"	f	typeref:typename:CPU::Reg32
htobe64	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg64 htobe64(CPU::Reg64 v) { return CPU::htobe64(v); }$/;"	f	typeref:typename:CPU::Reg64
htobe64	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg64 htobe64(CPU::Reg64 v) { return CPU::htobe64(v); }$/;"	f	typeref:typename:CPU::Reg64
htobe64	include/architecture/cpu.h	/^    static Reg64 htobe64(Reg64 v) { return (!BIG_ENDIAN) ? swap64(v) : v; }$/;"	f	class:CPU_Common	typeref:typename:Reg64
htobe64	include/architecture/ia32/ia32_cpu.h	/^    static Reg64 htobe64(Reg64 v) { ASM("bswap %0" : "=r"(v) : "0"(v), "r"(v)); return v; }$/;"	f	class:CPU	typeref:typename:Reg64
htobe64	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg64 htobe64(CPU::Reg64 v) { return CPU::htobe64(v); }$/;"	f	typeref:typename:CPU::Reg64
htobe64	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg64 htobe64(CPU::Reg64 v) { return CPU::htobe64(v); }$/;"	f	typeref:typename:CPU::Reg64
htobe64	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg64 htobe64(CPU::Reg64 v) { return CPU::htobe64(v); }$/;"	f	typeref:typename:CPU::Reg64
htole16	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg16 htole16(CPU::Reg16 v) { return CPU::htole16(v); }$/;"	f	typeref:typename:CPU::Reg16
htole16	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg16 htole16(CPU::Reg16 v) { return CPU::htole16(v); }$/;"	f	typeref:typename:CPU::Reg16
htole16	include/architecture/cpu.h	/^    static Reg16 htole16(Reg16 v) { return (BIG_ENDIAN) ? swap16(v) : v; }$/;"	f	class:CPU_Common	typeref:typename:Reg16
htole16	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 htole16(Reg16 v) { return v; }$/;"	f	class:CPU	typeref:typename:Reg16
htole16	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg16 htole16(CPU::Reg16 v) { return CPU::htole16(v); }$/;"	f	typeref:typename:CPU::Reg16
htole16	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg16 htole16(CPU::Reg16 v) { return CPU::htole16(v); }$/;"	f	typeref:typename:CPU::Reg16
htole16	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg16 htole16(CPU::Reg16 v) { return CPU::htole16(v); }$/;"	f	typeref:typename:CPU::Reg16
htole32	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg32 htole32(CPU::Reg32 v) { return CPU::htole32(v); }$/;"	f	typeref:typename:CPU::Reg32
htole32	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg32 htole32(CPU::Reg32 v) { return CPU::htole32(v); }$/;"	f	typeref:typename:CPU::Reg32
htole32	include/architecture/cpu.h	/^    static Reg32 htole32(Reg32 v) { return (BIG_ENDIAN) ? swap32(v) : v; }$/;"	f	class:CPU_Common	typeref:typename:Reg32
htole32	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 htole32(Reg32 v) { return v; }$/;"	f	class:CPU	typeref:typename:Reg32
htole32	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg32 htole32(CPU::Reg32 v) { return CPU::htole32(v); }$/;"	f	typeref:typename:CPU::Reg32
htole32	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg32 htole32(CPU::Reg32 v) { return CPU::htole32(v); }$/;"	f	typeref:typename:CPU::Reg32
htole32	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg32 htole32(CPU::Reg32 v) { return CPU::htole32(v); }$/;"	f	typeref:typename:CPU::Reg32
htole64	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg64 htole64(CPU::Reg64 v) { return CPU::htole64(v); }$/;"	f	typeref:typename:CPU::Reg64
htole64	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg64 htole64(CPU::Reg64 v) { return CPU::htole64(v); }$/;"	f	typeref:typename:CPU::Reg64
htole64	include/architecture/cpu.h	/^    static Reg64 htole64(Reg64 v) { return (BIG_ENDIAN) ? swap64(v) : v; }$/;"	f	class:CPU_Common	typeref:typename:Reg64
htole64	include/architecture/ia32/ia32_cpu.h	/^    static Reg64 htole64(Reg64 v) { return v; }$/;"	f	class:CPU	typeref:typename:Reg64
htole64	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg64 htole64(CPU::Reg64 v) { return CPU::htole64(v); }$/;"	f	typeref:typename:CPU::Reg64
htole64	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg64 htole64(CPU::Reg64 v) { return CPU::htole64(v); }$/;"	f	typeref:typename:CPU::Reg64
htole64	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg64 htole64(CPU::Reg64 v) { return CPU::htole64(v); }$/;"	f	typeref:typename:CPU::Reg64
htonl	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg32 htonl(CPU::Reg32 v)   { return CPU::htonl(v); }$/;"	f	typeref:typename:CPU::Reg32
htonl	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg32 htonl(CPU::Reg32 v)   { return CPU::htonl(v); }$/;"	f	typeref:typename:CPU::Reg32
htonl	include/architecture/cpu.h	/^    static Reg32 htonl(Reg32 v) { return (BIG_ENDIAN) ? v : swap32(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg32
htonl	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 htonl(Reg32 v) { ASM("bswap %0" : "=r"(v) : "0"(v), "r"(v)); return v; }$/;"	f	class:CPU	typeref:typename:Reg32
htonl	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg32 htonl(CPU::Reg32 v) { return CPU::htonl(v); }$/;"	f	typeref:typename:CPU::Reg32
htonl	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg32 htonl(CPU::Reg32 v)   { return CPU::htonl(v); }$/;"	f	typeref:typename:CPU::Reg32
htonl	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg32 htonl(CPU::Reg32 v)   { return CPU::htonl(v); }$/;"	f	typeref:typename:CPU::Reg32
htons	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg16 htons(CPU::Reg16 v)   { return CPU::htons(v); }$/;"	f	typeref:typename:CPU::Reg16
htons	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg16 htons(CPU::Reg16 v)   { return CPU::htons(v); }$/;"	f	typeref:typename:CPU::Reg16
htons	include/architecture/cpu.h	/^    static Reg16 htons(Reg16 v) { return (BIG_ENDIAN) ? v : swap16(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg16
htons	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 htons(Reg16 v) { return swap16(v); }$/;"	f	class:CPU	typeref:typename:Reg16
htons	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg16 htons(CPU::Reg16 v) { return CPU::htons(v); }$/;"	f	typeref:typename:CPU::Reg16
htons	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg16 htons(CPU::Reg16 v)   { return CPU::htons(v); }$/;"	f	typeref:typename:CPU::Reg16
htons	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg16 htons(CPU::Reg16 v)   { return CPU::htons(v); }$/;"	f	typeref:typename:CPU::Reg16
humidity	include/machine/engine/cm1101.h	/^    int humidity() { update_data(); return (_status == OK) ? _humidity : 0;} \/\/ in %$/;"	f	class:CM1101	typeref:typename:int
humidity	include/machine/engine/si7020.h	/^    int humidity() { \/\/ in %$/;"	f	class:SI7020	typeref:typename:int
hysterically_debugged	app/hello/hello_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	app/producer_consumer/producer_consumer_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	include/system/traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	tests/active_test/active_test_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	tests/alarm_test/alarm_test_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	tests/nic_test/nic_test_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
hysterically_debugged	tests/segment_test/segment_test_traits.h	/^    static const bool hysterically_debugged = false;$/;"	m	struct:Traits	typeref:typename:const bool
i	src/machine/cortex/cortex_ic_init.cc	/^    for(Interrupt_Id i = 0; i < INTS; i++)$/;"	v	typeref:typename:Interrupt_Id
i2c	include/machine/cortex/emote3/emote3_i2c.h	/^    volatile Reg32 & i2c(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:CC2538_I2C	typeref:typename:volatile Reg32 &
i8042	include/machine/pc/pc_keyboard.h	/^    i8042() {}$/;"	f	class:i8042
i8042	include/machine/pc/pc_keyboard.h	/^class i8042$/;"	c
i8253	include/machine/pc/pc_timer.h	/^    i8253() {}$/;"	f	class:i8253
i8253	include/machine/pc/pc_timer.h	/^class i8253$/;"	c
i8255	include/machine/pc/pc_timer.h	/^    i8255() {}$/;"	f	class:i8255
i8255	include/machine/pc/pc_timer.h	/^class i8255$/;"	c
i82559ER	include/machine/pc/pc_e100.h	/^class i82559ER: public i8255x \/\/ Works with QEMU$/;"	c
i82559_WAIT_SCB_FAST	include/machine/pc/pc_e100.h	/^    #define i82559_WAIT_SCB_FAST /;"	d
i82559_WAIT_SCB_FAST_TRY	include/machine/pc/pc_e100.h	/^    #define i82559_WAIT_SCB_FAST_TRY /;"	d
i82559_WAIT_SCB_TIMEOUT	include/machine/pc/pc_e100.h	/^    #define i82559_WAIT_SCB_TIMEOUT /;"	d
i82559_WAIT_SCB_TIMEOUT_TRY	include/machine/pc/pc_e100.h	/^    #define i82559_WAIT_SCB_TIMEOUT_TRY /;"	d
i82559_configure	src/machine/pc/pc_e100.cc	/^void E100::i82559_configure(void)$/;"	f	class:E100	typeref:typename:void
i82559_disable_irq	include/machine/pc/pc_e100.h	/^    void i82559_disable_irq() { write8(irq_mask_all, &_csr->scb.cmd_hi); }$/;"	f	class:E100	typeref:typename:void
i82559_enable_irq	include/machine/pc/pc_e100.h	/^    void i82559_enable_irq() { write8(irq_mask_none, &_csr->scb.cmd_hi); }$/;"	f	class:E100	typeref:typename:void
i82559_flush	include/machine/pc/pc_e100.h	/^    void i82559_flush() { read8(&_csr->scb.status); }$/;"	f	class:E100	typeref:typename:void
i82559c	include/machine/pc/pc_e100.h	/^class i82559c: public i8255x \/\/ Works on E100 (i82559c) physical hardware$/;"	c
i8255x	include/machine/pc/pc_e100.h	/^class i8255x$/;"	c
i8259A	include/machine/pc/pc_ic.h	/^    i8259A() {}$/;"	f	class:i8259A
i8259A	include/machine/pc/pc_ic.h	/^class i8259A$/;"	c
iConfiguration	include/machine/usb.h	/^            unsigned iConfiguration : 8;      \/\/ Index of string descriptor describing this co/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:8
iInterface	include/machine/usb.h	/^            unsigned iInterface : 8;          \/\/ Index of string descriptor describing this in/;"	m	struct:USB_2_0::Descriptor::Interface	typeref:typename:unsigned:8
iManufacturer	include/machine/usb.h	/^            unsigned iManufacturer : 8;      \/\/ Manufacturer string index$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
iProduct	include/machine/usb.h	/^            unsigned iProduct : 8;           \/\/ Product string index$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
iSerialNumber	include/machine/usb.h	/^            unsigned iSerialNumber : 8;      \/\/ Serial number string index$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:8
iaaddr	include/machine/pc/pc_e100.h	/^        MAC_Address iaaddr;$/;"	m	struct:i8255x::MACaddrCB	typeref:typename:MAC_Address
ic_entry.o	src/machine/pc/makefile	/^ic_entry.o	: ic_entry.cc$/;"	t
id	include/architecture/armv7/armv7_cpu.h	/^    static unsigned int id() { return 0; }$/;"	f	class:ARMv7_A	typeref:typename:unsigned int
id	include/architecture/armv7/armv7_cpu.h	/^    static unsigned int id() { return 0; }$/;"	f	class:ARMv7_M	typeref:typename:unsigned int
id	include/architecture/armv8/armv8_cpu.h	/^    static unsigned int id() { return 0; }$/;"	f	class:ARMv8_A	typeref:typename:unsigned int
id	include/architecture/ia32/ia32_cpu.h	/^    static volatile unsigned int id() { return 0; }$/;"	f	class:CPU	typeref:typename:volatile unsigned int
id	include/architecture/rv32/rv32_cpu.h	/^    static unsigned int id() { return 0; }$/;"	f	class:CPU	typeref:typename:unsigned int
id	include/architecture/rv64/rv64_cpu.h	/^    static unsigned int id() { return 0; }$/;"	f	class:CPU	typeref:typename:unsigned int
id	include/machine/nic.h	/^    	unsigned int id;                      \/\/ Message identifier$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned int
id	include/machine/nic.h	/^            unsigned int id;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned int
id	include/machine/pc/pc_ic.h	/^    static volatile unsigned int id() {$/;"	f	class:APIC	typeref:typename:volatile unsigned int
id	include/utility/predictor.h	/^        unsigned char id() const { return _id; }$/;"	f	class:Predictor_Common::Model	typeref:typename:unsigned char
id	include/utility/predictor.h	/^        void id(unsigned char id) { _id = id; }$/;"	f	class:Predictor_Common::Model	typeref:typename:void
id	include/utility/predictor.h	/^    unsigned char id() const { return _id; }$/;"	f	class:Predictor_Common::Model	typeref:typename:unsigned char
id	include/utility/predictor.h	/^    void id(unsigned char id) { _id = id; }$/;"	f	class:Predictor_Common::Model	typeref:typename:void
id	src/api/thread.cc	/^volatile CPU::Reg This_Thread::id()$/;"	f	class:This_Thread	typeref:typename:__END_SYS __BEGIN_UTIL volatile CPU::Reg
idProduct	include/machine/usb.h	/^            unsigned idProduct : 16;         \/\/ Product ID$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:16
idVendor	include/machine/usb.h	/^            unsigned idVendor : 16;          \/\/ Vendor ID$/;"	m	struct:USB_2_0::Descriptor::Device	typeref:typename:unsigned:16
id_aa64mmfr0	include/architecture/armv8/armv8_cpu.h	/^    static Reg id_aa64mmfr0() {Reg r; ASM("mrs %0, id_aa64mmfr0_el1" : "=r"(r) :); return r;}$/;"	f	class:ARMv8_A	typeref:typename:Reg
idle	src/api/thread.cc	/^int Thread::idle()$/;"	f	class:Thread	typeref:typename:int
idt	include/machine/pc/legacy_pc/legacy_pc_info.h	/^        PAddr idt;              \/\/ IDT$/;"	m	struct:System_Info::Physical_Memory_Map	typeref:typename:PAddr
idtr	include/architecture/ia32/ia32_cpu.h	/^    static void idtr(Reg16 * limit, Reg32 * base) {$/;"	f	class:CPU	typeref:typename:void
idtr	include/architecture/ia32/ia32_cpu.h	/^    static void idtr(const Reg16 limit, const Reg32 base) {$/;"	f	class:CPU	typeref:typename:void
ie	include/architecture/rv32/rv32_cpu.h	/^    static Reg  ie()     { return mie(); }$/;"	f	class:CPU	typeref:typename:Reg
ie	include/architecture/rv32/rv32_cpu.h	/^    static void ie(Reg r)       { mie(r); }$/;"	f	class:CPU	typeref:typename:void
ie	include/architecture/rv64/rv64_cpu.h	/^    static Reg  ie()     { return mie(); }$/;"	f	class:CPU	typeref:typename:Reg
ie	include/architecture/rv64/rv64_cpu.h	/^    static void ie(Reg r)       { mie(r); }$/;"	f	class:CPU	typeref:typename:void
ieee802_15_4_test	tests/nic_test/nic_test.cc	/^void ieee802_15_4_test() {$/;"	f	typeref:typename:void
ifs	include/machine/pc/pc_e100.h	/^    \/*12*\/  Reg8 pad12_0:1, pad12_1:3, ifs:4;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:4
ignore_ul_bit	include/machine/pc/pc_e100.h	/^                 pad15_1:1, ignore_ul_bit:1, crc_16_bit:1, pad15_2:1, crs_or_cdt:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
img/$(APPLICATION)$(MACH_IMGSUFF)	makefile	/^img\/$(APPLICATION)$(MACH_IMGSUFF):$/;"	t
img_size	include/system/info.h	/^        Size img_size;                    \/\/ Boot image size (in bytes)$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:Size
imr	include/machine/pc/pc_ic.h	/^    static Reg16 imr() { \/\/ Interrupt mask$/;"	f	class:i8259A	typeref:typename:Reg16
imr	include/machine/pc/pc_ic.h	/^    static void imr(Reg16 mask) {$/;"	f	class:i8259A	typeref:typename:void
in	include/machine/cortex/emote3/emote3_rs485.h	/^    void in() { _re.set(false); _de.set(false); }$/;"	f	class:RS485_Engine	typeref:typename:void
in16	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 in16(IO_Port p) { Reg16 r; ASM("inw %1,%0" : "=a"(r) : "d"(p)); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
in32	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 in32(IO_Port p) { Reg32 r; ASM("inl %1,%0" : "=a"(r) : "d"(p)); return r; }$/;"	f	class:CPU	typeref:typename:Reg32
in8	include/architecture/ia32/ia32_cpu.h	/^    static Reg8 in8(IO_Port p) { Reg8 r;    ASM("inb %1,%0" : "=a"(r) : "d"(p)); return r; }$/;"	f	class:CPU	typeref:typename:Reg8
info	app/hello/hello_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
info	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
info	app/producer_consumer/producer_consumer_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
info	include/system.h	/^    static System_Info * const info() { assert(_si); return _si; }$/;"	f	class:System	typeref:typename:System_Info * const
info	tests/active_test/active_test_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
info	tests/alarm_test/alarm_test_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
info	tests/nic_test/nic_test_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
info	tests/segment_test/segment_test_traits.h	/^    static const bool info    = false;$/;"	m	struct:Traits	typeref:typename:const bool
ini_code	include/system/info.h	/^        LAddr ini_code;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
ini_code_size	include/system/info.h	/^        Size  ini_code_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
ini_data	include/system/info.h	/^        LAddr ini_data;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
ini_data_size	include/system/info.h	/^        Size  ini_data_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
ini_entry	include/system/info.h	/^        LAddr ini_entry;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
ini_segments	include/system/info.h	/^        Size  ini_segments;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
init	include/architecture/armv7/armv7_pmu.h	/^    static void init() { Engine::init(); }$/;"	f	class:PMU	typeref:typename:void
init	include/architecture/armv8/armv8_pmu.h	/^    static void init() {}$/;"	f	class:PMU	typeref:typename:void
init	include/architecture/rv32/rv32_pmu.h	/^    static void init() { Engine::init(); }$/;"	f	class:PMU	typeref:typename:void
init	include/architecture/rv32/rv32_pmu.h	/^    static void init() {}$/;"	f	class:RV32_PMU	typeref:typename:void
init	include/architecture/rv32/rv32_tsc.h	/^    static void init() {}$/;"	f	class:TSC	typeref:typename:void
init	include/architecture/rv64/rv64_pmu.h	/^    static void init() { Engine::init(); }$/;"	f	class:PMU	typeref:typename:void
init	include/architecture/rv64/rv64_pmu.h	/^    static void init() {}$/;"	f	class:RV64_PMU	typeref:typename:void
init	include/architecture/rv64/rv64_tsc.h	/^    static void init() {}$/;"	f	class:TSC	typeref:typename:void
init	include/machine/cortex/cortex_timer.h	/^    static void init() {} \/\/ user timers are initialized at the constructor$/;"	f	class:User_Timer	typeref:typename:void
init	include/machine/cortex/cortex_usb.h	/^    static void init() {$/;"	f	class:USB	typeref:typename:void
init	include/machine/cortex/emote3/emote3_adc.h	/^    static void init() {}$/;"	f	class:ADC_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_i2c.h	/^    static void init() {}$/;"	f	class:I2C_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_ic.h	/^    static void init() { nvic()->init(); };$/;"	f	class:IC_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void init() {$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_spi.h	/^    static void init() {}$/;"	f	class:SPI_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_timer.h	/^    static void init() {$/;"	f	class:System_Timer_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_uart.h	/^    static void init() {}$/;"	f	class:UART_Engine	typeref:typename:void
init	include/machine/cortex/emote3/emote3_watchdog.h	/^    static void init() {}$/;"	f	class:Watchdog_Engine	typeref:typename:void
init	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void init() {$/;"	f	class:BCM_Mailbox	typeref:typename:void
init	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void init() {}$/;"	f	class:BCM_IRQ	typeref:typename:void
init	include/machine/cortex/engine/cortex_a9/gic.h	/^    void init() {$/;"	f	class:GIC_CPU	typeref:typename:void
init	include/machine/cortex/engine/cortex_a9/gic.h	/^    void init() {$/;"	f	class:GIC_Distributor	typeref:typename:void
init	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void init() {};$/;"	f	class:NVIC	typeref:typename:void
init	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static void init() { nvic()->init(); };$/;"	f	class:IC_Engine	typeref:typename:void
init	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static void init() {$/;"	f	class:System_Timer_Engine	typeref:typename:void
init	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    static void init() {}$/;"	f	class:UART_Engine	typeref:typename:void
init	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void init() { irq()->init(); mbox()->init(); };$/;"	f	class:IC_Engine	typeref:typename:void
init	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    static void init() {}$/;"	f	class:Raspberry_Pi3	typeref:typename:void
init	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void init() {$/;"	f	class:ARM_Timer_Engine	typeref:typename:void
init	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void init() {$/;"	f	class:System_Timer_Engine	typeref:typename:void
init	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    static void init() {}$/;"	f	class:UART_Engine	typeref:typename:void
init	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static void init() {$/;"	f	class:IC_Engine	typeref:typename:void
init	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static void init() {}$/;"	f	class:Realview_PBX	typeref:typename:void
init	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static void init() {$/;"	f	class:System_Timer_Engine	typeref:typename:void
init	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    static void init() {}$/;"	f	class:UART_Engine	typeref:typename:void
init	include/machine/cortex/zynq/zynq_ic.h	/^    static void init() {$/;"	f	class:IC_Engine	typeref:typename:void
init	include/machine/cortex/zynq/zynq_timer.h	/^    static void init() {$/;"	f	class:System_Timer_Engine	typeref:typename:void
init	include/machine/cortex/zynq/zynq_uart.h	/^    static void init() {}$/;"	f	class:UART_Engine	typeref:typename:void
init	include/machine/display.h	/^    static void init() {$/;"	f	class:Serial_Display	typeref:typename:void
init	include/machine/keyboard.h	/^    static void init() {}$/;"	f	class:Serial_Keyboard	typeref:typename:void
init	include/machine/machine.h	/^        static void init() {$/;"	f	struct:Machine_Common::Initializer	typeref:typename:void
init	include/machine/machine.h	/^        static void init() {};$/;"	f	struct:Machine_Common::Initializer	typeref:typename:void
init	include/machine/pc/pc_display.h	/^    static void init(unsigned int fb = FB_LOG_ADDR) {$/;"	f	class:VGA	typeref:typename:void
init	include/scheduler.h	/^    static void init() {}$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:void
init	src/api/alarm_init.cc	/^void Alarm::init()$/;"	f	class:Alarm	typeref:typename:__BEGIN_SYS void
init	src/api/system_init.cc	/^void System::init()$/;"	f	class:System	typeref:typename:__BEGIN_SYS void
init	src/architecture/armv7/armv7_cpu_init.cc	/^void CPU::init()$/;"	f	class:CPU	typeref:typename:__BEGIN_SYS void
init	src/architecture/armv7/armv7_pmu_init.cc	/^void ARMv7_A_PMU::init()$/;"	f	class:ARMv7_A_PMU	typeref:typename:__BEGIN_SYS void
init	src/architecture/armv7/armv7_tsc_init.cc	/^void TSC::init()$/;"	f	class:TSC	typeref:typename:__BEGIN_SYS void
init	src/architecture/armv8/armv8_cpu_init.cc	/^void CPU::init()$/;"	f	class:CPU	typeref:typename:__BEGIN_SYS void
init	src/architecture/armv8/armv8_tsc_init.cc	/^void TSC::init()$/;"	f	class:TSC	typeref:typename:__BEGIN_SYS void
init	src/architecture/common/mmu_common_init.cc	/^void No_MMU::init()$/;"	f	class:No_MMU	typeref:typename:__BEGIN_SYS void
init	src/architecture/ia32/ia32_cpu_init.cc	/^void CPU::init()$/;"	f	class:CPU	typeref:typename:__BEGIN_SYS void
init	src/architecture/ia32/ia32_mmu_init.cc	/^void MMU::init()$/;"	f	class:MMU	typeref:typename:__BEGIN_SYS void
init	src/architecture/ia32/ia32_pmu_init.cc	/^void PMU::init()$/;"	f	class:PMU	typeref:typename:__BEGIN_SYS void
init	src/architecture/rv32/rv32_cpu_init.cc	/^void CPU::init()$/;"	f	class:CPU	typeref:typename:__BEGIN_SYS void
init	src/architecture/rv64/rv64_cpu_init.cc	/^void CPU::init()$/;"	f	class:CPU	typeref:typename:__BEGIN_SYS void
init	src/machine/cortex/cortex_machine_init.cc	/^void Machine::init()$/;"	f	class:Machine	typeref:typename:void
init	src/machine/cortex/cortex_timer_init.cc	/^void Timer::init()$/;"	f	class:Timer	typeref:typename:__BEGIN_SYS void
init	src/machine/cortex/emote3/emote3_init.cc	/^void eMote3::init()$/;"	f	class:eMote3	typeref:typename:void
init	src/machine/cortex/emote3/emote3_usb_init.cc	/^void USB_Engine::init()$/;"	f	class:USB_Engine	typeref:typename:void
init	src/machine/cortex/lm3s811/lm3s811_init.cc	/^void LM3S811::init()$/;"	f	class:LM3S811	typeref:typename:void
init	src/machine/cortex/zynq/zynq_init.cc	/^void Zynq::init()$/;"	f	class:Zynq	typeref:typename:__BEGIN_SYS void
init	src/machine/pc/pc_e100_init.cc	/^void E100::init(unsigned int unit)$/;"	f	class:E100	typeref:typename:void
init	src/machine/pc/pc_ic_init.cc	/^void IC::init()$/;"	f	class:IC	typeref:typename:__BEGIN_SYS void
init	src/machine/pc/pc_keyboard_init.cc	/^void PS2_Keyboard::init()$/;"	f	class:PS2_Keyboard	typeref:typename:__BEGIN_SYS void
init	src/machine/pc/pc_machine_init.cc	/^void Machine::init()$/;"	f	class:Machine	typeref:typename:void
init	src/machine/pc/pc_pci_init.cc	/^void PCI::init()$/;"	f	class:PCI	typeref:typename:__BEGIN_SYS void
init	src/machine/pc/pc_pcnet32_init.cc	/^void PCNet32::init(unsigned int unit)$/;"	f	class:PCNet32	typeref:typename:void
init	src/machine/pc/pc_rtl8139_init.cc	/^void RTL8139::init(unsigned int unit)$/;"	f	class:RTL8139	typeref:typename:void
init	src/machine/pc/pc_scratchpad_init.cc	/^void Scratchpad::init()$/;"	f	class:Scratchpad	typeref:typename:__BEGIN_SYS void
init	src/machine/pc/pc_timer_init.cc	/^void Timer::init()$/;"	f	class:Timer	typeref:typename:__BEGIN_SYS void
init	src/machine/riscv/riscv_ic_init.cc	/^void IC::init()$/;"	f	class:IC	typeref:typename:__BEGIN_SYS void
init	src/machine/riscv/riscv_machine_init.cc	/^void Machine::init()$/;"	f	class:Machine	typeref:typename:void
init	src/machine/riscv/riscv_timer_init.cc	/^void Timer::init()$/;"	f	class:Timer	typeref:typename:__BEGIN_SYS void
init_application	src/init/init_application.cc	/^Init_Application init_application;$/;"	v	typeref:typename:Init_Application
init_begin	src/init/init_begin.cc	/^Init_Begin init_begin;$/;"	v	typeref:typename:Init_Begin
init_builtin_$(MMOD)	src/init/makefile	/^init_builtin_$(MMOD): $(SRC)\/system\/system_$(MMOD) $(OBJS) $(LIBINIT)$/;"	t
init_end	src/init/init_end.cc	/^Init_End init_end;$/;"	v	typeref:typename:Init_End
init_kernel_$(MMOD)	src/init/makefile	/^init_kernel_$(MMOD): $(SRC)\/system\/system_$(MMOD) $(OBJS) $(LIBINIT)$/;"	t
init_library_$(MMOD)	src/init/makefile	/^init_library_$(MMOD): $(OBJS)$/;"	t
init_offset	include/system/info.h	/^        Size init_offset;$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:Size
init_stack	include/architecture/armv7/armv7_cpu.h	/^    static Context * init_stack(Log_Addr usp, Log_Addr sp, void (* exit)(), int (* entry)(Tn .../;"	f	class:CPU	typeref:typename:Context *
init_stack	include/architecture/armv8/armv8_cpu.h	/^    static Context * init_stack(Log_Addr usp, Log_Addr sp, void (* exit)(), int (* entry)(Tn .../;"	f	class:CPU	typeref:typename:Context *
init_stack	include/architecture/ia32/ia32_cpu.h	/^    static Context * init_stack(Log_Addr usp, Log_Addr sp, void (* exit)(), int (* entry)(Tn .../;"	f	class:CPU	typeref:typename:Context *
init_stack	include/architecture/rv32/rv32_cpu.h	/^    static Context * init_stack(Log_Addr usp, Log_Addr sp, void (* exit)(), int (* entry)(Tn .../;"	f	class:CPU	typeref:typename:Context *
init_stack	include/architecture/rv64/rv64_cpu.h	/^    static Context * init_stack(Log_Addr usp, Log_Addr sp, void (* exit)(), int (* entry)(Tn .../;"	f	class:CPU	typeref:typename:Context *
init_stack_helper	include/architecture/armv7/armv7_cpu.h	/^    static void init_stack_helper(Log_Addr sp) {}$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/armv7/armv7_cpu.h	/^    static void init_stack_helper(Log_Addr sp, Head head, Tail ... tail) {$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/armv8/armv8_cpu.h	/^    static void init_stack_helper(Log_Addr sp) {}$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/armv8/armv8_cpu.h	/^    static void init_stack_helper(Log_Addr sp, Head head, Tail ... tail) {$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/ia32/ia32_cpu.h	/^    static void init_stack_helper(Log_Addr sp) {}$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/ia32/ia32_cpu.h	/^    static void init_stack_helper(Log_Addr sp, Head head, Tail ... tail) {$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/rv32/rv32_cpu.h	/^    static void init_stack_helper(Log_Addr sp) {}$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/rv32/rv32_cpu.h	/^    static void init_stack_helper(Log_Addr sp, Head head, Tail ... tail) {$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/rv64/rv64_cpu.h	/^    static void init_stack_helper(Log_Addr sp) {}$/;"	f	class:CPU	typeref:typename:void
init_stack_helper	include/architecture/rv64/rv64_cpu.h	/^    static void init_stack_helper(Log_Addr sp, Head head, Tail ... tail) {$/;"	f	class:CPU	typeref:typename:void
init_system	src/init/init_system.cc	/^Init_System init_system;$/;"	v	typeref:typename:Init_System
init_user_stack	include/architecture/ia32/ia32_cpu.h	/^    static Log_Addr init_user_stack(Log_Addr usp, void (* exit)(), Tn ... an) {$/;"	f	class:CPU	typeref:typename:Log_Addr
input	include/machine/cortex/emote3/emote3_usb.h	/^    void input() { endpoint(4); }$/;"	f	class:USB_Engine	typeref:typename:void
insert	include/utility/buffer.h	/^    void insert(const Object_Type & o) {$/;"	f	class:Circular_Buffer	typeref:typename:void
insert	include/utility/buffer.h	/^    void insert(const Object_Type & o, unsigned int i) {$/;"	f	class:Circular_Buffer	typeref:typename:void
insert	include/utility/hash.h	/^    void insert(Element * e) {$/;"	f	class:Hash	typeref:typename:void
insert	include/utility/hash.h	/^    void insert(Element * e) {$/;"	f	class:Simple_Hash	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) { insert_tail(e); }$/;"	f	class:List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) { insert_tail(e); }$/;"	f	class:Simple_List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) {$/;"	f	class:Multihead_Scheduling_List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) {$/;"	f	class:Ordered_List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) {$/;"	f	class:Scheduling_List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) {$/;"	f	class:Scheduling_Multilist	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e) {$/;"	f	class:Simple_Ordered_List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e, Element * p,  Element * n) {$/;"	f	class:List	typeref:typename:void
insert	include/utility/list.h	/^    void insert(Element * e, Element * p,  Element * n) {$/;"	f	class:Simple_List	typeref:typename:void
insert	include/utility/queue.h	/^    void insert(Element * e) { T::insert(e); }$/;"	f	class:Queue_Wrapper	typeref:typename:void
insert	include/utility/scheduling.h	/^    void insert(T * obj) {$/;"	f	class:Scheduler	typeref:typename:void
insert	include/utility/vector.h	/^    bool insert(Element * e, unsigned int i) {$/;"	f	class:Vector	typeref:typename:bool
insert_first	include/utility/list.h	/^    void insert_first(Element * e) {$/;"	f	class:List	typeref:typename:void
insert_first	include/utility/list.h	/^    void insert_first(Element * e) {$/;"	f	class:Simple_List	typeref:typename:void
insert_head	include/utility/list.h	/^    void insert_head(Element * e) {$/;"	f	class:List	typeref:typename:void
insert_head	include/utility/list.h	/^    void insert_head(Element * e) {$/;"	f	class:Simple_List	typeref:typename:void
insert_merging	include/utility/list.h	/^    void insert_merging(Element * e, Element ** m1, Element ** m2) {$/;"	f	class:Grouping_List	typeref:typename:void
insert_merging	include/utility/list.h	/^    void insert_merging(Element * e, Element ** m1, Element ** m2) {$/;"	f	class:Simple_Grouping_List	typeref:typename:void
insert_tail	include/utility/list.h	/^    void insert_tail(Element * e) {$/;"	f	class:List	typeref:typename:void
insert_tail	include/utility/list.h	/^    void insert_tail(Element * e) {$/;"	f	class:Simple_List	typeref:typename:void
install	app/hello/makefile	/^install: $(APPLICATION)$/;"	t
install	app/philosophers_dinner/makefile	/^install: $(APPLICATION)$/;"	t
install	app/producer_consumer/makefile	/^install: $(APPLICATION)$/;"	t
install	src/init/makefile	/^install: install_$(SMOD)_$(MMOD)$/;"	t
install	src/setup/makefile	/^install:	setup_$(MMOD)$/;"	t
install	src/system/makefile	/^install: install_$(SMOD)_$(MMOD)$/;"	t
install	tests/active_test/makefile	/^install: $(APPLICATION)$/;"	t
install	tests/alarm_test/makefile	/^install: $(APPLICATION)$/;"	t
install	tests/nic_test/makefile	/^install: $(APPLICATION)$/;"	t
install	tests/segment_test/makefile	/^install: $(APPLICATION)$/;"	t
install	tools/eposcc/makefile	/^install:	eposcc$/;"	t
install	tools/eposcfg/makefile	/^install: eposcfg$/;"	t
install	tools/eposctors/makefile	/^install:	eposctors$/;"	t
install	tools/eposmkbi/makefile	/^install: eposmkbi$/;"	t
install	tools/epostest/makefile	/^install:	epostest$/;"	t
install.o	src/setup/makefile	/^install.o:	setup_$(MMOD).o$/;"	t
install_builtin_$(MMOD)	src/init/makefile	/^install_builtin_$(MMOD): init_builtin_$(MMOD)$/;"	t
install_builtin_$(MMOD)	src/system/makefile	/^install_builtin_$(MMOD): system_builtin_$(MMOD)$/;"	t
install_kernel_$(MMOD)	src/init/makefile	/^install_kernel_$(MMOD): init_kernel_$(MMOD)$/;"	t
install_kernel_$(MMOD)	src/system/makefile	/^install_kernel_$(MMOD): system_kernel_$(MMOD)$/;"	t
install_legacy_pc	src/boot/makefile	/^install_legacy_pc: boot_legacy_pc$/;"	t
install_library_$(MMOD)	src/init/makefile	/^install_library_$(MMOD): init_library_$(MMOD)$/;"	t
install_library_$(MMOD)	src/system/makefile	/^install_library_$(MMOD): system_library_$(MMOD)$/;"	t
int2gptm	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static GPTM * int2gptm(Interrupt_Id id) {$/;"	f	class:User_Timer_Engine	typeref:typename:GPTM *
int2irq	include/machine/cortex/emote3/emote3_ic.h	/^    static Interrupt_Id int2irq(Interrupt_Id i) { return i - EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int2irq	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static Interrupt_Id int2irq(Interrupt_Id i) { return i - EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int2irq	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static Interrupt_Id int2irq(Interrupt_Id i) { return i - EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int2irq	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static Interrupt_Id int2irq(Interrupt_Id i) { return i - EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int2irq	include/machine/cortex/zynq/zynq_ic.h	/^    static Interrupt_Id int2irq(Interrupt_Id i) { return i - EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int2irq	include/machine/pc/pc_ic.h	/^    static int int2irq(int i) { return i - HARD_INT; }$/;"	f	class:APIC	typeref:typename:int
int2irq	include/machine/pc/pc_ic.h	/^    static int int2irq(int i) { return i - HARD_INT; }$/;"	f	class:i8259A	typeref:typename:int
int2irq	include/machine/riscv/riscv_ic.h	/^    static int int2irq(int i) { return i - EXCS; }$/;"	f	class:IC	typeref:typename:int
int_bad	include/machine/cortex/cortex_ic.h	/^    static void int_bad(Interrupt_Id i) { int_bad(); };$/;"	f	class:IC	typeref:typename:void
int_bad	src/machine/cortex/cortex_ic.cc	/^void IC::int_bad()$/;"	f	class:IC	typeref:typename:void
int_disable	include/architecture/armv7/armv7_cpu.h	/^    static void int_disable() { ASM("cpsid i"); }$/;"	f	class:ARMv7_M	typeref:typename:void
int_disable	include/architecture/armv7/armv7_cpu.h	/^    static void int_disable() { psr(psr() | (FLAG_F | FLAG_I)); }$/;"	f	class:ARMv7_A	typeref:typename:void
int_disable	include/architecture/armv8/armv8_cpu.h	/^    static void int_disable() { cpsr(cpsr() | (FLAG_F | FLAG_I)); }$/;"	f	class:ARMv8_A	typeref:typename:void
int_disable	include/architecture/ia32/ia32_cpu.h	/^    static void int_disable() { ASM("cli"); }$/;"	f	class:CPU	typeref:typename:void
int_disable	include/architecture/rv32/rv32_cpu.h	/^    static void int_disable() { mint_disable(); }$/;"	f	class:CPU	typeref:typename:void
int_disable	include/architecture/rv64/rv64_cpu.h	/^    static void int_disable() { mint_disable(); }$/;"	f	class:CPU	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_gpio.h	/^    void int_disable() { _gpio->int_disable(_pin_mask); }$/;"	f	class:GPIO_Engine	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_i2c.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:I2C_Engine	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void int_disable(const Interrupt_Mask & mask = -1U) { mactimer(MTIRQM) &= ~mask; }$/;"	f	class:CC2538RF::Timer	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void int_disable( ) {$/;"	f	class:CC2538RF	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void int_disable() { _rf->int_disable(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_spi.h	/^    void int_disable(bool receive = true, bool transmit = true, bool time_out = true, bool overr/;"	f	class:SPI_Engine	typeref:typename:void
int_disable	include/machine/cortex/emote3/emote3_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:UART_Engine	typeref:typename:void
int_disable	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:BCM_UART	typeref:typename:void
int_disable	include/machine/cortex/engine/pl011.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:PL011	typeref:typename:void
int_disable	include/machine/cortex/engine/pl022.h	/^    void int_disable(Reg32 flag) {$/;"	f	class:PL022	typeref:typename:void
int_disable	include/machine/cortex/engine/pl061.h	/^    void int_disable(Pin mask) { gpio(IM) &= ~mask; }$/;"	f	class:PL061	typeref:typename:void
int_disable	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void int_disable() { _gpio->int_disable(_pin_mask); }$/;"	f	class:GPIO_Engine	typeref:typename:void
int_disable	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:UART_Engine	typeref:typename:void
int_disable	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void int_disable(bool receive = true, bool send = true, bool line = true, bool modem = true)/;"	f	class:UART_Engine	typeref:typename:void
int_disable	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:UART_Engine	typeref:typename:void
int_disable	include/machine/cortex/zynq/zynq_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:UART_Engine	typeref:typename:void
int_disable	include/machine/cortex/zynq/zynq_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:Zynq_UART_Engine	typeref:typename:void
int_disable	include/machine/pc/pc_keyboard.h	/^    static void int_disable(bool press = true, bool release = true) {$/;"	f	class:i8042	typeref:typename:void
int_disable	include/machine/pc/pc_uart.h	/^    void int_disable(bool receive = true, bool send = true, bool line = true, bool modem = true)/;"	f	class:NS16550AF	typeref:typename:void
int_disable	include/machine/pc/pc_uart.h	/^    void int_disable(bool receive = true, bool send = true, bool line = true, bool modem = true)/;"	f	class:UART	typeref:typename:void
int_disable	include/machine/riscv/riscv_spi.h	/^    void int_disable(bool receive = true, bool transmit = true, bool time_out = true, bool overr/;"	f	class:SiFive_SPI	typeref:typename:void
int_disable	include/machine/riscv/riscv_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:DW8250	typeref:typename:void
int_disable	include/machine/riscv/riscv_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:NS16500A	typeref:typename:void
int_disable	include/machine/riscv/riscv_uart.h	/^    void int_disable(bool receive = true, bool transmit = true, bool line = true, bool modem = t/;"	f	class:SiFive_UART	typeref:typename:void
int_disabled	include/architecture/armv7/armv7_cpu.h	/^    static bool int_disabled() { return psr() & (FLAG_F | FLAG_I); }$/;"	f	class:ARMv7_A	typeref:typename:bool
int_disabled	include/architecture/armv7/armv7_cpu.h	/^    static bool int_disabled() {$/;"	f	class:ARMv7_M	typeref:typename:bool
int_disabled	include/architecture/armv8/armv8_cpu.h	/^    static bool int_disabled() { return cpsr() & (FLAG_F | FLAG_I); }$/;"	f	class:ARMv8_A	typeref:typename:bool
int_disabled	include/architecture/ia32/ia32_cpu.h	/^    static bool int_disabled() { return !int_enabled(); }$/;"	f	class:CPU	typeref:typename:bool
int_disabled	include/architecture/rv32/rv32_cpu.h	/^    static bool int_disabled() { return !int_enabled(); }$/;"	f	class:CPU	typeref:typename:bool
int_disabled	include/architecture/rv64/rv64_cpu.h	/^    static bool int_disabled() { return !int_enabled(); }$/;"	f	class:CPU	typeref:typename:bool
int_enable	include/architecture/armv7/armv7_cpu.h	/^    static void int_enable()  { ASM("cpsie i"); }$/;"	f	class:ARMv7_M	typeref:typename:void
int_enable	include/architecture/armv7/armv7_cpu.h	/^    static void int_enable() {  psr(psr() & ~(FLAG_F | FLAG_I)); }$/;"	f	class:ARMv7_A	typeref:typename:void
int_enable	include/architecture/armv8/armv8_cpu.h	/^    static void int_enable() { cpsr(cpsr() & ~(FLAG_F | FLAG_I)); }$/;"	f	class:ARMv8_A	typeref:typename:void
int_enable	include/architecture/ia32/ia32_cpu.h	/^    static void int_enable() { ASM("sti"); }$/;"	f	class:CPU	typeref:typename:void
int_enable	include/architecture/rv32/rv32_cpu.h	/^    static void int_enable()  { mint_enable(); }$/;"	f	class:CPU	typeref:typename:void
int_enable	include/architecture/rv64/rv64_cpu.h	/^    static void int_enable()  { mint_enable(); }$/;"	f	class:CPU	typeref:typename:void
int_enable	include/machine/cortex/emote3/emote3_gpio.h	/^    void int_enable() { _gpio->int_enable(_pin_mask); }$/;"	f	class:GPIO_Engine	typeref:typename:void
int_enable	include/machine/cortex/emote3/emote3_i2c.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:I2C_Engine	typeref:typename:void
int_enable	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void int_enable(const Interrupt_Mask & mask = INT_MASK) { mactimer(MTIRQM) |= mask; }$/;"	f	class:CC2538RF::Timer	typeref:typename:void
int_enable	include/machine/cortex/emote3/emote3_spi.h	/^    void int_enable(bool receive = true, bool transmit = true, bool time_out = true, bool overru/;"	f	class:SPI_Engine	typeref:typename:void
int_enable	include/machine/cortex/emote3/emote3_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:UART_Engine	typeref:typename:void
int_enable	include/machine/cortex/emote3/emote3_usb.h	/^    void int_enable(bool receive = true, bool transmit = true, bool error = true) { IC::disable(/;"	f	class:USB_Engine	typeref:typename:void
int_enable	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:BCM_UART	typeref:typename:void
int_enable	include/machine/cortex/engine/pl011.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:PL011	typeref:typename:void
int_enable	include/machine/cortex/engine/pl022.h	/^    void int_enable(Reg32 flag) {$/;"	f	class:PL022	typeref:typename:void
int_enable	include/machine/cortex/engine/pl061.h	/^    void int_enable(Pin mask) { gpio(IM) |= mask; }$/;"	f	class:PL061	typeref:typename:void
int_enable	include/machine/cortex/engine/pl061.h	/^    void int_enable(Port port, Pin mask, Edge edge, bool power_up = false, Edge power_up_edge = /;"	f	class:PL061	typeref:typename:void
int_enable	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void int_enable() { _gpio->int_enable(_pin_mask); }$/;"	f	class:GPIO_Engine	typeref:typename:void
int_enable	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:UART_Engine	typeref:typename:void
int_enable	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void int_enable(bool receive = true, bool send = true, bool line = true, bool modem = true) /;"	f	class:UART_Engine	typeref:typename:void
int_enable	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:UART_Engine	typeref:typename:void
int_enable	include/machine/cortex/zynq/zynq_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:UART_Engine	typeref:typename:void
int_enable	include/machine/cortex/zynq/zynq_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:Zynq_UART_Engine	typeref:typename:void
int_enable	include/machine/pc/pc_keyboard.h	/^    static void int_enable(bool press = true, bool release = true) {$/;"	f	class:i8042	typeref:typename:void
int_enable	include/machine/pc/pc_uart.h	/^    void int_enable(bool receive = true, bool send = true, bool line = true, bool modem = true) /;"	f	class:NS16550AF	typeref:typename:void
int_enable	include/machine/pc/pc_uart.h	/^    void int_enable(bool receive = true, bool send = true, bool line = true, bool modem = true) /;"	f	class:UART	typeref:typename:void
int_enable	include/machine/riscv/riscv_spi.h	/^    void int_enable(bool receive = true, bool transmit = true, bool time_out = true, bool overru/;"	f	class:SiFive_SPI	typeref:typename:void
int_enable	include/machine/riscv/riscv_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:DW8250	typeref:typename:void
int_enable	include/machine/riscv/riscv_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:NS16500A	typeref:typename:void
int_enable	include/machine/riscv/riscv_uart.h	/^    void int_enable(bool receive = true, bool transmit = true, bool line = true, bool modem = tr/;"	f	class:SiFive_UART	typeref:typename:void
int_enable	src/machine/cortex/emote3/emote3_gpio.cc	/^void GPIO_Engine::int_enable(Edge edge, bool power_up, Edge power_up_edge)$/;"	f	class:GPIO_Engine	typeref:typename:__BEGIN_SYS void
int_enabled	include/architecture/armv7/armv7_cpu.h	/^    static bool int_enabled() { return !int_disabled(); }$/;"	f	class:ARMv7_A	typeref:typename:bool
int_enabled	include/architecture/armv7/armv7_cpu.h	/^    static bool int_enabled() { return !int_disabled(); }$/;"	f	class:ARMv7_M	typeref:typename:bool
int_enabled	include/architecture/armv8/armv8_cpu.h	/^    static bool int_enabled() { return !int_disabled(); }$/;"	f	class:ARMv8_A	typeref:typename:bool
int_enabled	include/architecture/ia32/ia32_cpu.h	/^    static bool int_enabled() { return (flags() & FLAG_IF); }$/;"	f	class:CPU	typeref:typename:bool
int_enabled	include/architecture/rv32/rv32_cpu.h	/^    static bool int_enabled() { return (mstatus() & MIE); }$/;"	f	class:CPU	typeref:typename:bool
int_enabled	include/architecture/rv64/rv64_cpu.h	/^    static bool int_enabled() { return (mstatus() & MIE); }$/;"	f	class:CPU	typeref:typename:bool
int_handler	include/architecture/armv7/armv7_tsc.h	/^    static void int_handler(IC_Common::Interrupt_Id int_id) { _overflow++; }$/;"	f	class:TSC	typeref:typename:void
int_handler	include/architecture/armv8/armv8_tsc.h	/^    static void int_handler(IC_Common::Interrupt_Id int_id) { _overflow++; }$/;"	f	class:TSC	typeref:typename:void
int_handler	src/architecture/ia32/ia32_pmu.cc	/^void PMU::int_handler(Interrupt_Id i)$/;"	f	class:PMU	typeref:typename:__BEGIN_SYS void
int_handler	src/machine/cortex/cortex_gpio.cc	/^void GPIO::int_handler(IC::Interrupt_Id i)$/;"	f	class:GPIO	typeref:typename:void
int_handler	src/machine/cortex/cortex_timer.cc	/^void Timer::int_handler(Interrupt_Id i)$/;"	f	class:Timer	typeref:typename:void
int_handler	src/machine/cortex/cortex_usb.cc	/^void USB::int_handler(IC::Interrupt_Id i) {$/;"	f	class:USB	typeref:typename:__BEGIN_SYS void
int_handler	src/machine/pc/pc_e100.cc	/^void E100::int_handler(IC::Interrupt_Id interrupt)$/;"	f	class:E100	typeref:typename:void
int_handler	src/machine/pc/pc_keyboard.cc	/^void PS2_Keyboard::int_handler(IC::Interrupt_Id i)$/;"	f	class:PS2_Keyboard	typeref:typename:void
int_handler	src/machine/pc/pc_pcnet32.cc	/^void PCNet32::int_handler(IC::Interrupt_Id interrupt)$/;"	f	class:PCNet32	typeref:typename:void
int_handler	src/machine/pc/pc_rtl8139.cc	/^void RTL8139::int_handler(IC::Interrupt_Id interrupt)$/;"	f	class:RTL8139	typeref:typename:void
int_handler	src/machine/pc/pc_timer.cc	/^void Timer::int_handler(Interrupt_Id i)$/;"	f	class:Timer	typeref:typename:void
int_handler	src/machine/riscv/riscv_timer.cc	/^void Timer::int_handler(Interrupt_Id i)$/;"	f	class:Timer	typeref:typename:void
int_id	include/machine/cortex/emote3/emote3_ic.h	/^    static Interrupt_Id int_id() { return irq2int(nvic()->int_id()); }  \/\/ only works in handl/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    Interrupt_Id int_id() {$/;"	f	class:BCM_IRQ	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    Interrupt_Id int_id() {$/;"	f	class:BCM_Mailbox	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/engine/cortex_a9/gic.h	/^    Interrupt_Id int_id() {$/;"	f	class:GIC_CPU	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/engine/cortex_m3/nvic.h	/^    Interrupt_Id int_id() { return CPU::psr() & 0x3f; } \/\/ only works in handler mode (inside /;"	f	class:NVIC	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static Interrupt_Id int_id() { return irq2int(nvic()->int_id()); }  \/\/ only works in handl/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static Interrupt_Id int_id() {$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static Interrupt_Id int_id() { return irq2int(gic_cpu()->int_id()); }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int_id	include/machine/cortex/zynq/zynq_ic.h	/^    static Interrupt_Id int_id() { return irq2int(gic_cpu()->int_id()); }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
int_id	include/machine/riscv/riscv_ic.h	/^    static Interrupt_Id int_id() {$/;"	f	class:IC	typeref:typename:Interrupt_Id
int_not	src/machine/cortex/cortex_ic.cc	/^void IC::int_not(Interrupt_Id i)$/;"	f	class:IC	typeref:typename:void
int_not	src/machine/pc/pc_ic.cc	/^void IC::int_not(Interrupt_Id i)$/;"	f	class:IC	typeref:typename:void
int_not	src/machine/riscv/riscv_ic.cc	/^void IC::int_not(Interrupt_Id id)$/;"	f	class:IC	typeref:typename:void
int_vector	include/machine/cortex/cortex_ic.h	/^    static Interrupt_Handler int_vector(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:Interrupt_Handler
int_vector	include/machine/cortex/cortex_ic.h	/^    static void int_vector(Interrupt_Id i, const Interrupt_Handler & h) {$/;"	f	class:IC	typeref:typename:void
int_vector	include/machine/cortex/cortex_ic.h	/^    static void int_vector(Interrupt_Id i, const Interrupt_Handler & ih, const Interrupt_Handler/;"	f	class:IC	typeref:typename:void
int_vector	include/machine/pc/pc_ic.h	/^    static Interrupt_Handler int_vector(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:Interrupt_Handler
int_vector	include/machine/pc/pc_ic.h	/^    static void int_vector(Interrupt_Id i, const Interrupt_Handler & h) {$/;"	f	class:IC	typeref:typename:void
int_vector	include/machine/riscv/riscv_ic.h	/^    static Interrupt_Handler int_vector(Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:Interrupt_Handler
int_vector	include/machine/riscv/riscv_ic.h	/^    static void int_vector(Interrupt_Id i, const Interrupt_Handler & h) {$/;"	f	class:IC	typeref:typename:void
interface_number	include/machine/usb.h	/^                unsigned interface_number : 16;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:unsigned:16
interface_number	include/machine/usb.h	/^                unsigned interface_number : 16;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:unsigned:16
interrupt	include/machine/cortex/cortex_ethernet.h	/^        unsigned int interrupt;$/;"	m	struct:Ethernet_NIC::Device	typeref:typename:unsigned int
interrupt	include/machine/cortex/cortex_ieee802_15_4.h	/^        unsigned int interrupt;$/;"	m	struct:IEEE802_15_4_NIC::Device	typeref:typename:unsigned int
interrupt	include/machine/pc/pc_e100.h	/^        unsigned int interrupt;$/;"	m	struct:E100::Device	typeref:typename:unsigned int
interrupt	include/machine/pc/pc_pcnet32.h	/^        unsigned int interrupt;$/;"	m	struct:PCNet32::Device	typeref:typename:unsigned int
interrupt	include/machine/pc/pc_rtl8139.h	/^        unsigned int interrupt;$/;"	m	struct:RTL8139::Device	typeref:typename:unsigned int
interrupt_line	include/machine/pci.h	/^        Reg8 interrupt_line;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
interrupt_pin	include/machine/pci.h	/^        Reg8 interrupt_pin;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
inv_cipher	src/utility/aes.cc	/^void SWAES<16>::inv_cipher(void)$/;"	f	class:SWAES	typeref:typename:void
inv_mix_columns	src/utility/aes.cc	/^void SWAES<16>::inv_mix_columns(void)$/;"	f	class:SWAES	typeref:typename:void
inv_shift_rows	src/utility/aes.cc	/^void SWAES<16>::inv_shift_rows(void)$/;"	f	class:SWAES	typeref:typename:void
inv_sub_bytes	src/utility/aes.cc	/^void SWAES<16>::inv_sub_bytes(void)$/;"	f	class:SWAES	typeref:typename:void
invert	include/utility/bignum.h	/^    void invert() __attribute__((noinline)) { \/\/ _data = i, such that (_data * i) % _mod = 1$/;"	f	class:Bignum	typeref:typename:void
invert	tools/eposmkbi/eposmkbi.cc	/^template<typename T> void invert(T & n)$/;"	f	typeref:typename:void
io_bmp	include/architecture/ia32/ia32_cpu.h	/^        Reg16 io_bmp;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
io_pt	include/system/info.h	/^        PAddr io_pt;            \/\/ Contiguous set of Page tables to map the I\/O address space/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
ioc	include/machine/cortex/emote3/emote3_i2c.h	/^    static IOCtrl * ioc() { return reinterpret_cast<IOCtrl *>(Memory_Map::IOC_BASE); }$/;"	f	class:I2C_Engine	typeref:typename:IOCtrl *
ioc	include/machine/cortex/emote3/emote3_ioctrl.h	/^    volatile Reg32 & ioc(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:IOCtrl	typeref:typename:volatile Reg32 &
ioc	include/machine/cortex/emote3/emote3_machine.h	/^    static IOCtrl * ioc() { return reinterpret_cast<IOCtrl *>(Memory_Map::IOC_BASE); }$/;"	f	class:eMote3	typeref:typename:IOCtrl *
ioc	include/machine/cortex/emote3/emote3_spi.h	/^    static IOCtrl * ioc() { return reinterpret_cast<IOCtrl *>(Memory_Map::IOC_BASE); }$/;"	f	class:SPI_Engine	typeref:typename:IOCtrl *
ioc	include/machine/cortex/emote3/emote3_uart.h	/^    static IOCtrl * ioc() { return reinterpret_cast<IOCtrl *>(Memory_Map::IOC_BASE); }$/;"	f	class:UART_Engine	typeref:typename:IOCtrl *
ioc	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    volatile Reg32 & ioc(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:IOCtrl	typeref:typename:volatile Reg32 &
ip	include/architecture/rv32/rv32_cpu.h	/^    static Reg  ip()     { return mip(); }$/;"	f	class:CPU	typeref:typename:Reg
ip	include/architecture/rv32/rv32_cpu.h	/^    static void ip(Reg r)       { mip(r); }$/;"	f	class:CPU	typeref:typename:void
ip	include/architecture/rv64/rv64_cpu.h	/^    static Reg  ip()     { return mip(); }$/;"	f	class:CPU	typeref:typename:Reg
ip	include/architecture/rv64/rv64_cpu.h	/^    static void ip(Reg r)       { mip(r); }$/;"	f	class:CPU	typeref:typename:void
ip_addr_hi	include/machine/pc/pc_e100.h	/^    \/*14*\/  Reg8 ip_addr_hi;$/;"	m	struct:i8255x::config	typeref:typename:Reg8
ip_addr_lo	include/machine/pc/pc_e100.h	/^    \/*13*\/  Reg8 ip_addr_lo;$/;"	m	struct:i8255x::config	typeref:typename:Reg8
ipi	include/machine/cortex/cortex_ic.h	/^    static void ipi(unsigned int cpu, Interrupt_Id i) {$/;"	f	class:IC	typeref:typename:void
ipi	include/machine/cortex/emote3/emote3_ic.h	/^    static void ipi(unsigned int cpu, Interrupt_Id i) {} \/\/ Cortex-M3 is always single-core$/;"	f	class:IC_Engine	typeref:typename:void
ipi	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void ipi(unsigned int cpu, Interrupt_Id id) {$/;"	f	class:BCM_Mailbox	typeref:typename:void
ipi	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static void ipi(unsigned int cpu, Interrupt_Id i) {} \/\/ Cortex-M3 is always single-core$/;"	f	class:IC_Engine	typeref:typename:void
ipi	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void ipi(unsigned int cpu, Interrupt_Id id) { mbox()->ipi(cpu, id); }$/;"	f	class:IC_Engine	typeref:typename:void
ipi	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static void ipi(unsigned int cpu, Interrupt_Id i) { gic_distributor()->send_sgi(cpu, int2irq/;"	f	class:IC_Engine	typeref:typename:void
ipi	include/machine/cortex/zynq/zynq_ic.h	/^    static void ipi(unsigned int cpu, Interrupt_Id i) { gic_distributor()->send_sgi(cpu, i); }$/;"	f	class:IC_Engine	typeref:typename:void
ipi	include/machine/pc/pc_ic.h	/^    static void ipi(int dest, int interrupt) {}$/;"	f	class:i8259A	typeref:typename:void
ipi	src/machine/pc/pc_ic.cc	/^void APIC::ipi(unsigned int cpu, unsigned int interrupt)$/;"	f	class:APIC	typeref:typename:void
ipi_init	src/machine/pc/pc_ic.cc	/^void APIC::ipi_init(volatile int * status)$/;"	f	class:APIC	typeref:typename:void
ipi_start	src/machine/pc/pc_ic.cc	/^void APIC::ipi_start(Log_Addr entry, volatile int * status)$/;"	f	class:APIC	typeref:typename:void
iret	include/architecture/armv7/armv7_cpu.h	/^    static void iret() { ASM("1: bx lr"); }$/;"	f	class:ARMv7	typeref:typename:void
iret	include/architecture/armv8/armv8_cpu.h	/^    static void iret() { ASM("1: br lr"); }$/;"	f	class:ARMv8_A	typeref:typename:void
iret	include/architecture/rv32/rv32_cpu.h	/^    static void iret() { mret(); }$/;"	f	class:CPU	typeref:typename:void
iret	include/architecture/rv64/rv64_cpu.h	/^    static void iret() { mret(); }$/;"	f	class:CPU	typeref:typename:void
irq	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    volatile Reg32 & irq(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:BCM_IRQ	typeref:typename:volatile Reg32 &
irq	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static BCM_IRQ * irq() { return reinterpret_cast<BCM_IRQ *>(Memory_Map::IC_BASE); }$/;"	f	class:IC_Engine	typeref:typename:BCM_IRQ *
irq2int	include/machine/cortex/emote3/emote3_ic.h	/^    static Interrupt_Id irq2int(Interrupt_Id i) { return i + EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
irq2int	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static Interrupt_Id irq2int(Interrupt_Id i) { return i + EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
irq2int	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static Interrupt_Id irq2int(Interrupt_Id i) { return i + EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
irq2int	include/machine/cortex/realview_pbx/realview_pbx_ic.h	/^    static Interrupt_Id irq2int(Interrupt_Id i) { return i + EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
irq2int	include/machine/cortex/zynq/zynq_ic.h	/^    static Interrupt_Id irq2int(Interrupt_Id i) { return i + EXCS; }$/;"	f	class:IC_Engine	typeref:typename:Interrupt_Id
irq2int	include/machine/pc/pc_ic.h	/^    static int irq2int(int i) { return i + HARD_INT; }$/;"	f	class:APIC	typeref:typename:int
irq2int	include/machine/pc/pc_ic.h	/^    static int irq2int(int i) { return i + HARD_INT; }$/;"	f	class:i8259A	typeref:typename:int
irq2int	include/machine/riscv/riscv_ic.h	/^    static int irq2int(int i) { return i + EXCS; }$/;"	f	class:IC	typeref:typename:int
irq_mask_all	include/machine/pc/pc_e100.h	/^        irq_mask_all  = 0x01,$/;"	e	enum:i8255x::scb_cmd_hi
irq_mask_none	include/machine/pc/pc_e100.h	/^        irq_mask_none = 0x00,$/;"	e	enum:i8255x::scb_cmd_hi
irq_sw_gen	include/machine/pc/pc_e100.h	/^        irq_sw_gen    = 0x02,$/;"	e	enum:i8255x::scb_cmd_hi
irr	include/machine/pc/pc_ic.h	/^    static Reg16 irr() { \/\/ Pending interrupts$/;"	f	class:i8259A	typeref:typename:Reg16
is_even	include/utility/bignum.h	/^    bool is_even() { return !(_data[0] % 2); }$/;"	f	class:Bignum	typeref:typename:bool
is_microframe	include/machine/nic.h	/^    	bool is_microframe;                   \/\/ Whether this message is a Microframe$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
is_microframe	include/machine/nic.h	/^            bool is_microframe;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
is_new	include/machine/nic.h	/^    	bool is_new;                          \/\/ Whether this message was just created by this no/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
is_new	include/machine/nic.h	/^            bool is_new;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
isb	include/architecture/armv7/armv7_cpu.h	/^    static void isb() { ASM("isb"); } \/\/ make all branch predictor maintenance operations befo/;"	f	class:ARMv7	typeref:typename:void
isr	include/machine/pc/pc_ic.h	/^    static Reg16 isr() { \/\/ In-service interrupts$/;"	f	class:i8259A	typeref:typename:Reg16
iterations	app/philosophers_dinner/philosophers_dinner.cc	/^const int iterations = 10;$/;"	v	typeref:typename:const int
iterations	app/producer_consumer/producer_consumer.cc	/^const int iterations = 128;$/;"	v	typeref:typename:const int
iterations	tests/active_test/active_test.cc	/^const int iterations = 100;$/;"	v	typeref:typename:const int
iterations	tests/alarm_test/alarm_test.cc	/^const int iterations = 10;$/;"	v	typeref:typename:const int
itoa	src/utility/ostream.cc	/^int OStream::itoa(int v, char * s)$/;"	f	class:OStream	typeref:typename:int
itoa	src/utility/string.cc	/^    char * itoa(int value, char * str)$/;"	f	typeref:typename:char *
iv	include/utility/aes.h	/^    unsigned char iv[23];$/;"	m	class:SWAES	typeref:typename:unsigned char[23]
jacobian_double	include/utility/diffie_hellman.h	/^void Diffie_Hellman<Cipher>::Elliptic_Curve_Point::jacobian_double()$/;"	f	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:void
join	src/api/thread.cc	/^int Thread::join()$/;"	f	class:Thread	typeref:typename:int
k	include/utility/poly1305.h	/^    void k(const unsigned char k1[16]) { new (&_k) Bignum(k1,16); }$/;"	f	class:Poly1305	typeref:typename:void
kerr	src/setup/setup_binding.cc	/^OStream kout, kerr;$/;"	v	typeref:typename:__BEGIN_SYS OStream
kerr	src/system/system_scaffold.cc	/^OStream kerr;$/;"	v	typeref:typename:OStream
key	include/machine/mifare.h	/^        const Reg8 * key() const { return _key; }$/;"	f	class:MIFARE::Key	typeref:typename:const Reg8 *
key	include/machine/mifare.h	/^        void key(const void * k) { memcpy(_key, k, KEY_SIZE); }$/;"	f	class:MIFARE::Key	typeref:typename:void
key	include/utility/binding.h	/^    Key_A key() { return _ka; }$/;"	f	class:Binding	typeref:typename:Key_A
key	include/utility/list.h	/^        const R & key() const { return _rank; }$/;"	f	class:List_Elements::Ranked	typeref:typename:const R &
key	include/utility/list.h	/^        const R & key() const { return _rank; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:const R &
key_a	include/utility/binding.h	/^    Key_A key_a() { return _ka; }$/;"	f	class:Binding	typeref:typename:Key_A
key_b	include/utility/binding.h	/^    Key_B key_b() { return _kb; }$/;"	f	class:Binding	typeref:typename:Key_B
kick	include/machine/cortex/emote3/emote3_watchdog.h	/^    void kick() {$/;"	f	class:Watchdog_Engine	typeref:typename:void
kill	src/machine/cortex/cortex_ic.cc	/^void IC::kill()$/;"	f	class:IC	typeref:typename:void
kout	src/setup/setup_binding.cc	/^OStream kout, kerr;$/;"	v	typeref:typename:__BEGIN_SYS OStream
kout	src/system/system_scaffold.cc	/^OStream kout;$/;"	v	typeref:typename:__BEGIN_SYS OStream
language_id	include/machine/usb.h	/^            unsigned language_id : 16;$/;"	m	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:unsigned:16
lap	include/time.h	/^    void lap() { if(_start != 0) _stop = Alarm::elapsed(); }$/;"	f	class:Alarm_Chronometer	typeref:typename:void
lap	include/time.h	/^    void lap() { if(_start != 0) _stop = tsc.time_stamp(); }$/;"	f	class:TSC_Chronometer	typeref:typename:void
largest	include/utility/math.h	/^T largest(const T array[], int size)$/;"	f	namespace:Math	typeref:typename:T
last	include/utility/list.h	/^    bool last() const { return (_size == 1); }$/;"	f	class:List	typeref:typename:bool
last	include/utility/list.h	/^    bool last() const { return (_size == 1); }$/;"	f	class:Simple_List	typeref:typename:bool
last_thread_dispatch	include/scheduler.h	/^        TSC::Time_Stamp last_thread_dispatch;   \/\/ time stamp of last dispatch$/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:TSC::Time_Stamp
latency_time	include/machine/pci.h	/^        Reg8 latency_time;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
lcm	include/utility/math.h	/^inline T1 lcm(T1 a, T2 b)$/;"	f	namespace:Math	typeref:typename:T1
ldmia	include/architecture/armv7/armv7_cpu.h	/^    static void ldmia() { ASM("ldmia r0!,{r2,r3,r4,r5,r6,r7,r8,r9}" : : : ); }$/;"	f	class:ARMv7_A	typeref:typename:void
ldt	include/architecture/ia32/ia32_cpu.h	/^        Reg16 ldt;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
leave	include/system/meta.h	/^        void leave() { T1<T>::leave(); T2<T>::leave(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
leave	include/system/meta.h	/^        void leave() { T1<T>::leave(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
leave	include/system/meta.h	/^        void leave() {}$/;"	f	struct:ALIST::Recur	typeref:typename:void
led_off	include/machine/pc/pc_e100.h	/^        led_off    = 0x04,$/;"	e	enum:i8255x::led_state
led_on	include/machine/pc/pc_e100.h	/^        led_on     = 0x01,$/;"	e	enum:i8255x::led_state
led_on_557	include/machine/pc/pc_e100.h	/^        led_on_557 = 0x07,$/;"	e	enum:i8255x::led_state
led_on_559	include/machine/pc/pc_e100.h	/^        led_on_559 = 0x05,$/;"	e	enum:i8255x::led_state
led_on_82559	include/machine/pc/pc_e100.h	/^        led_on_82559 = 0x07,$/;"	e	enum:i8255x::led_state
led_state	include/machine/pc/pc_e100.h	/^    enum led_state {$/;"	g	class:i8255x
leds	include/machine/pc/pc_keyboard.h	/^    static bool leds(unsigned char leds = (SCROLL | NUM | CAPS)) {$/;"	f	class:i8042	typeref:typename:bool
length	include/utility/array.h	/^    static constexpr unsigned int length() { return 0; };$/;"	f	class:Array	typeref:typename:unsigned int
length	include/utility/array.h	/^    static constexpr unsigned int length() { return N; };$/;"	f	class:Array	typeref:typename:unsigned int
letoh16	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg16 letoh16(CPU::Reg16 v) { return CPU::letoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
letoh16	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg16 letoh16(CPU::Reg16 v) { return CPU::letoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
letoh16	include/architecture/cpu.h	/^    static Reg16 letoh16(Reg16 v) { return htole16(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg16
letoh16	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 letoh16(Reg16 v) { return v; }$/;"	f	class:CPU	typeref:typename:Reg16
letoh16	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg16 letoh16(CPU::Reg16 v) { return CPU::letoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
letoh16	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg16 letoh16(CPU::Reg16 v) { return CPU::letoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
letoh16	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg16 letoh16(CPU::Reg16 v) { return CPU::letoh16(v); }$/;"	f	typeref:typename:CPU::Reg16
letoh32	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg32 letoh32(CPU::Reg32 v) { return CPU::letoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
letoh32	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg32 letoh32(CPU::Reg32 v) { return CPU::letoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
letoh32	include/architecture/cpu.h	/^    static Reg32 letoh32(Reg32 v) { return htole32(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg32
letoh32	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 letoh32(Reg32 v) { return v; }$/;"	f	class:CPU	typeref:typename:Reg32
letoh32	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg32 letoh32(CPU::Reg32 v) { return CPU::letoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
letoh32	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg32 letoh32(CPU::Reg32 v) { return CPU::letoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
letoh32	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg32 letoh32(CPU::Reg32 v) { return CPU::letoh32(v); }$/;"	f	typeref:typename:CPU::Reg32
letoh64	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg64 letoh64(CPU::Reg64 v) { return CPU::letoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
letoh64	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg64 letoh64(CPU::Reg64 v) { return CPU::letoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
letoh64	include/architecture/cpu.h	/^    static Reg64 letoh64(Reg64 v) { return htole64(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg64
letoh64	include/architecture/ia32/ia32_cpu.h	/^    static Reg64 letoh64(Reg64 v) { return v; }$/;"	f	class:CPU	typeref:typename:Reg64
letoh64	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg64 letoh64(CPU::Reg64 v) { return CPU::letoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
letoh64	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg64 letoh64(CPU::Reg64 v) { return CPU::letoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
letoh64	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg64 letoh64(CPU::Reg64 v) { return CPU::letoh64(v); }$/;"	f	typeref:typename:CPU::Reg64
lext	include/utility/buffer.h	/^    Element * lext() { return link2(); }$/;"	f	class:Buffer	typeref:typename:Element *
library	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool library                   = (Traits<Build>::MODE == Traits<Build>::LIBRARY/;"	m	struct:Traits	typeref:typename:const bool
library	include/machine/riscv/sifive_e/sifive_e_traits.h	/^    static const bool library = (Traits<Build>::MODE == Traits<Build>::LIBRARY);$/;"	m	struct:Traits	typeref:typename:const bool
library	include/machine/riscv/sifive_u/sifive_u_traits.h	/^    static const bool library = (Traits<Build>::MODE == Traits<Build>::LIBRARY);$/;"	m	struct:Traits	typeref:typename:const bool
library	include/machine/riscv/visionfive2/visionfive2_traits.h	/^    static const bool library = (Traits<Build>::MODE == Traits<Build>::LIBRARY);$/;"	m	struct:Traits	typeref:typename:const bool
lil_endian	tools/eposmkbi/eposmkbi.cc	/^bool lil_endian() {$/;"	f	typeref:typename:bool
limit_15_00	include/architecture/ia32/ia32_cpu.h	/^        Reg16 limit_15_00;$/;"	m	class:CPU::GDT_Entry	typeref:typename:Reg16
link	include/machine/pc/pc_e100.h	/^        volatile Reg32 link;$/;"	m	struct:i8255x::Control	typeref:typename:volatile Reg32
link	include/process.h	/^    Queue::Element * link() { return &_link; }$/;"	f	class:Thread	typeref:typename:Queue::Element *
link	include/utility/buffer.h	/^    Element * link() { return link1(); }$/;"	f	class:Buffer	typeref:typename:Element *
link1	include/utility/buffer.h	/^    Element * link1() { return &_link1; }$/;"	f	class:Buffer	typeref:typename:Element *
link2	include/utility/buffer.h	/^    Element * link2() { return &_link2; }$/;"	f	class:Buffer	typeref:typename:Element *
link_status_wake	include/machine/pc/pc_e100.h	/^    \/*9*\/   Reg8 rx_tcpudp_checksum:1, pad9_1:3, vlan_arp_tco:1, link_status_wake:1, pad9_2:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
linktest	makefile	/^linktest: FORCE$/;"	t
lint	include/utility/buffer.h	/^    Element * lint() { return link1(); }$/;"	f	class:Buffer	typeref:typename:Element *
listen	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void listen() { _rf->listen(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
listen	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void listen() { sfr(RFST) = ISRXON; }$/;"	f	class:CC2538RF	typeref:typename:void
lltoa	src/utility/ostream.cc	/^int OStream::lltoa(long long int v, char * s)$/;"	f	class:OStream	typeref:typename:int
lm	include/machine/cortex/emote3/emote3_info.h	/^    Library_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Library_Load_Map
lm	include/machine/cortex/lm3s811/lm3s811_info.h	/^    Library_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Library_Load_Map
lm	include/machine/cortex/raspberry_pi3/raspberry_pi3_info.h	/^    Kernel_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Kernel_Load_Map
lm	include/machine/cortex/realview_pbx/realview_pbx_info.h	/^    Library_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Library_Load_Map
lm	include/machine/cortex/zynq/zynq_info.h	/^    Library_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Library_Load_Map
lm	include/machine/pc/legacy_pc/legacy_pc_info.h	/^    Kernel_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Kernel_Load_Map
lm	include/machine/riscv/sifive_e/sifive_e_info.h	/^    Library_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Library_Load_Map
lm	include/machine/riscv/sifive_u/sifive_u_info.h	/^    Kernel_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Kernel_Load_Map
lm	include/machine/riscv/visionfive2/visionfive2_info.h	/^    Kernel_Load_Map lm;$/;"	m	struct:System_Info	typeref:typename:Kernel_Load_Map
load	src/architecture/armv7/armv7_cpu.cc	/^void CPU::Context::load() const volatile$/;"	f	class:CPU::Context	typeref:typename:void
load	src/architecture/armv8/armv8_cpu.cc	/^void CPU::Context::load() const volatile$/;"	f	class:CPU::Context	typeref:typename:void
load	src/architecture/ia32/ia32_cpu.cc	/^void CPU::Context::load() const volatile$/;"	f	class:CPU::Context	typeref:typename:void
load	src/architecture/rv32/rv32_cpu.cc	/^void CPU::Context::load() const volatile$/;"	f	class:CPU::Context	typeref:typename:void
load	src/architecture/rv64/rv64_cpu.cc	/^void CPU::Context::load() const volatile$/;"	f	class:CPU::Context	typeref:typename:void
load	src/utility/elf.cc	/^void ELF::load(Loadable * obj)$/;"	f	class:ELF	typeref:typename:void
load_parts	src/setup/setup_legacy_pc.cc	/^void Setup::load_parts()$/;"	f	class:Setup	typeref:typename:void
load_segment	src/utility/elf.cc	/^long ELF::load_segment(unsigned int i, Elf_Addr addr)$/;"	f	class:ELF	typeref:typename:__BEGIN_UTIL long
load_segment	src/utility/srec.cc	/^int SREC::load_segment(int i, void * addr)$/;"	f	class:SREC	typeref:typename:int
locator	include/machine/pci.h	/^        Locator locator;$/;"	m	struct:PCI_Common::Header	typeref:typename:Locator
lock	include/machine/cortex/emote3/emote3_usb.h	/^    void lock() {$/;"	f	class:USB_Engine	typeref:typename:void
lock	include/process.h	/^    static void lock() { CPU::int_disable(); }$/;"	f	class:Thread	typeref:typename:void
lock	include/time.h	/^    static void lock() { Thread::lock(); }$/;"	f	class:Alarm	typeref:typename:void
lock	include/utility/buffer.h	/^    bool lock() { return !CPU::tsl(_lock); }$/;"	f	class:Buffer	typeref:typename:bool
lock	src/api/mutex.cc	/^void Mutex::lock()$/;"	f	class:Mutex	typeref:typename:void
lock_slcr	include/machine/cortex/zynq/zynq_machine.h	/^    static void lock_slcr() { slcr(SLCR_LOCK) = LOCK_KEY; }$/;"	f	class:Zynq	typeref:typename:void
locked	include/process.h	/^    static bool locked() { return CPU::int_disabled(); }$/;"	f	class:Thread	typeref:typename:bool
log	include/architecture/ia32/ia32_mmu.h	/^        Page_Table & log() { return *static_cast<Page_Table *>(phy2log(this)); }$/;"	f	class:MMU::Page_Table	typeref:typename:Page_Table &
log2	include/machine/pc/pc_e100.h	/^    int log2(int n) {$/;"	f	class:i8255x	typeref:typename:int
log2	include/machine/pc/pc_pcnet32.h	/^    int log2(int n) {$/;"	f	class:Am79C970A	typeref:typename:int
log2color	include/architecture/ia32/ia32_mmu.h	/^    static Color log2color(Log_Addr log) {$/;"	f	class:MMU	typeref:typename:Color
log2phy	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr log2phy(Log_Addr log) { return Phy_Addr((RAM_BASE == PHY_MEM) ? log : (RAM_B/;"	f	class:MMU	typeref:typename:Phy_Addr
log2phy	include/architecture/mmu.h	/^    static Phy_Addr log2phy(Log_Addr log) { return log; }$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
log_addr	include/machine/pci.h	/^        Log_Addr log_addr;$/;"	m	struct:PCI_Common::Region	typeref:typename:Log_Addr
log_address	include/architecture/ia32/ia32_mmu.h	/^        Log_Addr log_address() const { return _log_addr; }$/;"	f	class:MMU::DMA_Buffer	typeref:typename:Log_Addr
log_address	include/architecture/mmu.h	/^        Log_Addr log_address() const { return phy_address(); }$/;"	f	class:No_MMU::DMA_Buffer	typeref:typename:Log_Addr
logf	include/utility/math.h	/^inline T logf(T num, float base = e(), float epsilon = 1e-12)$/;"	f	namespace:Math	typeref:typename:T
loopback	include/machine/cortex/emote3/emote3_i2c.h	/^    void loopback(bool on = true) { return _i2c->loopback(); }$/;"	f	class:I2C_Engine	typeref:typename:void
loopback	include/machine/cortex/emote3/emote3_uart.h	/^    void loopback(bool flag) { _pl011->loopback(flag); }$/;"	f	class:UART_Engine	typeref:typename:void
loopback	include/machine/cortex/engine/pl011.h	/^    void loopback(bool flag) {$/;"	f	class:PL011	typeref:typename:void
loopback	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void loopback(bool flag) { _pl011->loopback(flag); }$/;"	f	class:UART_Engine	typeref:typename:void
loopback	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void loopback(bool flag) {} \/\/ there is no loopback support on miniUART$/;"	f	class:UART_Engine	typeref:typename:void
loopback	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void loopback(bool flag) { _pl011->loopback(flag); }$/;"	f	class:UART_Engine	typeref:typename:void
loopback	include/machine/cortex/zynq/zynq_uart.h	/^    void loopback(bool flag) { _uart->loopback(flag); }$/;"	f	class:UART_Engine	typeref:typename:void
loopback	include/machine/cortex/zynq/zynq_uart.h	/^    void loopback(bool flag) {$/;"	f	class:Zynq_UART_Engine	typeref:typename:void
loopback	include/machine/pc/pc_e100.h	/^    \/*10*\/  Reg8 pad10:3, no_source_addr_insertion:1, preamble_length:2, loopback:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:2
loopback	include/machine/pc/pc_uart.h	/^    void loopback(bool flag) { Engine::loopback(flag); }$/;"	f	class:UART	typeref:typename:void
loopback	include/machine/pc/pc_uart.h	/^    void loopback(bool flag) { reg(MCR, reg(MCR) | LOOPBACK_MASK); }$/;"	f	class:NS16550AF	typeref:typename:void
loopback	include/machine/riscv/riscv_uart.h	/^    void loopback(bool flag) {$/;"	f	class:DW8250	typeref:typename:void
loopback	include/machine/riscv/riscv_uart.h	/^    void loopback(bool flag) {$/;"	f	class:NS16500A	typeref:typename:void
ltab	include/utility/srec.h	/^    static int ltab[];$/;"	m	class:SREC	typeref:typename:int[]
ltab	src/utility/srec.cc	/^int SREC::ltab[] = {4,4,6,8,0,4,0,8,6,4};$/;"	m	class:SREC	typeref:typename:int[]
ltoa	src/utility/ostream.cc	/^int OStream::ltoa(long v, char * s)$/;"	f	class:OStream	typeref:typename:int
macAddrCB	include/machine/pc/pc_e100.h	/^    MACaddrCB * macAddrCB;$/;"	m	class:E100	typeref:typename:MACaddrCB *
mac_addr	include/machine/pc/pc_pcnet32.h	/^        MAC_Address  mac_addr;	\/\/ MAC address$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:MAC_Address
mach	tools/eposmkbi/eposmkbi.cc	/^    char           mach[16];$/;"	m	struct:Configuration	typeref:typename:char[16]	file:
mactimer	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        volatile Reg32 & mactimer (unsigned int o) { return reinterpret_cast<volatile Reg32 *>(t/;"	f	class:CC2538RF::Timer	typeref:typename:volatile Reg32 &
magic_packet_disable	include/machine/pc/pc_e100.h	/^    \/*19*\/  Reg8 pad19:1, magic_packet_disable:1, fc_disable:1, fc_restop:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
mailbox	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    volatile Reg32 & mailbox(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o/;"	f	class:BCM_Mailbox	typeref:typename:volatile Reg32 &
mailbox_eoi	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static void mailbox_eoi(Interrupt_Id i) { mbox()->eoi(i); }$/;"	f	class:IC_Engine	typeref:typename:void
mailbox_msg	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    struct mailbox_msg$/;"	s	class:IOCtrl
mailbox_read	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 mailbox_read(Reg32 channel) {$/;"	f	class:IOCtrl	typeref:typename:Reg32
mailbox_write	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    void mailbox_write(Reg32 data, Reg32 channel) {$/;"	f	class:IOCtrl	typeref:typename:void
main	app/hello/hello.cc	/^int main()$/;"	f	typeref:typename:int
main	app/philosophers_dinner/philosophers_dinner.cc	/^int main()$/;"	f	typeref:typename:int
main	app/producer_consumer/producer_consumer.cc	/^int main()$/;"	f	typeref:typename:int
main	src/api/thread_init.cc	/^    Main * main = reinterpret_cast<Main *>(__epos_app_entry);$/;"	v	typeref:typename:Main *
main	src/architecture/armv7/armv7_cpu_test.cc	/^int main()$/;"	f	typeref:typename:int
main	src/architecture/armv8/armv8_cpu_test.cc	/^int main()$/;"	f	typeref:typename:int
main	src/architecture/common/cpu_test.cc	/^int main()$/;"	f	typeref:typename:int
main	src/architecture/common/pmu_test.cc	/^int main()$/;"	f	typeref:typename:int
main	src/machine/common/spi_test.cc	/^int main()$/;"	f	typeref:typename:int
main	src/machine/common/uart_test.cc	/^int main()$/;"	f	typeref:typename:int
main	tests/active_test/active_test.cc	/^int main()$/;"	f	typeref:typename:int
main	tests/alarm_test/alarm_test.cc	/^int main()$/;"	f	typeref:typename:int
main	tests/nic_test/nic_test.cc	/^int main()$/;"	f	typeref:typename:int
main	tests/segment_test/segment_test.cc	/^int main()$/;"	f	typeref:typename:int
main	tools/eposcfg/eposcfg.cc	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
main	tools/eposmkbi/eposmkbi.cc	/^int main(int argc, char **argv)$/;"	f	typeref:typename:int
mair_el1	include/architecture/armv8/armv8_cpu.h	/^    static Reg mair_el1() { Reg r; ASM("mrs %0, mair_el1" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
mair_el1	include/architecture/armv8/armv8_cpu.h	/^    static void mair_el1(Reg r) { ASM("msr mair_el1, %0" : : "r"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
map	include/architecture/ia32/ia32_mmu.h	/^        void map(int from, int to, Page_Flags flags, Color color) {$/;"	f	class:MMU::Page_Table	typeref:typename:void
map	src/machine/pc/pc_keyboard.cc	/^char PS2_Keyboard::map(int code)$/;"	f	class:PS2_Keyboard	typeref:typename:char
map_contiguous	include/architecture/ia32/ia32_mmu.h	/^        void map_contiguous(int from, int to, Page_Flags flags, Color color) {$/;"	f	class:MMU::Page_Table	typeref:typename:void
mask	include/utility/bitmap.h	/^    static const unsigned int mask = BPI - 1;$/;"	m	class:Bitmap	typeref:typename:const unsigned int
max	include/utility/math.h	/^constexpr T max(T x, T y)$/;"	f	namespace:Math	typeref:typename:T
max_clock	include/architecture/cpu.h	/^    static Hertz max_clock() { return Traits<CPU>::CLOCK; }$/;"	f	class:CPU_Common	typeref:typename:Hertz
max_clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz max_clock() { return _cpu_clock; }$/;"	f	class:CPU	typeref:typename:Hertz
max_clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^inline Hertz CPU::max_clock() {$/;"	f	class:CPU	typeref:typename:Hertz
max_lat	include/machine/pci.h	/^        Reg8 max_lat;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
maxlvt	include/machine/pc/pc_ic.h	/^    static int maxlvt() {$/;"	f	class:APIC	typeref:typename:int
mbox	include/machine/cortex/raspberry_pi3/raspberry_pi3_ic.h	/^    static BCM_Mailbox * mbox() { return reinterpret_cast<BCM_Mailbox *>(Memory_Map::MBOX_CTRL_B/;"	f	class:IC_Engine	typeref:typename:BCM_Mailbox *
mcause	include/architecture/rv32/rv32_cpu.h	/^    static Reg mcause() { Reg r; ASM("csrr %0, mcause" : "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mcause	include/architecture/rv64/rv64_cpu.h	/^    static Reg mcause() { Reg r; ASM("csrr %0, mcause" : "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mcounteren	include/architecture/rv32/rv32_pmu.h	/^    static Reg mcounteren(){ Reg reg; ASM("csrr %0, mcounteren" : "=r"(reg) :); return reg;}$/;"	f	class:RV32_PMU	typeref:typename:Reg
mcounteren	include/architecture/rv32/rv32_pmu.h	/^    static void mcounteren(Reg reg){    ASM("csrw mcounteren, %0" : : "r"(reg));}$/;"	f	class:RV32_PMU	typeref:typename:void
mcounteren	include/architecture/rv64/rv64_pmu.h	/^    static Reg mcounteren(){ Reg reg; ASM("csrr %0, mcounteren" : "=r"(reg) :); return reg;}$/;"	f	class:RV64_PMU	typeref:typename:Reg
mcounteren	include/architecture/rv64/rv64_pmu.h	/^    static void mcounteren(Reg reg){    ASM("csrw mcounteren, %0" : : "r"(reg));}$/;"	f	class:RV64_PMU	typeref:typename:void
mdi_ctrl	include/machine/pc/pc_e100.h	/^        volatile Reg32 mdi_ctrl;$/;"	m	struct:i8255x::CSR	typeref:typename:volatile Reg32
mdi_ctrl	include/machine/pc/pc_e100.h	/^    enum mdi_ctrl {$/;"	g	class:i8255x
mdi_read	include/machine/pc/pc_e100.h	/^        mdi_read  = 0x08000000,$/;"	e	enum:i8255x::mdi_ctrl
mdi_ready	include/machine/pc/pc_e100.h	/^        mdi_ready = 0x10000000,$/;"	e	enum:i8255x::mdi_ctrl
mdi_write	include/machine/pc/pc_e100.h	/^        mdi_write = 0x04000000,$/;"	e	enum:i8255x::mdi_ctrl
mean	include/utility/math.h	/^T mean(const T array[], int size)$/;"	f	namespace:Math	typeref:typename:T
medeleg	include/architecture/rv32/rv32_cpu.h	/^    static void medeleg(Reg r) { ASM("csrw medeleg, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
medeleg	include/architecture/rv64/rv64_cpu.h	/^    static void medeleg(Reg r) { ASM("csrw medeleg, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mem	include/machine/pc/pc_e100.h	/^    struct mem {$/;"	s	class:i8255x
mem_base	include/system/info.h	/^        PAddr mem_base;                   \/\/ Memory base address$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:PAddr
mem_base	tools/eposmkbi/eposmkbi.cc	/^    unsigned long  mem_base;$/;"	m	struct:Configuration	typeref:typename:unsigned long	file:
mem_top	include/system/info.h	/^        PAddr mem_top;                    \/\/ Memory top address$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:PAddr
mem_top	tools/eposmkbi/eposmkbi.cc	/^    unsigned long  mem_top;$/;"	m	struct:Configuration	typeref:typename:unsigned long	file:
memchr	src/utility/string.cc	/^    void * memchr(const void * src_void, int c, size_t length)$/;"	f	typeref:typename:void *
memcmp	src/utility/string.cc	/^    int memcmp(const void * m1, const void * m2, size_t n)$/;"	f	typeref:typename:int
memcpy	src/utility/string.cc	/^    void * memcpy(void * dst0, const void * src0, size_t len0)$/;"	f	typeref:typename:void *
memory	include/machine/pci.h	/^        bool memory;$/;"	m	struct:PCI_Common::Region	typeref:typename:bool
memset	src/utility/string.cc	/^    void * memset(void * m, int c, size_t n)$/;"	f	typeref:typename:void *
mepc	include/architecture/rv32/rv32_cpu.h	/^    static Reg  mepc() { Reg r; ASM("csrr %0, mepc" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mepc	include/architecture/rv32/rv32_cpu.h	/^    static void mepc(Reg r)   { ASM("csrw mepc, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mepc	include/architecture/rv64/rv64_cpu.h	/^    static Reg  mepc() { Reg r; ASM("csrr %0, mepc" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mepc	include/architecture/rv64/rv64_cpu.h	/^    static void mepc(Reg r)   { ASM("csrw mepc, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
message	include/utility/buffer.h	/^    Data * message() { return data(); }$/;"	f	class:Buffer	typeref:typename:Data *
mhartid	include/architecture/rv32/rv32_cpu.h	/^    static Reg mhartid() { Reg r; ASM("csrr %0, mhartid" : "=r"(r) : : "memory", "cc"); return r/;"	f	class:CPU	typeref:typename:Reg
mhartid	include/architecture/rv64/rv64_cpu.h	/^    static Reg mhartid() { Reg r; ASM("csrr %0, mhartid" : "=r"(r) : : "memory", "cc"); return r/;"	f	class:CPU	typeref:typename:Reg
mhpmcounter	include/architecture/rv32/rv32_pmu.h	/^    static Count mhpmcounter(Reg counter) {$/;"	f	class:RV32_PMU	typeref:typename:Count
mhpmcounter	include/architecture/rv32/rv32_pmu.h	/^    static void mhpmcounter(Reg counter, Count reg) {$/;"	f	class:RV32_PMU	typeref:typename:void
mhpmcounter	include/architecture/rv64/rv64_pmu.h	/^    static Count mhpmcounter(Reg counter) {$/;"	f	class:RV64_PMU	typeref:typename:Count
mhpmcounter	include/architecture/rv64/rv64_pmu.h	/^    static void mhpmcounter(Reg counter, Count reg) {$/;"	f	class:RV64_PMU	typeref:typename:void
mhpmevent	include/architecture/rv32/rv32_pmu.h	/^    static Reg mhpmevent(Channel channel) {$/;"	f	class:RV32_PMU	typeref:typename:Reg
mhpmevent	include/architecture/rv32/rv32_pmu.h	/^    static void mhpmevent(Reg reg, Channel channel) {$/;"	f	class:RV32_PMU	typeref:typename:void
mhpmevent	include/architecture/rv64/rv64_pmu.h	/^    static Reg mhpmevent(Channel channel) {$/;"	f	class:RV64_PMU	typeref:typename:Reg
mhpmevent	include/architecture/rv64/rv64_pmu.h	/^    static void mhpmevent(Reg reg, Channel channel) {$/;"	f	class:RV64_PMU	typeref:typename:void
microframe_count	include/machine/nic.h	/^    	unsigned int microframe_count;        \/\/ Number of Microframes left until data$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned int
microframe_count	include/machine/nic.h	/^            unsigned int microframe_count;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned int
mideleg	include/architecture/rv32/rv32_cpu.h	/^    static void mideleg(Reg r) { ASM("csrw mideleg, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mideleg	include/architecture/rv64/rv64_cpu.h	/^    static void mideleg(Reg r) { ASM("csrw mideleg, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mie	include/architecture/rv32/rv32_cpu.h	/^    static Reg  mie() { Reg r; ASM("csrr %0, mie" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mie	include/architecture/rv32/rv32_cpu.h	/^    static void mie(Reg r)   { ASM("csrw mie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mie	include/architecture/rv64/rv64_cpu.h	/^    static Reg  mie() { Reg r; ASM("csrr %0, mie" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mie	include/architecture/rv64/rv64_cpu.h	/^    static void mie(Reg r)   { ASM("csrw mie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
miec	include/architecture/rv32/rv32_cpu.h	/^    static void miec(Reg r)  { ASM("csrc mie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
miec	include/architecture/rv64/rv64_cpu.h	/^    static void miec(Reg r)  { ASM("csrc mie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mies	include/architecture/rv32/rv32_cpu.h	/^    static void mies(Reg r)  { ASM("csrs mie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mies	include/architecture/rv64/rv64_cpu.h	/^    static void mies(Reg r)  { ASM("csrs mie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
migrating	include/scheduler.h	/^    static const bool migrating = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
mii_mode	include/machine/pc/pc_e100.h	/^    \/*8*\/   Reg8 mii_mode:1, pad8:6, csma_disabled:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
min	include/utility/math.h	/^constexpr T min(T x, T y)$/;"	f	namespace:Math	typeref:typename:T
min_clock	include/architecture/cpu.h	/^    static Hertz min_clock() { return Traits<CPU>::CLOCK; }$/;"	f	class:CPU_Common	typeref:typename:Hertz
min_clock	include/architecture/ia32/ia32_cpu.h	/^    static Hertz min_clock() { return _cpu_clock * 1250 \/ 10000;}$/;"	f	class:CPU	typeref:typename:Hertz
min_clock	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^inline Hertz CPU::min_clock() {$/;"	f	class:CPU	typeref:typename:Hertz
min_gnt	include/machine/pci.h	/^        Reg8 min_gnt;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
mint_disable	include/architecture/rv32/rv32_cpu.h	/^    static void mint_disable() { ASM("csrci mstatus, %0" : : "i"(MIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mint_disable	include/architecture/rv64/rv64_cpu.h	/^    static void mint_disable() { ASM("csrci mstatus, %0" : : "i"(MIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mint_enable	include/architecture/rv32/rv32_cpu.h	/^    static void mint_enable()  { ASM("csrsi mstatus, %0" : : "i"(MIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mint_enable	include/architecture/rv64/rv64_cpu.h	/^    static void mint_enable()  { ASM("csrsi mstatus, %0" : : "i"(MIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
minute	include/machine/rtc.h	/^        unsigned int minute() const { return _m; };$/;"	f	class:RTC_Common::Date	typeref:typename:unsigned int
mio_base	include/system/info.h	/^        PAddr mio_base;                   \/\/ Memory-mapped I\/O base address$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:PAddr
mio_base	tools/eposmkbi/eposmkbi.cc	/^    unsigned long  mio_base;$/;"	m	struct:Configuration	typeref:typename:unsigned long	file:
mio_top	include/system/info.h	/^        PAddr mio_top;                    \/\/ Memory-mapped I\/O top address$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:PAddr
mio_top	tools/eposmkbi/eposmkbi.cc	/^    unsigned long  mio_top;$/;"	m	struct:Configuration	typeref:typename:unsigned long	file:
mip	include/architecture/rv32/rv32_cpu.h	/^    static Reg  mip() { Reg r; ASM("csrr %0, mip" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mip	include/architecture/rv32/rv32_cpu.h	/^    static void mip(Reg r)   { ASM("csrw mip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mip	include/architecture/rv64/rv64_cpu.h	/^    static Reg  mip() { Reg r; ASM("csrr %0, mip" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mip	include/architecture/rv64/rv64_cpu.h	/^    static void mip(Reg r)   { ASM("csrw mip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mipc	include/architecture/rv32/rv32_cpu.h	/^    static void mipc(Reg r)  { ASM("csrc mip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mipc	include/architecture/rv64/rv64_cpu.h	/^    static void mipc(Reg r)  { ASM("csrc mip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mips	include/architecture/rv32/rv32_cpu.h	/^    static void mips(Reg r)  { ASM("csrs mip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mips	include/architecture/rv64/rv64_cpu.h	/^    static void mips(Reg r)  { ASM("csrs mip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
misc	include/machine/pc/pc_pcnet32.h	/^        volatile Reg32 misc;$/;"	m	struct:Am79C970A::Desc	typeref:typename:volatile Reg32
missed_deadlines	include/scheduler.h	/^        unsigned int missed_deadlines;          \/\/ number of missed deadlines given by the num/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:unsigned int
mix_columns	src/utility/aes.cc	/^void SWAES<16>::mix_columns(void)$/;"	f	class:SWAES	typeref:typename:void
mmod	tools/eposmkbi/eposmkbi.cc	/^    char           mmod[16];$/;"	m	struct:Configuration	typeref:typename:char[16]	file:
mode	include/architecture/armv7/armv7_cpu.h	/^    static void mode(unsigned int m) { ASM("msr cpsr_c, %0" : : "i"(m | FLAG_F | FLAG_I) : "cc")/;"	f	class:ARMv7_A	typeref:typename:void
mode	include/architecture/armv8/armv8_cpu.h	/^    static void mode(unsigned int m) { ASM("msr currentel, %0" : : "r"(m) : "cc"); }$/;"	f	class:ARMv8_A	typeref:typename:void
mode	include/machine/pc/pc_pcnet32.h	/^        Reg16 mode;		\/\/ (pg 120)$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg16
mode	include/utility/aes.h	/^    Mode mode() { return _mode; }$/;"	f	class:SWAES	typeref:typename:Mode
mode	include/utility/aes.h	/^    void mode(const Mode & m) {$/;"	f	class:SWAES	typeref:typename:void
mode	tools/eposmkbi/eposmkbi.cc	/^    char           mode[16];$/;"	m	struct:Configuration	typeref:typename:char[16]	file:
model	include/utility/predictor.h	/^    const Model & model() const { assert(false); return _model; }$/;"	f	class:Dummy_Predictor	typeref:typename:const Model &
model	include/utility/predictor.h	/^    const Model & model() const { return _model; }$/;"	f	class:DBP	typeref:typename:const Model &
model	include/utility/predictor.h	/^    const Model & model() const { return _model; }$/;"	f	class:LVP	typeref:typename:const Model &
model	include/utility/predictor.h	/^    void model(const Model & m) { _model = m; }$/;"	f	class:DBP	typeref:typename:void
model	include/utility/predictor.h	/^    void model(const Model & m) { _model = m; }$/;"	f	class:LVP	typeref:typename:void
model	include/utility/predictor.h	/^    void model(const Model & m) { assert(false); }$/;"	f	class:Dummy_Predictor	typeref:typename:void
monitored	include/system/traits.h	/^    static const bool monitored = false;$/;"	m	struct:Traits	typeref:typename:const bool
month	include/machine/rtc.h	/^        unsigned int month() const { return _M; };$/;"	f	class:RTC_Common::Date	typeref:typename:unsigned int
morph	include/machine/usb.h	/^            T* morph() { return reinterpret_cast<T*>(T::check(*this) ? this : 0); }$/;"	f	struct:USB_2_0::Request::Device_Request	typeref:typename:T *
morph	include/machine/usb.h	/^            const T* morph() const { return reinterpret_cast<const T*>(T::check(*this) ? this : /;"	f	struct:USB_2_0::Request::Device_Request	typeref:typename:const T *
mret	include/architecture/rv32/rv32_cpu.h	/^    static void mret() { ASM("mret"); }$/;"	f	class:CPU	typeref:typename:void
mret	include/architecture/rv64/rv64_cpu.h	/^    static void mret() { ASM("mret"); }$/;"	f	class:CPU	typeref:typename:void
ms2count	include/utility/convert.h	/^inline Count ms2count(const Count & frequency, const Time & time) { return static_cast<Temporary/;"	f	namespace:Convert	typeref:typename:Count
ms_delay	include/machine/pc/pc_timer.h	/^    static void ms_delay(int milliseconds) {$/;"	f	class:i8255	typeref:typename:void
mscratch	include/architecture/rv32/rv32_cpu.h	/^    static Reg  mscratch() { Reg r; ASM("csrr %0, mscratch" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mscratch	include/architecture/rv32/rv32_cpu.h	/^    static void mscratch(Reg r)   { ASM("csrw mscratch, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mscratch	include/architecture/rv64/rv64_cpu.h	/^    static Reg  mscratch() { Reg r; ASM("csrr %0, mscratch" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mscratch	include/architecture/rv64/rv64_cpu.h	/^    static void mscratch(Reg r)   { ASM("csrw mscratch, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
msg_size	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 msg_size;                \/\/ simply, sizeof(struct vc_msg)$/;"	m	struct:IOCtrl::mailbox_msg	typeref:typename:volatile Reg32
msg_size	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 msg_size;                \/\/ simply, sizeof(struct vc_msg)$/;"	m	struct:IOCtrl::set_mailbox_msg	typeref:typename:volatile Reg32
msg_tag	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    struct msg_tag$/;"	s	class:IOCtrl
mstatus	include/architecture/rv32/rv32_cpu.h	/^    static Reg  mstatus() { Reg r; ASM("csrr %0, mstatus" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mstatus	include/architecture/rv32/rv32_cpu.h	/^    static void mstatus(Reg r)   { ASM("csrw mstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mstatus	include/architecture/rv64/rv64_cpu.h	/^    static Reg  mstatus() { Reg r; ASM("csrr %0, mstatus" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mstatus	include/architecture/rv64/rv64_cpu.h	/^    static void mstatus(Reg r)   { ASM("csrw mstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mstatusc	include/architecture/rv32/rv32_cpu.h	/^    static void mstatusc(Reg r)  { ASM("csrc mstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mstatusc	include/architecture/rv64/rv64_cpu.h	/^    static void mstatusc(Reg r)  { ASM("csrc mstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mstatuss	include/architecture/rv32/rv32_cpu.h	/^    static void mstatuss(Reg r)  { ASM("csrs mstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mstatuss	include/architecture/rv64/rv64_cpu.h	/^    static void mstatuss(Reg r)  { ASM("csrs mstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
mtime	include/machine/riscv/riscv_ic.h	/^    static Reg64 mtime() { return *reinterpret_cast<Reg64 *>(Memory_Map::CLINT_BASE + MTIME); }$/;"	f	class:CLINT	typeref:typename:Reg64
mtimecmp	include/machine/riscv/riscv_ic.h	/^    static void  mtimecmp(Reg64 v) { *reinterpret_cast<Reg64 *>(Memory_Map::CLINT_BASE + MTIMECM/;"	f	class:CLINT	typeref:typename:void
mtu	include/machine/cortex/engine/m95.h	/^    unsigned int mtu() { return 0; }$/;"	f	class:M95	typeref:typename:unsigned int
mtu	include/network/ethernet.h	/^    static const unsigned int mtu() { return MTU; }$/;"	f	class:Ethernet	typeref:typename:const unsigned int
mtval	include/architecture/rv32/rv32_cpu.h	/^    static Reg mtval()  { Reg r; ASM("csrr %0, mtval" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mtval	include/architecture/rv64/rv64_cpu.h	/^    static Reg mtval()  { Reg r; ASM("csrr %0, mtval" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
mtvec	include/machine/riscv/riscv_ic.h	/^    static Reg mtvec() {$/;"	f	class:CLINT	typeref:typename:Reg
mtvec	include/machine/riscv/riscv_ic.h	/^    static void mtvec(Mode mode, Phy_Addr base) {$/;"	f	class:CLINT	typeref:typename:void
multi_ia	include/machine/pc/pc_e100.h	/^    \/*20*\/  Reg8 pad20_1:5, fc_priority_location:1, multi_ia:1, pad20_2:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
multicast_all	include/machine/pc/pc_e100.h	/^    \/*21*\/  Reg8 pad21_1:3, multicast_all:1, pad21_2:4;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
multiheap	app/hello/hello_traits.h	/^    static const bool multiheap = Traits<Scratchpad>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
multiheap	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool multiheap = Traits<Scratchpad>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
multiheap	app/producer_consumer/producer_consumer_traits.h	/^    static const bool multiheap = Traits<Scratchpad>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
multiheap	tests/active_test/active_test_traits.h	/^    static const bool multiheap = Traits<Scratchpad>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
multiheap	tests/alarm_test/alarm_test_traits.h	/^    static const bool multiheap = Traits<Scratchpad>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
multiheap	tests/nic_test/nic_test_traits.h	/^    static const bool multiheap = Traits<Scratchpad>::enabled;$/;"	m	struct:Traits	typeref:typename:const bool
multiheap	tests/segment_test/segment_test_traits.h	/^    static const bool multiheap = true;$/;"	m	struct:Traits	typeref:typename:const bool
multiply	include/utility/aes.h	/^    unsigned char multiply(unsigned char x, unsigned char y) {$/;"	f	class:SWAES	typeref:typename:unsigned char
multiply_by_two	include/utility/bignum.h	/^    bool multiply_by_two(bool carry = 0) __attribute__((noinline))$/;"	f	class:Bignum	typeref:typename:bool
multitask	tests/nic_test/nic_test_traits.h	/^    static const bool multitask = false;$/;"	m	struct:Traits	typeref:typename:const bool
multithread	app/hello/hello_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
multithread	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
multithread	app/producer_consumer/producer_consumer_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
multithread	tests/active_test/active_test_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
multithread	tests/alarm_test/alarm_test_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
multithread	tests/nic_test/nic_test_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
multithread	tests/segment_test/segment_test_traits.h	/^    static const bool multithread = (Traits<Application>::MAX_THREADS > 1);$/;"	m	struct:Traits	typeref:typename:const bool
mwi_enable	include/machine/pc/pc_e100.h	/^    \/*3*\/   Reg8 mwi_enable:1, type_enable:1, read_align_enable:1,term_write_cache_line:1, pad/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
my_distance	include/machine/nic.h	/^    	unsigned int my_distance;             \/\/ This node's distance to the message's final dest/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned int
my_distance	include/machine/nic.h	/^            unsigned int my_distance;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned int
nG	include/architecture/armv7/armv7_mmu.h	/^            nG   = 1 << 17,     \/\/ non-global (entry in the TLB)$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
nG	include/architecture/armv8/armv8_mmu.h	/^            nG                  = 1     << 11,$/;"	e	enum:ARMv8_MMU::Page_Flags::__anon39f3c3190103
nS	include/architecture/armv7/armv7_mmu.h	/^            nS   = 1 << 19,     \/\/ non-secure$/;"	e	enum:ARMv7_MMU::Section_Flags::__anon9d9a7cd70103
n_cpus	include/machine/cortex/zynq/zynq_machine.h	/^    static unsigned int n_cpus() {$/;"	f	class:Zynq	typeref:typename:unsigned int
n_cpus	include/system/info.h	/^        volatile unsigned short n_cpus;   \/\/ Number of CPUs in SMPs$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:volatile unsigned short
n_cpus	tools/eposmkbi/eposmkbi.cc	/^    unsigned short n_cpus;$/;"	m	struct:Configuration	typeref:typename:unsigned short	file:
need_boot	tools/eposmkbi/eposmkbi.cc	/^    bool           need_boot;$/;"	m	struct:Configuration	typeref:typename:bool	file:
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Doubly_Linked	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Singly_Linked	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:Element *
next	include/utility/list.h	/^        Element * next() const { return _next; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:Element *
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Doubly_Linked	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Singly_Linked	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:void
next	include/utility/list.h	/^        void next(Element * e) { _next = e; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:void
nic	include/utility/buffer.h	/^    Owner * nic() const { return owner(); }$/;"	f	class:Buffer	typeref:typename:Owner *
nic	include/utility/buffer.h	/^    void nic(Owner * o) { owner(o); }$/;"	f	class:Buffer	typeref:typename:void
no_source_addr_insertion	include/machine/pc/pc_e100.h	/^    \/*10*\/  Reg8 pad10:3, no_source_addr_insertion:1, preamble_length:2, loopback:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
node_id	include/system/info.h	/^        short node_id;                    \/\/ Local node id in SAN (-1 => RARP)$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:short
node_id	tools/eposmkbi/eposmkbi.cc	/^    short          node_id;   \/\/ nodes in SAN (-1 => dynamic)$/;"	m	struct:Configuration	typeref:typename:short	file:
normal	include/machine/pc/pc_keyboard.h	/^       unsigned char normal;$/;"	m	struct:PS2_Keyboard::Scancode	typeref:typename:unsigned char
not_booting	include/utility/spin.h	/^    static void not_booting() { _not_booting = true; }$/;"	f	class:This_Thread	typeref:typename:void
notify	include/machine/pc/pc_keyboard.h	/^    static bool notify() { return _observed.notify(); }$/;"	f	class:PS2_Keyboard	typeref:typename:bool
notify	include/utility/observer.h	/^    virtual bool notify(D * d) {$/;"	f	class:Data_Observed	typeref:typename:bool
notify	include/utility/observer.h	/^    virtual bool notify(const C & c) {$/;"	f	class:Conditionally_Observed	typeref:typename:bool
notify	include/utility/observer.h	/^    virtual bool notify(const C & c, D * d) {$/;"	f	class:Data_Observed	typeref:typename:bool
notify	include/utility/observer.h	/^inline bool Observed::notify()$/;"	f	class:Observed	typeref:typename:bool
now	include/time.h	/^    Second now() { return RTC::seconds_since_epoch(); }$/;"	f	class:Clock	typeref:typename:Second
ntohl	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg32 ntohl(CPU::Reg32 v)   { return CPU::ntohl(v); }$/;"	f	typeref:typename:CPU::Reg32
ntohl	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg32 ntohl(CPU::Reg32 v)   { return CPU::ntohl(v); }$/;"	f	typeref:typename:CPU::Reg32
ntohl	include/architecture/cpu.h	/^    static Reg32 ntohl(Reg32 v) { return htonl(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg32
ntohl	include/architecture/ia32/ia32_cpu.h	/^    static Reg32 ntohl(Reg32 v) { return htonl(v); }$/;"	f	class:CPU	typeref:typename:Reg32
ntohl	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg32 ntohl(CPU::Reg32 v) { return CPU::ntohl(v); }$/;"	f	typeref:typename:CPU::Reg32
ntohl	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg32 ntohl(CPU::Reg32 v)   { return CPU::ntohl(v); }$/;"	f	typeref:typename:CPU::Reg32
ntohl	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg32 ntohl(CPU::Reg32 v)   { return CPU::ntohl(v); }$/;"	f	typeref:typename:CPU::Reg32
ntohs	include/architecture/armv7/armv7_cpu.h	/^inline CPU::Reg16 ntohs(CPU::Reg16 v)   { return CPU::ntohs(v); }$/;"	f	typeref:typename:CPU::Reg16
ntohs	include/architecture/armv8/armv8_cpu.h	/^inline CPU::Reg16 ntohs(CPU::Reg16 v)   { return CPU::ntohs(v); }$/;"	f	typeref:typename:CPU::Reg16
ntohs	include/architecture/cpu.h	/^    static Reg16 ntohs(Reg16 v) { return htons(v); }$/;"	f	class:CPU_Common	typeref:typename:Reg16
ntohs	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 ntohs(Reg16 v) { return htons(v); }$/;"	f	class:CPU	typeref:typename:Reg16
ntohs	include/architecture/ia32/ia32_cpu.h	/^inline CPU::Reg16 ntohs(CPU::Reg16 v) { return CPU::ntohs(v); }$/;"	f	typeref:typename:CPU::Reg16
ntohs	include/architecture/rv32/rv32_cpu.h	/^inline CPU::Reg16 ntohs(CPU::Reg16 v)   { return CPU::ntohs(v); }$/;"	f	typeref:typename:CPU::Reg16
ntohs	include/architecture/rv64/rv64_cpu.h	/^inline CPU::Reg16 ntohs(CPU::Reg16 v)   { return CPU::ntohs(v); }$/;"	f	typeref:typename:CPU::Reg16
nvic	include/machine/cortex/emote3/emote3_ic.h	/^    static NVIC * nvic() { return reinterpret_cast<NVIC *>(Memory_Map::SCB_BASE); }$/;"	f	class:IC_Engine	typeref:typename:NVIC *
nvic	include/machine/cortex/engine/cortex_m3/nvic.h	/^    volatile Reg32 & nvic (unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:NVIC	typeref:typename:volatile Reg32 &
nvic	include/machine/cortex/lm3s811/lm3s811_ic.h	/^    static NVIC * nvic() { return reinterpret_cast<NVIC *>(Memory_Map::SCB_BASE); }$/;"	f	class:IC_Engine	typeref:typename:NVIC *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Doubly_Linked	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Pointer	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Ranked	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Singly_Linked	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:T *
object	include/utility/list.h	/^        T * object() const { return const_cast<T *>(_object); }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:T *
observer	include/utility/observer.h	/^    virtual _Observer * observer(const C & c, unsigned int index = 0) {$/;"	f	class:Data_Observed	typeref:typename:_Observer *
observer	include/utility/observer.h	/^    virtual _Observer * observer(unsigned int index = 0) {$/;"	f	class:Data_Observed	typeref:typename:_Observer *
observers	include/utility/observer.h	/^    virtual unsigned int observers() const { return _observers.size(); }$/;"	f	class:Conditionally_Observed	typeref:typename:unsigned int
observers	include/utility/observer.h	/^    virtual unsigned int observers() const { return _observers.size(); }$/;"	f	class:Data_Observed	typeref:typename:unsigned int
observers	include/utility/observer.h	/^    virtual unsigned int observers() const { return _observers.size(); }$/;"	f	class:Observed	typeref:typename:unsigned int
oct	include/utility/ostream.h	/^constexpr OStream::Oct oct;$/;"	v	typeref:typename:OStream::Oct
odd_word	include/machine/pc/pc_e100.h	/^        volatile Reg16 odd_word;$/;"	m	struct:i82559ER::Transmit_Buffer_Descriptor	typeref:typename:volatile Reg16
off	include/architecture/mmu.h	/^    constexpr static unsigned long off(Log_Addr addr) { return addr & (sizeof(Page) - 1); }$/;"	f	class:MMU_Common	typeref:typename:unsigned long
offset	include/architecture/ia32/ia32_cpu.h	/^            Reg32 offset;$/;"	m	struct:CPU::switch_tss::__anon1dc257340908	typeref:typename:Reg32
offset	include/architecture/ia32/ia32_cpu.h	/^        Reg32 offset() const { return (offset_31_16 << 16) | offset_15_00; }$/;"	f	class:CPU::IDT_Entry	typeref:typename:Reg32
offset	include/machine/nic.h	/^    	unsigned long long offset;            \/\/ MAC contention offset$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned long long
offset	include/machine/nic.h	/^            unsigned long long offset;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned long long
offset_15_00	include/architecture/ia32/ia32_cpu.h	/^        Reg16 offset_15_00;$/;"	m	class:CPU::IDT_Entry	typeref:typename:Reg16
offset_31_16	include/architecture/ia32/ia32_cpu.h	/^        Reg16 offset_31_16;$/;"	m	class:CPU::IDT_Entry	typeref:typename:Reg16
offsetof	include/machine/pc/pc_e100.h	/^    #define offsetof(/;"	d
operator !=	include/machine/nic.h	/^        bool operator!=(const Address & a) const {$/;"	f	class:NIC_Common::Address	typeref:typename:bool
operator !=	include/system/meta.h	/^    bool operator!=(T2 value) const { return (_value != T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator !=	include/system/meta.h	/^    bool operator!=(T2 value) volatile { return (_value != T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator !=	include/utility/array.h	/^    bool operator!=(const U & o) const { return !(*this == o); }$/;"	f	class:Array	typeref:typename:bool
operator !=	include/utility/bignum.h	/^    bool operator!=(const Bignum & b) const { return (cmp(_data, b._data, DIGITS) != 0); }$/;"	f	class:Bignum	typeref:typename:bool
operator !=	include/utility/geometry.h	/^    bool operator!=(const Point & p) const { return !(*this == p); }$/;"	f	struct:Point	typeref:typename:bool
operator !=	include/utility/hash.h	/^        bool operator!=(const Forward & i) const {$/;"	f	class:Simple_Hash::Forward	typeref:typename:bool
operator !=	include/utility/list.h	/^        bool operator!=(const Iterator & i) const { return _current != i._current; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:bool
operator !=	include/utility/list.h	/^        bool operator!=(const Iterator & i) const { return _current != i._current; }$/;"	f	class:List_Iterators::Forward	typeref:typename:bool
operator %	include/machine/nic.h	/^        unsigned int operator%(unsigned int i) const {$/;"	f	class:NIC_Common::Address	typeref:typename:unsigned int
operator %	include/system/meta.h	/^    Native_Wrapper operator%(T2 value) const { return _value % T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator %	include/system/meta.h	/^    Native_Wrapper operator%(T2 value) volatile { return _value % T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator %=	include/system/meta.h	/^    Native_Wrapper & operator%=(T2 value) { _value %= T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator &	include/machine/nic.h	/^        Address operator&(const Address & a) const {$/;"	f	class:NIC_Common::Address	typeref:typename:Address
operator &=	include/architecture/cpu.h	/^        Address & operator&=(T a) { _addr &= Reg(a); return *this; }$/;"	f	class:CPU_Common::Address	typeref:typename:Address &
operator &=	include/system/meta.h	/^    Native_Wrapper & operator&=(T2 value) { _value &= T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator ()	include/process.h	/^    void operator()() { _handler->resume(); }$/;"	f	class:Thread_Handler	typeref:typename:void
operator ()	include/synchronizer.h	/^    void operator()() { _handler->signal(); }$/;"	f	class:Condition_Handler	typeref:typename:void
operator ()	include/synchronizer.h	/^    void operator()() { _handler->unlock(); }$/;"	f	class:Mutex_Handler	typeref:typename:void
operator ()	include/synchronizer.h	/^    void operator()() { _handler->v(); }$/;"	f	class:Semaphore_Handler	typeref:typename:void
operator ()	include/utility/handler.h	/^    void operator()() { _handler(); }$/;"	f	class:Function_Handler	typeref:typename:void
operator ()	include/utility/handler.h	/^    void operator()() { _handler(_ptr); }$/;"	f	class:Functor_Handler	typeref:typename:void
operator ()	include/utility/predictor.h	/^        Value operator()(const Time & t) { return _value; }$/;"	f	class:Predictor_Common::Constant	typeref:typename:Value
operator ()	include/utility/predictor.h	/^        Value operator()(const Time & t1) { return (_a * (t1 - _t0) + _b); }$/;"	f	class:Predictor_Common::Linear	typeref:typename:Value
operator ()	include/utility/predictor.h	/^    int operator()(const int & t) { assert(false); return 0; }$/;"	f	class:Predictor_Common::Model	typeref:typename:int
operator *	include/system/meta.h	/^    Native_Wrapper operator*(T2 value) const { return _value * T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator *	include/system/meta.h	/^    Native_Wrapper operator*(T2 value) volatile { return _value * T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator *	include/utility/list.h	/^        Element & operator*() const { return *_current; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:Element &
operator *	include/utility/list.h	/^        Element & operator*() const { return *_current; }$/;"	f	class:List_Iterators::Forward	typeref:typename:Element &
operator *=	include/system/meta.h	/^    Native_Wrapper & operator*=(T2 value) { _value *= T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator *=	include/utility/bignum.h	/^    void operator*=(const Bignum & b) __attribute__((noinline)) { \/\/ _data = (_data * b._data)/;"	f	class:Bignum	typeref:typename:void
operator *=	include/utility/diffie_hellman.h	/^void Diffie_Hellman<Cipher>::Elliptic_Curve_Point::operator*=(const Coordinate & b)$/;"	f	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:void
operator +	include/architecture/cpu.h	/^        Address operator+(T a) const { return _addr + Reg(a); }$/;"	f	class:CPU_Common::Address	typeref:typename:Address
operator +	include/system/meta.h	/^    Native_Wrapper operator+(T2 value) const { return _value + T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator +	include/system/meta.h	/^    Native_Wrapper operator+(T2 value) volatile { return _value + T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator +	include/utility/geometry.h	/^    Point operator+(const P & p) const {$/;"	f	struct:Point	typeref:typename:Point
operator ++	include/system/meta.h	/^    T1 operator++() { return ++_value; }$/;"	f	class:Native_Wrapper	typeref:typename:T1
operator ++	include/system/meta.h	/^    T1 operator++(int value) { return _value++; }$/;"	f	class:Native_Wrapper	typeref:typename:T1
operator ++	include/utility/hash.h	/^        Forward & operator++() {$/;"	f	class:Simple_Hash::Forward	typeref:typename:Forward &
operator ++	include/utility/hash.h	/^        Forward operator++(int) {$/;"	f	class:Simple_Hash::Forward	typeref:typename:Forward
operator ++	include/utility/list.h	/^        Iterator & operator++() { _current = _current->next(); return *this; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:Iterator &
operator ++	include/utility/list.h	/^        Iterator & operator++() { _current = _current->next(); return *this; }$/;"	f	class:List_Iterators::Forward	typeref:typename:Iterator &
operator ++	include/utility/list.h	/^        Iterator operator++(int) { Iterator tmp = *this; ++*this; return tmp; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:Iterator
operator ++	include/utility/list.h	/^        Iterator operator++(int) { Iterator tmp = *this; ++*this; return tmp; }$/;"	f	class:List_Iterators::Forward	typeref:typename:Iterator
operator +=	include/architecture/cpu.h	/^        Address & operator+=(T a) { _addr += Reg(a); return *this; }$/;"	f	class:CPU_Common::Address	typeref:typename:Address &
operator +=	include/system/meta.h	/^    Native_Wrapper & operator+=(T2 value) { _value += T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator +=	include/utility/bignum.h	/^    void operator+=(const Bignum &b)__attribute__((noinline)) { \/\/ _data = (_data + b._data) %/;"	f	class:Bignum	typeref:typename:void
operator +=	include/utility/geometry.h	/^    Point & operator+=(const P & p) {$/;"	f	struct:Point	typeref:typename:Point &
operator -	include/architecture/cpu.h	/^        Address operator-(T a) const { return _addr - Reg(a); }$/;"	f	class:CPU_Common::Address	typeref:typename:Address
operator -	include/system/meta.h	/^    Native_Wrapper operator-(T2 value) const { return _value - T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator -	include/system/meta.h	/^    Native_Wrapper operator-(T2 value) volatile { return _value - T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator -	include/utility/geometry.h	/^    Distance operator-(const P & p) const {$/;"	f	struct:Point	typeref:typename:Distance
operator --	include/system/meta.h	/^    T1 operator--() { return --_value; }$/;"	f	class:Native_Wrapper	typeref:typename:T1
operator --	include/system/meta.h	/^    T1 operator--(int value) { return _value--; }$/;"	f	class:Native_Wrapper	typeref:typename:T1
operator --	include/utility/list.h	/^        Iterator & operator--() { _current = _current->prev(); return *this; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:Iterator &
operator --	include/utility/list.h	/^        Iterator operator--(int) { Iterator tmp = *this; --*this; return tmp; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:Iterator
operator -=	include/architecture/cpu.h	/^        Address & operator-=(T a) { _addr -= Reg(a); return *this; }$/;"	f	class:CPU_Common::Address	typeref:typename:Address &
operator -=	include/system/meta.h	/^    Native_Wrapper & operator-=(T2 value) { _value -= T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator -=	include/utility/bignum.h	/^    void operator-=(const Bignum &b)__attribute__((noinline)) { \/\/ _data = (_data - b._data) %/;"	f	class:Bignum	typeref:typename:void
operator -=	include/utility/geometry.h	/^    Point & operator-=(const P & p) {$/;"	f	struct:Point	typeref:typename:Point &
operator ->	include/utility/list.h	/^        Element * operator->() const { return _current; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:Element *
operator ->	include/utility/list.h	/^        Element * operator->() const { return _current; }$/;"	f	class:List_Iterators::Forward	typeref:typename:Element *
operator /	include/system/meta.h	/^    Native_Wrapper operator\/(T2 value) const { return _value \/ T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator /	include/system/meta.h	/^    Native_Wrapper operator\/(T2 value) volatile { return _value \/ T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper
operator /=	include/system/meta.h	/^    Native_Wrapper & operator\/=(T2 value) { _value \/= T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator <	include/architecture/cpu.h	/^        bool operator< (T a) const { return (_addr < Reg(a)); }$/;"	f	class:CPU_Common::Address	typeref:typename:bool
operator <	include/system/meta.h	/^    bool operator< (T2 value) const { return (_value < T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator <	include/system/meta.h	/^    bool operator< (T2 value) volatile { return (_value < T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator <	include/utility/bignum.h	/^    bool  operator<(const Bignum & b) const { return (cmp(_data, b._data, DIGITS) < 0); }$/;"	f	class:Bignum	typeref:typename:bool
operator <<	include/architecture/armv7/armv7_cpu.h	/^        friend OStream & operator<<(OStream & os, const Context & c) {$/;"	f	class:ARMv7_A	typeref:typename:OStream &
operator <<	include/architecture/armv7/armv7_cpu.h	/^        friend OStream & operator<<(OStream & os, const Context & c) {$/;"	f	class:ARMv7_M	typeref:typename:OStream &
operator <<	include/architecture/armv8/armv8_cpu.h	/^        friend OStream & operator<<(OStream & os, const Context & c) {$/;"	f	class:ARMv8_A	typeref:typename:OStream &
operator <<	include/architecture/armv8/armv8_mmu.h	/^        friend OStream & operator<<(OStream & os, const Page_Flags & f) { os << hex << f._flags;/;"	f	class:ARMv8_MMU	typeref:typename:OStream &
operator <<	include/architecture/cpu.h	/^        friend OStream & operator<<(OStream & os, const Address & a) { os << reinterpret_cast<vo/;"	f	class:CPU_Common	typeref:typename:OStream &
operator <<	include/architecture/ia32/ia32_cpu.h	/^        friend Debug & operator<<(Debug & db, const Context & c) {$/;"	f	class:CPU	typeref:typename:Debug &
operator <<	include/architecture/ia32/ia32_cpu.h	/^        friend Debug & operator<<(Debug & db, const GDT_Entry & g) {$/;"	f	class:CPU	typeref:typename:Debug &
operator <<	include/architecture/ia32/ia32_cpu.h	/^        friend Debug & operator<<(Debug & db, const IDT_Entry & i) {$/;"	f	class:CPU	typeref:typename:Debug &
operator <<	include/architecture/ia32/ia32_mmu.h	/^        friend OStream & operator<<(OStream & os, Page_Table & pt) {$/;"	f	class:MMU	typeref:typename:OStream &
operator <<	include/architecture/ia32/ia32_mmu.h	/^        friend OStream & operator<<(OStream & os, const DMA_Buffer & b) {$/;"	f	class:MMU	typeref:typename:OStream &
operator <<	include/architecture/ia32/ia32_mmu.h	/^        friend OStream & operator<<(OStream & os, const Page_Flags & f) { os << hex << f._flags;/;"	f	class:MMU	typeref:typename:OStream &
operator <<	include/architecture/ia32/ia32_mmu.h	/^        friend OStream & operator<<(OStream & os, const Translation & t) {$/;"	f	class:MMU	typeref:typename:OStream &
operator <<	include/architecture/mmu.h	/^        friend OStream & operator<<(OStream & os, Page_Table & pt) {$/;"	f	class:No_MMU	typeref:typename:OStream &
operator <<	include/architecture/mmu.h	/^        friend OStream & operator<<(OStream & os, const DMA_Buffer & b) {$/;"	f	class:No_MMU	typeref:typename:OStream &
operator <<	include/architecture/mmu.h	/^        friend OStream & operator<<(OStream & os, const Flags & f) { os << hex << f._flags; retu/;"	f	class:MMU_Common	typeref:typename:OStream &
operator <<	include/architecture/mmu.h	/^        friend OStream & operator<<(OStream & os, const Translation & t) {$/;"	f	class:No_MMU	typeref:typename:OStream &
operator <<	include/architecture/rv32/rv32_cpu.h	/^        friend OStream & operator<<(OStream & db, const Context & c) {$/;"	f	class:CPU	typeref:typename:OStream &
operator <<	include/architecture/rv64/rv64_cpu.h	/^        friend OStream & operator<<(OStream & db, const Context & c) {$/;"	f	class:CPU	typeref:typename:OStream &
operator <<	include/machine/mifare.h	/^        friend Debug & operator<<(Debug & db, const Key & k) {$/;"	f	class:MIFARE	typeref:typename:Debug &
operator <<	include/machine/mifare.h	/^        friend Debug & operator<<(Debug & db, const UID & u) {$/;"	f	class:MIFARE	typeref:typename:Debug &
operator <<	include/machine/mifare.h	/^        friend OStream & operator<<(OStream & os, const Key & k) {$/;"	f	class:MIFARE	typeref:typename:OStream &
operator <<	include/machine/mifare.h	/^        friend OStream & operator<<(OStream & os, const UID & u) {$/;"	f	class:MIFARE	typeref:typename:OStream &
operator <<	include/machine/nic.h	/^        friend OStream & operator<<(OStream & db, const Address & a) {$/;"	f	class:NIC_Common	typeref:typename:OStream &
operator <<	include/machine/nic.h	/^        friend OStream & operator<<(OStream & db, const Dummy_Metadata & m) {$/;"	f	class:NIC_Common	typeref:typename:OStream &
operator <<	include/machine/nic.h	/^        friend OStream & operator<<(OStream & db, const TSTP_Metadata & m) {$/;"	f	class:NIC_Common	typeref:typename:OStream &
operator <<	include/machine/pc/pc_e100.h	/^        friend Debug & operator<<(Debug & db, const Rx_Desc & d) {$/;"	f	class:i8255x	typeref:typename:Debug &
operator <<	include/machine/pc/pc_e100.h	/^        friend Debug & operator<<(Debug & db, const Tx_Desc & d) {$/;"	f	class:i82559ER	typeref:typename:Debug &
operator <<	include/machine/pc/pc_e100.h	/^        friend Debug & operator<<(Debug & db, const Tx_Desc & d) {$/;"	f	class:i82559c	typeref:typename:Debug &
operator <<	include/machine/pc/pc_pcnet32.h	/^        friend Debug & operator<<(Debug & db, const Rx_Desc & d) {$/;"	f	class:Am79C970A	typeref:typename:Debug &
operator <<	include/machine/pc/pc_pcnet32.h	/^        friend Debug & operator<<(Debug & db, const Tx_Desc & d) {$/;"	f	class:Am79C970A	typeref:typename:Debug &
operator <<	include/machine/pci.h	/^        friend Debug & operator<<(Debug & db, const Header & h) {$/;"	f	class:PCI_Common	typeref:typename:Debug &
operator <<	include/machine/pci.h	/^        friend Debug & operator<<(Debug & db, const Locator & l) {$/;"	f	class:PCI_Common	typeref:typename:Debug &
operator <<	include/machine/pci.h	/^        friend Debug & operator<<(Debug & db, const Region & r) {$/;"	f	class:PCI_Common	typeref:typename:Debug &
operator <<	include/machine/rtc.h	/^        friend Debug & operator<<(Debug & db, const Date & d) {$/;"	f	class:RTC_Common	typeref:typename:Debug &
operator <<	include/machine/usb.h	/^                friend OStream & operator<<(OStream & db, const Get_Line_Coding & d) {$/;"	f	class:USB_2_0::CDC::Request	typeref:typename:OStream &
operator <<	include/machine/usb.h	/^                friend OStream & operator<<(OStream & db, const Set_Control_Line_State & d) {$/;"	f	class:USB_2_0::CDC::Request	typeref:typename:OStream &
operator <<	include/machine/usb.h	/^            friend OStream & operator<<(OStream & db, const Device_Request & d) {$/;"	f	class:USB_2_0::Request	typeref:typename:OStream &
operator <<	include/machine/usb.h	/^            friend OStream & operator<<(OStream & db, const Get_Descriptor & d) {$/;"	f	class:USB_2_0::Request	typeref:typename:OStream &
operator <<	include/machine/usb.h	/^            friend OStream & operator<<(OStream & db, const Set_Address & d) {$/;"	f	class:USB_2_0::Request	typeref:typename:OStream &
operator <<	include/machine/usb.h	/^            friend OStream & operator<<(OStream & db, const Set_Configuration & d) {$/;"	f	class:USB_2_0::Request	typeref:typename:OStream &
operator <<	include/network/ethernet.h	/^        friend Debug & operator<<(Debug & db, const Configuration & c) {$/;"	f	class:Ethernet	typeref:typename:Debug &
operator <<	include/network/ethernet.h	/^        friend Debug & operator<<(Debug & db, const Frame & f) {$/;"	f	class:Ethernet	typeref:typename:Debug &
operator <<	include/network/ethernet.h	/^        friend Debug & operator<<(Debug & db, const Header & h) {$/;"	f	class:Ethernet	typeref:typename:Debug &
operator <<	include/network/ethernet.h	/^        friend Debug & operator<<(Debug & db, const Statistics & s) {$/;"	f	class:Ethernet	typeref:typename:Debug &
operator <<	include/system/meta.h	/^    friend T3 & operator<<(T3 & os, const Native_Wrapper & value) { os << value._value; return o/;"	f	typeref:typename:T3 &
operator <<	include/system/types.h	/^    friend Debug & operator<<(Debug & db, const Dummy & d) { return db; };$/;"	f	typeref:typename:Debug &
operator <<	include/utility/array.h	/^    friend OStream & operator<<(OStream & out, const Array<_T, _N> & array) {$/;"	f	typeref:typename:OStream &
operator <<	include/utility/bignum.h	/^    friend Debug &operator<<(Debug & out, const Bignum & b) {$/;"	f	typeref:typename:Debug &
operator <<	include/utility/bignum.h	/^    friend OStream &operator<<(OStream & out, const Bignum & b){$/;"	f	typeref:typename:OStream &
operator <<	include/utility/buffer.h	/^    friend Debug & operator<<(Debug & db, const Buffer & b) {$/;"	f	typeref:typename:Debug &
operator <<	include/utility/debug.h	/^    Debug & operator<<(T p) { kerr << p; return *this; }$/;"	f	class:Debug	typeref:typename:Debug &
operator <<	include/utility/debug.h	/^    Null_Debug & operator<<(const T & o) { return *this; }$/;"	f	class:Null_Debug	typeref:typename:Null_Debug &
operator <<	include/utility/debug.h	/^    Null_Debug & operator<<(const T * o) { return *this; }$/;"	f	class:Null_Debug	typeref:typename:Null_Debug &
operator <<	include/utility/diffie_hellman.h	/^        friend Debug &operator<<(Debug &out, const Elliptic_Curve_Point &a) {$/;"	f	class:Diffie_Hellman	typeref:typename:Debug &
operator <<	include/utility/diffie_hellman.h	/^        friend OStream &operator<<(OStream &out, const Elliptic_Curve_Point &a) {$/;"	f	class:Diffie_Hellman	typeref:typename:OStream &
operator <<	include/utility/geometry.h	/^    friend OStream & operator<<(OStream & os, const Point & c) {$/;"	f	typeref:typename:OStream &
operator <<	include/utility/geometry.h	/^    friend OStream & operator<<(OStream & os, const Point<T, 2> & c) {$/;"	f	typeref:typename:OStream &
operator <<	include/utility/geometry.h	/^    friend OStream & operator<<(OStream & os, const Sphere & s) {$/;"	f	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(char c) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Begl & begl) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Bin & bin) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Dec & dec) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Endl & endl) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Err & err)$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Hex & hex) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const Oct & oct) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const char * s) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(const void * p) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(double d) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(float f) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(int i) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(long l) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(long long ll) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(short s) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(unsigned char c) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(unsigned int ui) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(unsigned long long ull) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(unsigned long ul) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/ostream.h	/^    OStream & operator<<(unsigned short us) {$/;"	f	class:OStream	typeref:typename:OStream &
operator <<	include/utility/pcap.h	/^        friend OStream & operator<<(OStream & db, const Global_Header & g) {$/;"	f	class:PCAP	typeref:typename:OStream &
operator <<	include/utility/pcap.h	/^        friend OStream & operator<<(OStream & db, const Packet_Header & p) {$/;"	f	class:PCAP	typeref:typename:OStream &
operator <<	include/utility/predictor.h	/^        friend Debug & operator<<(Debug & db, const Configuration & c) {$/;"	f	class:DBP	typeref:typename:Debug &
operator <<	include/utility/predictor.h	/^        friend Debug & operator<<(Debug & db, const Configuration & c) {$/;"	f	class:LVP	typeref:typename:Debug &
operator <<	src/machine/common/info.cc	/^OStream & operator<<(OStream & os, const System_Info & si)$/;"	f	typeref:typename:__BEGIN_SYS OStream &
operator <=	include/architecture/cpu.h	/^        bool operator<=(T a) const { return (_addr <= Reg(a)); }$/;"	f	class:CPU_Common::Address	typeref:typename:bool
operator <=	include/system/meta.h	/^    bool operator<=(T2 value) const { return (_value <= T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator <=	include/system/meta.h	/^    bool operator<=(T2 value) volatile { return (_value <= T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator <=	include/utility/bignum.h	/^    bool operator<=(const Bignum & b) const { return (cmp(_data, b._data, DIGITS) <= 0); }$/;"	f	class:Bignum	typeref:typename:bool
operator =	include/machine/nic.h	/^        Address operator=(const Address & a) volatile {$/;"	f	class:NIC_Common::Address	typeref:typename:Address
operator =	include/machine/nic.h	/^        Address operator=(const Address & a) {$/;"	f	class:NIC_Common::Address	typeref:typename:Address
operator =	include/system/meta.h	/^    void operator =(T2 value) { _value = T1(value); }$/;"	f	class:Native_Wrapper	typeref:typename:void
operator =	include/utility/bignum.h	/^    void operator=(const Bignum & b) {$/;"	f	class:Bignum	typeref:typename:void
operator =	include/utility/bignum.h	/^    void operator=(unsigned int n) {$/;"	f	class:Bignum	typeref:typename:void
operator ==	include/architecture/cpu.h	/^        bool operator==(T a) const { return (_addr == Reg(a)); }$/;"	f	class:CPU_Common::Address	typeref:typename:bool
operator ==	include/machine/nic.h	/^        bool operator==(const Address & a) const {$/;"	f	class:NIC_Common::Address	typeref:typename:bool
operator ==	include/system/meta.h	/^    bool operator==(T2 value) const { return (_value == T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator ==	include/system/meta.h	/^    bool operator==(T2 value) volatile { return (_value == T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator ==	include/utility/array.h	/^    bool operator==(const U & o) const { return (SIZE == sizeof(U)) && (!memcmp(&o, _data, SIZE)/;"	f	class:Array	typeref:typename:bool
operator ==	include/utility/bignum.h	/^    bool operator==(const Bignum & b) const { return (cmp(_data, b._data, DIGITS) == 0); }$/;"	f	class:Bignum	typeref:typename:bool
operator ==	include/utility/geometry.h	/^    bool operator==(const Point & p) const { return (x == p.x) && (y == p.y) && (z == p.z); }$/;"	f	struct:Point	typeref:typename:bool
operator ==	include/utility/geometry.h	/^    bool operator==(const Point & p) const { return (x == p.x) && (y == p.y); }$/;"	f	struct:Point	typeref:typename:bool
operator ==	include/utility/hash.h	/^        bool operator==(const Forward & i) const {$/;"	f	class:Simple_Hash::Forward	typeref:typename:bool
operator ==	include/utility/list.h	/^        bool operator==(const Iterator & i) const { return _current == i._current; }$/;"	f	class:List_Iterators::Bidirecional	typeref:typename:bool
operator ==	include/utility/list.h	/^        bool operator==(const Iterator & i) const { return _current == i._current; }$/;"	f	class:List_Iterators::Forward	typeref:typename:bool
operator >	include/architecture/cpu.h	/^        bool operator> (T a) const { return (_addr > Reg(a)); }$/;"	f	class:CPU_Common::Address	typeref:typename:bool
operator >	include/system/meta.h	/^    bool operator> (T2 value) const { return (_value > T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator >	include/system/meta.h	/^    bool operator> (T2 value) volatile { return (_value > T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator >	include/utility/bignum.h	/^    bool  operator>(const Bignum & b) const { return (cmp(_data, b._data, DIGITS) > 0); }$/;"	f	class:Bignum	typeref:typename:bool
operator >=	include/architecture/cpu.h	/^        bool operator>=(T a) const { return (_addr >= Reg(a)); }$/;"	f	class:CPU_Common::Address	typeref:typename:bool
operator >=	include/system/meta.h	/^    bool operator>=(T2 value) const { return (_value >= T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator >=	include/system/meta.h	/^    bool operator>=(T2 value) volatile { return (_value >= T1(value)); }$/;"	f	class:Native_Wrapper	typeref:typename:bool
operator >=	include/utility/bignum.h	/^    bool operator>=(const Bignum & b) const { return (cmp(_data, b._data, DIGITS) >= 0); }$/;"	f	class:Bignum	typeref:typename:bool
operator Element*	include/utility/list.h	/^        operator Element *() const { return _current; }$/;"	f	class:List_Iterators::Bidirecional
operator Element*	include/utility/list.h	/^        operator Element *() const { return _current; }$/;"	f	class:List_Iterators::Forward
operator Object_Type*	include/utility/array.h	/^    operator Object_Type *() { return _data; }$/;"	f	class:Array
operator Object_Type*	include/utility/buffer.h	/^    operator Object_Type *() { return &_data[_head]; }$/;"	f	class:Circular_Buffer
operator Reg	include/architecture/cpu.h	/^        constexpr operator Reg() const { return _addr; }$/;"	f	class:CPU_Common::Address
operator Second	include/machine/rtc.h	/^        operator Second() const { return to_offset(); }$/;"	f	class:RTC_Common::Date
operator T*	include/architecture/cpu.h	/^        operator T *() const { return reinterpret_cast<T *>(_addr); }$/;"	f	class:CPU_Common::Address
operator T1	include/system/meta.h	/^    operator T1() volatile { return _value; }$/;"	f	class:Native_Wrapper
operator T1	include/system/meta.h	/^    operator T1() { return _value; }$/;"	f	class:Native_Wrapper
operator Time_Base	include/system/types.h	/^    operator Time_Base() const { return _time; }$/;"	f	class:Microsecond
operator Time_Base	include/system/types.h	/^    operator Time_Base() const { return _time; }$/;"	f	class:Milisecond
operator Time_Base	include/system/types.h	/^    operator Time_Base() const { return _time; }$/;"	f	class:Second
operator Time_Base	include/system/types.h	/^    operator Time_Base() volatile { return _time; }$/;"	f	class:Microsecond
operator Time_Base	include/system/types.h	/^    operator Time_Base() volatile { return _time; }$/;"	f	class:Milisecond
operator Time_Base	include/system/types.h	/^    operator Time_Base() volatile { return _time; }$/;"	f	class:Second
operator Time_Base	include/system/types.h	/^    operator Time_Base() { return _time; }$/;"	f	class:Microsecond
operator Time_Base	include/system/types.h	/^    operator Time_Base() { return _time; }$/;"	f	class:Milisecond
operator Time_Base	include/system/types.h	/^    operator Time_Base() { return _time; }$/;"	f	class:Second
operator []	include/architecture/cpu.h	/^        Address & operator[](int i) { return *(this + i); }$/;"	f	class:CPU_Common::Address	typeref:typename:Address &
operator []	include/architecture/ia32/ia32_mmu.h	/^        PT_Entry & operator[](unsigned int i) { return _entry[i]; }$/;"	f	class:MMU::Page_Table	typeref:typename:PT_Entry &
operator []	include/machine/nic.h	/^        const unsigned char & operator[](const size_t i) const { return _address[i]; }$/;"	f	class:NIC_Common::Address	typeref:typename:const unsigned char &
operator []	include/machine/nic.h	/^        unsigned char & operator[](const size_t i) { return _address[i]; }$/;"	f	class:NIC_Common::Address	typeref:typename:unsigned char &
operator []	include/machine/usb.h	/^                char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]/;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Abstract_Control_Management	typeref:typename:char &
operator []	include/machine/usb.h	/^                char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]/;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:char &
operator []	include/machine/usb.h	/^                char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]/;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Header	typeref:typename:char &
operator []	include/machine/usb.h	/^                char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]/;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:char &
operator []	include/machine/usb.h	/^                char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]/;"	f	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:char &
operator []	include/machine/usb.h	/^                char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]/;"	f	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:char &
operator []	include/machine/usb.h	/^                const char& operator[](unsigned int idx) const  { return (reinterpret_cast<const/;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Abstract_Control_Management	typeref:typename:const char &
operator []	include/machine/usb.h	/^                const char& operator[](unsigned int idx) const { return (reinterpret_cast<const /;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Call_Management	typeref:typename:const char &
operator []	include/machine/usb.h	/^                const char& operator[](unsigned int idx) const { return (reinterpret_cast<const /;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Header	typeref:typename:const char &
operator []	include/machine/usb.h	/^                const char& operator[](unsigned int idx) const { return (reinterpret_cast<const /;"	f	struct:USB_2_0::CDC::Functional_Descriptor::Union_Interface	typeref:typename:const char &
operator []	include/machine/usb.h	/^                const char& operator[](unsigned int idx) const { return (reinterpret_cast<const /;"	f	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:const char &
operator []	include/machine/usb.h	/^                const char& operator[](unsigned int idx) const { return (reinterpret_cast<const /;"	f	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:const char &
operator []	include/machine/usb.h	/^            char & operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; }/;"	f	struct:USB_2_0::Descriptor::Device	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Descriptor::Configuration	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Descriptor::Interface	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Request::Device_Request	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Request::Set_Address	typeref:typename:char &
operator []	include/machine/usb.h	/^            char& operator[](unsigned int idx) { return (reinterpret_cast<char*>(this))[idx]; };$/;"	f	struct:USB_2_0::Request::Set_Configuration	typeref:typename:char &
operator []	include/machine/usb.h	/^            const char & operator[](unsigned int idx) const { return (reinterpret_cast<const cha/;"	f	struct:USB_2_0::Descriptor::Device	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Descriptor::Configuration	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Descriptor::Interface	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Request::Device_Request	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Request::Get_Descriptor	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Request::Set_Address	typeref:typename:const char &
operator []	include/machine/usb.h	/^            const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char/;"	f	struct:USB_2_0::Request::Set_Configuration	typeref:typename:const char &
operator []	include/machine/usb.h	/^        const char& operator[](unsigned int idx) const { return (reinterpret_cast<const char*>(t/;"	f	struct:USB_2_0::Full_Config	typeref:typename:const char &
operator []	include/system/meta.h	/^    Native_Wrapper & operator[](int i) { return *(this + i); }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator []	include/utility/array.h	/^    Object_Type & operator[](const unsigned int i) { return _data[i]; }$/;"	f	class:Array	typeref:typename:Object_Type &
operator []	include/utility/array.h	/^    const Object_Type & operator[](const unsigned int i) const { return _data[i]; }$/;"	f	class:Array	typeref:typename:const Object_Type &
operator []	include/utility/bignum.h	/^    const Digit& operator[](unsigned int i) const { return _data[i]; }$/;"	f	class:Bignum	typeref:typename:const Digit &
operator []	include/utility/buffer.h	/^    Object_Type & operator[](const size_t i) {  assert(i < N_ELEMENTS); return _data[(_head + i)/;"	f	class:Circular_Buffer	typeref:typename:Object_Type &
operator []	include/utility/buffer.h	/^    const Object_Type & operator[](const size_t i) const {  assert(i < N_ELEMENTS); return _data/;"	f	class:Circular_Buffer	typeref:typename:const Object_Type &
operator []	include/utility/hash.h	/^    List * operator[](const Key & key) {$/;"	f	class:Hash	typeref:typename:List *
operator []	include/utility/vector.h	/^    Element * operator[](unsigned int i) const { assert(i < N_ELEMENTS); return _vector[i]; }$/;"	f	class:Vector	typeref:typename:Element *
operator ^=	include/utility/bignum.h	/^    void operator^=(const Bignum &b) {$/;"	f	class:Bignum	typeref:typename:void
operator bool	include/machine/nic.h	/^        operator bool() const volatile {$/;"	f	class:NIC_Common::Address
operator bool	include/machine/nic.h	/^        operator bool() const {$/;"	f	class:NIC_Common::Address
operator bool	include/machine/pci.h	/^        operator bool() { return (bus != INVALID); }$/;"	f	struct:PCI_Common::Locator
operator bool	include/machine/pci.h	/^        operator bool() { return (size != 0); }$/;"	f	struct:PCI_Common::Region
operator bool	include/machine/pci.h	/^        operator bool() { return locator; }$/;"	f	struct:PCI_Common::Header
operator const Object_Type*	include/utility/array.h	/^    operator const Object_Type *() const { return _data; }$/;"	f	class:Array
operator const Object_Type*	include/utility/buffer.h	/^    operator const Object_Type *() const { return &_data[_head]; }$/;"	f	class:Circular_Buffer
operator const T1&	include/system/meta.h	/^    operator const T1 &() const { return _value; }$/;"	f	class:Native_Wrapper
operator const volatile int	include/scheduler.h	/^    operator const volatile int() const volatile { return _priority; }$/;"	f	class:Priority
operator delete	src/utility/delete.cc	/^void operator delete(void * object) {$/;"	f	typeref:typename:void
operator delete	src/utility/delete.cc	/^void operator delete(void * object, size_t bytes) {$/;"	f	typeref:typename:void
operator delete[]	src/utility/delete.cc	/^void operator delete[](void * object) {$/;"	f	typeref:typename:void
operator delete[]	src/utility/delete.cc	/^void operator delete[](void * object, size_t bytes) {$/;"	f	typeref:typename:void
operator int	include/utility/list.h	/^    operator int() const { return _rank; }$/;"	f	class:List_Element_Rank
operator new	include/machine/scratchpad.h	/^inline void * operator new(size_t bytes, const EPOS::Scratchpad_Allocator & allocator) {$/;"	f	typeref:typename:__END_SYS void *
operator new	include/system.h	/^inline void * operator new(size_t bytes, const EPOS::System_Allocator & allocator) {$/;"	f	typeref:typename:void *
operator new[]	include/machine/scratchpad.h	/^inline void * operator new[](size_t bytes, const EPOS::Scratchpad_Allocator & allocator) {$/;"	f	typeref:typename:void *
operator new[]	include/system.h	/^inline void * operator new[](size_t bytes) {$/;"	f	typeref:typename:void *
operator new[]	include/system.h	/^inline void * operator new[](size_t bytes, const EPOS::System_Allocator & allocator) {$/;"	f	typeref:typename:void *
operator new[]	include/system/types.h	/^inline void * operator new[](size_t s, void * a) { return a; }$/;"	f	typeref:typename:void *
operator unsigned int	include/machine/mifare.h	/^        operator unsigned int() const {$/;"	f	class:MIFARE::UID
operator unsigned int	include/utility/bignum.h	/^    operator unsigned int() { return _data[0]; }$/;"	f	class:Bignum
operator unsigned long	include/architecture/armv7/armv7_mmu.h	/^        operator unsigned long() const { return _flags; }$/;"	f	class:ARMv7_MMU::Section_Flags
operator unsigned long	include/architecture/armv8/armv8_mmu.h	/^        operator unsigned long() const { return _flags; }$/;"	f	class:ARMv8_MMU::Page_Flags
operator unsigned long	include/architecture/ia32/ia32_mmu.h	/^        operator unsigned long() const { return _flags; }$/;"	f	class:MMU::Page_Flags
operator unsigned long	include/architecture/mmu.h	/^        operator unsigned long() const { return _flags; }$/;"	f	class:MMU_Common::Flags
operator |	include/machine/nic.h	/^        Address operator|(const Address & a) const {$/;"	f	class:NIC_Common::Address	typeref:typename:Address
operator |=	include/architecture/cpu.h	/^        Address & operator|=(T a) { _addr |= Reg(a); return *this; }$/;"	f	class:CPU_Common::Address	typeref:typename:Address &
operator |=	include/system/meta.h	/^    Native_Wrapper & operator|=(T2 value) { _value |= T1(value); return *this; }$/;"	f	class:Native_Wrapper	typeref:typename:Native_Wrapper &
operator ~	include/machine/nic.h	/^        Address operator~() const {$/;"	f	class:NIC_Common::Address	typeref:typename:Address
out	include/machine/cortex/emote3/emote3_rs485.h	/^    void out() { _re.set(true); _de.set(true); }$/;"	f	class:RS485_Engine	typeref:typename:void
out	tools/eposmkbi/eposmkbi.cc	/^FILE * out;$/;"	v	typeref:typename:FILE *
out16	include/architecture/ia32/ia32_cpu.h	/^    static void out16(IO_Port p, Reg16 r) { ASM("outw %1,%0" : : "d"(p), "a"(r)); }$/;"	f	class:CPU	typeref:typename:void
out32	include/architecture/ia32/ia32_cpu.h	/^    static void out32(IO_Port p, Reg32 r) { ASM("outl %1,%0" : : "d"(p), "a"(r)); }$/;"	f	class:CPU	typeref:typename:void
out8	include/architecture/ia32/ia32_cpu.h	/^    static void out8(IO_Port p, Reg8 r) {   ASM("outb %1,%0" : : "d"(p), "a"(r)); }$/;"	f	class:CPU	typeref:typename:void
out_of_memory	src/utility/heap.cc	/^void Heap::out_of_memory(unsigned long bytes)$/;"	f	class:Heap	typeref:typename:__BEGIN_UTIL void
output	include/machine/cortex/emote3/emote3_usb.h	/^    void output() { endpoint(3); }$/;"	f	class:USB_Engine	typeref:typename:void
overflow	include/architecture/ia32/ia32_pmu.h	/^    static bool overflow(Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:bool
overflow	include/architecture/ia32/ia32_pmu.h	/^    static bool overflow(void) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:bool
overrun_error	include/machine/pc/pc_uart.h	/^    bool overrun_error() { return reg(LSR) & (1 << 1); }$/;"	f	class:NS16550AF	typeref:typename:bool
owner	include/utility/buffer.h	/^    Owner * owner() const { return _owner; }$/;"	f	class:Buffer	typeref:typename:Owner *
owner	include/utility/buffer.h	/^    void owner(Owner * o) { _owner = o; }$/;"	f	class:Buffer	typeref:typename:void
p	src/api/semaphore.cc	/^void Semaphore::p()$/;"	f	class:Semaphore	typeref:typename:void
p_align	include/utility/elf-linux.h	/^  Elf32_Word p_align;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Word
p_align	include/utility/elf-linux.h	/^  Elf64_Xword p_align;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Xword
p_dpl_0_d_1_1_0	include/architecture/ia32/ia32_cpu.h	/^        Reg8  p_dpl_0_d_1_1_0;$/;"	m	class:CPU::IDT_Entry	typeref:typename:Reg8
p_dpl_s_type	include/architecture/ia32/ia32_cpu.h	/^        Reg8  p_dpl_s_type;$/;"	m	class:CPU::GDT_Entry	typeref:typename:Reg8
p_filesz	include/utility/elf-linux.h	/^  Elf32_Word p_filesz;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Word
p_filesz	include/utility/elf-linux.h	/^  Elf64_Xword p_filesz;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Xword
p_flags	include/utility/elf-linux.h	/^  Elf32_Word p_flags;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Word
p_flags	include/utility/elf-linux.h	/^  Elf64_Word p_flags;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Word
p_memsz	include/utility/elf-linux.h	/^  Elf32_Word p_memsz;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Word
p_memsz	include/utility/elf-linux.h	/^  Elf64_Xword p_memsz;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Xword
p_offset	include/utility/elf-linux.h	/^  Elf32_Off p_offset;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Off
p_offset	include/utility/elf-linux.h	/^  Elf64_Off p_offset;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Off
p_paddr	include/utility/elf-linux.h	/^  Elf32_Addr p_paddr;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Addr
p_paddr	include/utility/elf-linux.h	/^  Elf64_Addr p_paddr;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Addr
p_type	include/utility/elf-linux.h	/^  Elf32_Word p_type;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Word
p_type	include/utility/elf-linux.h	/^  Elf64_Word p_type;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Word
p_vaddr	include/utility/elf-linux.h	/^  Elf32_Addr p_vaddr;$/;"	m	struct:Elf32_Phdr	typeref:typename:Elf32_Addr
p_vaddr	include/utility/elf-linux.h	/^  Elf64_Addr p_vaddr;$/;"	m	struct:Elf64_Phdr	typeref:typename:Elf64_Addr
pad	tools/eposmkbi/eposmkbi.cc	/^int pad(int fd, int size)$/;"	f	typeref:typename:int
pad0	include/machine/pc/pc_e100.h	/^    \/*0*\/   Reg8 byte_count:6, pad0:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:2
pad1	include/machine/pc/pc_e100.h	/^    \/*1*\/   Reg8 rx_fifo_limit:4, tx_fifo_limit:3, pad1:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad10	include/machine/pc/pc_e100.h	/^    \/*10*\/  Reg8 pad10:3, no_source_addr_insertion:1, preamble_length:2, loopback:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
pad11	include/machine/pc/pc_e100.h	/^    \/*11*\/  Reg8 pad11:8;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:8
pad12_0	include/machine/pc/pc_e100.h	/^    \/*12*\/  Reg8 pad12_0:1, pad12_1:3, ifs:4;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad12_1	include/machine/pc/pc_e100.h	/^    \/*12*\/  Reg8 pad12_0:1, pad12_1:3, ifs:4;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
pad15_1	include/machine/pc/pc_e100.h	/^                 pad15_1:1, ignore_ul_bit:1, crc_16_bit:1, pad15_2:1, crs_or_cdt:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad15_2	include/machine/pc/pc_e100.h	/^                 pad15_1:1, ignore_ul_bit:1, crc_16_bit:1, pad15_2:1, crs_or_cdt:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad18	include/machine/pc/pc_e100.h	/^    \/*18*\/  Reg8 rx_stripping:1, tx_padding:1, rx_crc_transfer:1, rx_long_ok:1, fc_priority_th/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad19	include/machine/pc/pc_e100.h	/^    \/*19*\/  Reg8 pad19:1, magic_packet_disable:1, fc_disable:1, fc_restop:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad20_1	include/machine/pc/pc_e100.h	/^    \/*20*\/  Reg8 pad20_1:5, fc_priority_location:1, multi_ia:1, pad20_2:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:5
pad20_2	include/machine/pc/pc_e100.h	/^    \/*20*\/  Reg8 pad20_1:5, fc_priority_location:1, multi_ia:1, pad20_2:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad21_1	include/machine/pc/pc_e100.h	/^    \/*21*\/  Reg8 pad21_1:3, multicast_all:1, pad21_2:4;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
pad21_2	include/machine/pc/pc_e100.h	/^    \/*21*\/  Reg8 pad21_1:3, multicast_all:1, pad21_2:4;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:4
pad3	include/machine/pc/pc_e100.h	/^    \/*3*\/   Reg8 mwi_enable:1, type_enable:1, read_align_enable:1,term_write_cache_line:1, pad/;"	m	struct:i8255x::config	typeref:typename:Reg8:4
pad4	include/machine/pc/pc_e100.h	/^    \/*4*\/   Reg8 rx_dma_max_count:7, pad4:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad6	include/machine/pc/pc_e100.h	/^    \/*6*\/   Reg8 pad6:1, direct_rx_dma:1, tco_statistics:1, ci_intr:1, standard_tcb:1, standar/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
pad7	include/machine/pc/pc_e100.h	/^    \/*7*\/   Reg8 rx_discard_short_frames:1, tx_underrun_retry:2, pad7:3, tx_two_frames_in_fifo/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
pad8	include/machine/pc/pc_e100.h	/^    \/*8*\/   Reg8 mii_mode:1, pad8:6, csma_disabled:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:6
pad9_1	include/machine/pc/pc_e100.h	/^    \/*9*\/   Reg8 rx_tcpudp_checksum:1, pad9_1:3, vlan_arp_tco:1, link_status_wake:1, pad9_2:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
pad9_2	include/machine/pc/pc_e100.h	/^    \/*9*\/   Reg8 rx_tcpudp_checksum:1, pad9_1:3, vlan_arp_tco:1, link_status_wake:1, pad9_2:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:2
pages	include/architecture/mmu.h	/^    constexpr static unsigned long pages(unsigned long bytes) { return (bytes + sizeof(Page) - 1/;"	f	class:MMU_Common	typeref:typename:unsigned long
paging_ready	src/setup/setup_legacy_pc.cc	/^    static volatile bool paging_ready;$/;"	m	class:Setup	typeref:typename:volatile bool	file:
paging_ready	src/setup/setup_legacy_pc.cc	/^volatile bool Setup::paging_ready = false;$/;"	m	class:Setup	typeref:typename:volatile bool
panic	src/machine/cortex/cortex_machine.cc	/^void Machine::panic()$/;"	f	class:Machine	typeref:typename:__BEGIN_SYS void
panic	src/machine/pc/pc_machine.cc	/^void Machine::panic()$/;"	f	class:Machine	typeref:typename:__BEGIN_SYS void
panic	src/machine/riscv/riscv_machine.cc	/^void Machine::panic()$/;"	f	class:Machine	typeref:typename:__BEGIN_SYS void
panic	src/setup/setup_legacy_pc.cc	/^    static void panic() { Machine::panic(); }$/;"	f	class:Setup	typeref:typename:void	file:
panic	src/setup/setup_realview_pbx.cc	/^    void panic() { Machine::panic(); }$/;"	f	class:Setup	typeref:typename:void	file:
panic	src/setup/setup_zynq.cc	/^    void panic() { Machine::panic(); }$/;"	f	class:Setup	typeref:typename:void	file:
parameter	include/machine/nic.h	/^        long long parameter; \/\/ a generic parameter used for reconfiguration operations$/;"	m	struct:NIC_Common::Configuration	typeref:typename:long long
parity_error	include/machine/pc/pc_uart.h	/^    bool parity_error()  { return reg(LSR) & (1 << 2); }$/;"	f	class:NS16550AF	typeref:typename:bool
parse_config	tools/eposmkbi/eposmkbi.cc	/^bool parse_config(FILE * cfg_file, Configuration * cfg)$/;"	f	typeref:typename:bool
pass	src/api/thread.cc	/^void Thread::pass()$/;"	f	class:Thread	typeref:typename:void
pc	include/architecture/armv7/armv7_cpu.h	/^    static Log_Addr pc() { Reg r; ASM("mov %0, pc" : "=r"(r) :); return r; } \/\/ due to RISC pi/;"	f	class:ARMv7	typeref:typename:Log_Addr
pc	include/architecture/armv8/armv8_cpu.h	/^    static Log_Addr pc() { Reg r; ASM("adr %0, ." : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Log_Addr
pc	include/architecture/ia32/ia32_cpu.h	/^    static Log_Addr pc() { return eip(); }$/;"	f	class:CPU	typeref:typename:Log_Addr
pc	include/architecture/rv32/rv32_cpu.h	/^    static Log_Addr pc() { Reg r; ASM("auipc %0, 0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
pc	include/architecture/rv64/rv64_cpu.h	/^    static Log_Addr pc() { Reg r; ASM("auipc %0, 0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
pd	include/architecture/armv7/armv7_cpu.h	/^    static Reg  pd() { return ttbr0(); }$/;"	f	class:ARMv7_A	typeref:typename:Reg
pd	include/architecture/armv7/armv7_cpu.h	/^    static Reg pd() { return 0; }       \/\/ no MMU$/;"	f	class:ARMv7_M	typeref:typename:Reg
pd	include/architecture/armv7/armv7_cpu.h	/^    static void pd(Reg r) {  ttbr0(r); }$/;"	f	class:ARMv7_A	typeref:typename:void
pd	include/architecture/armv7/armv7_cpu.h	/^    static void pd(Reg r) {}            \/\/ no MMU$/;"	f	class:ARMv7_M	typeref:typename:void
pd	include/architecture/armv8/armv8_cpu.h	/^    static Reg  pd() { return ttbr0(); }$/;"	f	class:ARMv8_A	typeref:typename:Reg
pd	include/architecture/armv8/armv8_cpu.h	/^    static void pd(Reg r) { ttbr0(r); }$/;"	f	class:ARMv8_A	typeref:typename:void
pd	include/architecture/ia32/ia32_cpu.h	/^    static Reg  pd() { return cr3(); }$/;"	f	class:CPU	typeref:typename:Reg
pd	include/architecture/ia32/ia32_cpu.h	/^    static void pd(Reg r) { cr3(r); }$/;"	f	class:CPU	typeref:typename:void
pd	include/architecture/ia32/ia32_mmu.h	/^        Phy_Addr pd() const { return _pd; }$/;"	f	class:MMU::Directory	typeref:typename:Phy_Addr
pd	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr pd() { return CPU::pd(); }$/;"	f	class:MMU	typeref:typename:Phy_Addr
pd	include/architecture/ia32/ia32_mmu.h	/^    static void pd(Phy_Addr pd) { CPU::pd(pd); }$/;"	f	class:MMU	typeref:typename:void
pd	include/architecture/mmu.h	/^        Page_Table * pd() const { return 0; }$/;"	f	class:No_MMU::Directory	typeref:typename:Page_Table *
pd	include/architecture/mmu.h	/^    static Phy_Addr pd() { return 0; }$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
pd	include/architecture/mmu.h	/^    static void pd(Phy_Addr pd) {}$/;"	f	class:No_MMU	typeref:typename:void
pdbr	include/architecture/ia32/ia32_cpu.h	/^        Reg32 pdbr;$/;"	m	struct:CPU::TSS	typeref:typename:Reg32
pde2flg	include/architecture/ia32/ia32_mmu.h	/^    static Page_Flags pde2flg(PT_Entry entry) { return (entry & Page_Flags::MASK); }$/;"	f	class:MMU	typeref:typename:Page_Flags
pde2phy	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr pde2phy(PD_Entry entry) { return (entry & ~Page_Flags::MASK); }$/;"	f	class:MMU	typeref:typename:Phy_Addr
pde2phy	include/architecture/mmu.h	/^    static Phy_Addr pde2phy(PD_Entry entry) { return entry; }$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
pdi	include/architecture/mmu.h	/^    constexpr static unsigned long pdi(Log_Addr addr) { return (addr >> PD_SHIFT) & (PD_ENTRIES /;"	f	class:MMU_Common	typeref:typename:unsigned long
pds	include/architecture/mmu.h	/^    constexpr static unsigned int pds(unsigned int ats) { return 1; }$/;"	f	class:MMU_Common	typeref:typename:unsigned int
pending_powerup_interrupts	include/machine/cortex/engine/pl061.h	/^    unsigned int pending_powerup_interrupts() { return gpio(IRQ_DETECT_ACK); }$/;"	f	class:PL061	typeref:typename:unsigned int
pending_regular_interrupts	include/machine/cortex/engine/pl061.h	/^    unsigned int pending_regular_interrupts() { return gpio(MIS); }$/;"	f	class:PL061	typeref:typename:unsigned int
percent2count	include/utility/convert.h	/^inline Count percent2count(const Percent & duty_cycle, const Count & period) { return period - (/;"	f	namespace:Convert	typeref:typename:Count
period	include/machine/nic.h	/^            Microsecond period;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:Microsecond
period	include/machine/nic.h	/^        Microsecond period;                   \/\/ NIC's MAC current period (in us)$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:Microsecond
period	include/scheduler.h	/^    const Microsecond period() { return 0;}$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:const Microsecond
period	include/scheduler.h	/^    void period(const Microsecond & p) {}$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:void
period	include/time.h	/^    const Microsecond & period() const { return _time; }$/;"	f	class:Alarm	typeref:typename:const Microsecond &
period	src/api/alarm.cc	/^void Alarm::period(const Microsecond & p)$/;"	f	class:Alarm	typeref:typename:void
phil	app/philosophers_dinner/philosophers_dinner.cc	/^Thread * phil[5];$/;"	v	typeref:typename:Thread * [5]
philosopher	app/philosophers_dinner/philosophers_dinner.cc	/^int philosopher(int n, int l, int c)$/;"	f	typeref:typename:int
pht	include/utility/elf.h	/^    Elf_Phdr * pht() { return (Elf_Phdr *)(((char *) this) + e_phoff); }$/;"	f	class:ELF	typeref:typename:Elf_Phdr *
phy2color	include/architecture/ia32/ia32_mmu.h	/^    static Color phy2color(Phy_Addr phy) { return static_cast<Color>(colorful ? ((phy >> PT_SHIF/;"	f	class:MMU	typeref:typename:Color
phy2log	include/architecture/ia32/ia32_mmu.h	/^    static Log_Addr phy2log(Phy_Addr phy) { return Log_Addr((RAM_BASE == PHY_MEM) ? phy : (RAM_B/;"	f	class:MMU	typeref:typename:Log_Addr
phy2log	include/architecture/mmu.h	/^    static Log_Addr phy2log(Phy_Addr phy) { return phy; }$/;"	f	class:No_MMU	typeref:typename:Log_Addr
phy2log	include/machine/pc/pc_pci.h	/^    static Log_Addr phy2log(const Phy_Addr & addr) {$/;"	f	class:PCI	typeref:typename:Log_Addr
phy2pde	include/architecture/ia32/ia32_mmu.h	/^    static PD_Entry phy2pde(Phy_Addr frame, Page_Flags flags) { return frame | flags; }$/;"	f	class:MMU	typeref:typename:PD_Entry
phy2pde	include/architecture/mmu.h	/^    static PD_Entry phy2pde(Phy_Addr frame) { return frame; }$/;"	f	class:No_MMU	typeref:typename:PD_Entry
phy2pte	include/architecture/ia32/ia32_mmu.h	/^    static PT_Entry phy2pte(Phy_Addr frame, Page_Flags flags) { return frame | flags; }$/;"	f	class:MMU	typeref:typename:PT_Entry
phy2pte	include/architecture/mmu.h	/^    static PT_Entry phy2pte(Phy_Addr frame, Flags flags) { return frame; }$/;"	f	class:No_MMU	typeref:typename:PT_Entry
phy_addr	include/machine/pc/pc_pcnet32.h	/^        Reg32 phy_addr;$/;"	m	struct:Am79C970A::Desc	typeref:typename:Reg32
phy_addr	include/machine/pci.h	/^        Phy_Addr phy_addr;$/;"	m	struct:PCI_Common::Region	typeref:typename:Phy_Addr
phy_address	include/architecture/ia32/ia32_mmu.h	/^        Phy_Addr phy_address() const {$/;"	f	class:MMU::Chunk	typeref:typename:Phy_Addr
phy_address	include/architecture/mmu.h	/^        Phy_Addr phy_address() const { return _phy_addr; } \/\/ always CT$/;"	f	class:No_MMU::Chunk	typeref:typename:Phy_Addr
phy_address	src/api/segment.cc	/^Segment::Phy_Addr Segment::phy_address() const$/;"	f	class:Segment	typeref:typename:Segment::Phy_Addr
phy_mem_pt	include/system/info.h	/^        PAddr phy_mem_pt;       \/\/ Contiguous set of Page tables to map the whole physical mem/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
physical	include/architecture/ia32/ia32_mmu.h	/^        Phy_Addr physical(Log_Addr addr) {$/;"	f	class:MMU::Directory	typeref:typename:Phy_Addr
physical	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr physical(Log_Addr addr) {$/;"	f	class:MMU	typeref:typename:Phy_Addr
physical	include/architecture/mmu.h	/^        Phy_Addr physical(Log_Addr addr) { return addr; }$/;"	f	class:No_MMU::Directory	typeref:typename:Phy_Addr
physical	include/architecture/mmu.h	/^    static Phy_Addr physical(Log_Addr addr) { return addr; }$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
physical	src/api/address_space.cc	/^Address_Space::Phy_Addr Address_Space::physical(Log_Addr address)$/;"	f	class:Address_Space	typeref:typename:Address_Space::Phy_Addr
pi	include/utility/math.h	/^constexpr double pi() { return 3.14159265358979323846264338327950288; }$/;"	f	namespace:Math	typeref:typename:double
pmcntenclr	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmcntenclr() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c12, 2\\n\\t" : "=r"(reg) : /;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmcntenclr	include/architecture/armv7/armv7_pmu.h	/^    static void pmcntenclr(Reg32 reg) { ASM("mcr p15, 0, %0, c9, c12, 2\\n\\t" : : "r"(reg)); }$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
pmcntenset	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmcntenset() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c12, 1\\n\\t" : "=r"(reg) : /;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmcntenset	include/architecture/armv7/armv7_pmu.h	/^    static void pmcntenset(Reg32 reg) { ASM("mcr p15, 0, %0, c9, c12, 1\\n\\t" : : "r"(reg)); }$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
pmcr	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmcr() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c12, 0\\n\\t" : "=r"(reg) : ); ret/;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmcr	include/architecture/armv7/armv7_pmu.h	/^    static void pmcr(Reg32 reg) { ASM("mcr p15, 0, %0, c9, c12, 0\\n\\t" : : "r"(reg)); }$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
pmm	include/machine/cortex/raspberry_pi3/raspberry_pi3_info.h	/^    Physical_Memory_Map pmm;$/;"	m	struct:System_Info	typeref:typename:Physical_Memory_Map
pmm	include/machine/pc/legacy_pc/legacy_pc_info.h	/^    Physical_Memory_Map pmm;$/;"	m	struct:System_Info	typeref:typename:Physical_Memory_Map
pmm	include/machine/riscv/sifive_u/sifive_u_info.h	/^    Physical_Memory_Map pmm;$/;"	m	struct:System_Info	typeref:typename:Physical_Memory_Map
pmm	include/machine/riscv/visionfive2/visionfive2_info.h	/^    Physical_Memory_Map pmm;$/;"	m	struct:System_Info	typeref:typename:Physical_Memory_Map
pmovsr	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmovsr() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c12, 3\\n\\t" : "=r"(reg) : ); r/;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmovsr	include/architecture/armv7/armv7_pmu.h	/^    static void pmovsr(Reg32 reg) { ASM("mcr p15, 0, %0, c9, c12, 3\\n\\t" : : "r"(reg)); }$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
pmpaddr0	include/architecture/rv32/rv32_cpu.h	/^    static Reg64  pmpaddr0() { Reg64 r; ASM("csrr %0, pmpaddr0" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg64
pmpaddr0	include/architecture/rv32/rv32_cpu.h	/^    static void pmpaddr0(Reg64 r)     { ASM("csrw pmpaddr0, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
pmpaddr0	include/architecture/rv64/rv64_cpu.h	/^    static Reg  pmpaddr0() { Reg r; ASM("csrr %0, pmpaddr0" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
pmpaddr0	include/architecture/rv64/rv64_cpu.h	/^    static void pmpaddr0(Reg r)   { ASM("csrw pmpaddr0, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
pmpcfg0	include/architecture/rv32/rv32_cpu.h	/^    static Reg  pmpcfg0() { Reg r; ASM("csrr %0, pmpcfg0" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
pmpcfg0	include/architecture/rv32/rv32_cpu.h	/^    static void pmpcfg0(Reg r)   { ASM("csrw pmpcfg0,  %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
pmpcfg0	include/architecture/rv64/rv64_cpu.h	/^    static Reg  pmpcfg0() { Reg r; ASM("csrr %0, pmpcfg0" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
pmpcfg0	include/architecture/rv64/rv64_cpu.h	/^    static void pmpcfg0(Reg r)   { ASM("csrw pmpcfg0,  %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
pmselr	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmselr() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c12, 5\\n\\t" : "=r"(reg) : ); r/;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmselr	include/architecture/armv7/armv7_pmu.h	/^    static void pmselr(Reg32 reg) { ASM("mcr p15, 0, %0, c9, c12, 5\\n\\t" : : "r"(reg)); }$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
pmxevcntr	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmxevcntr() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c13, 2\\n\\t" : "=r"(reg) : )/;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmxevcntr	include/architecture/armv7/armv7_pmu.h	/^    static void pmxevcntr(Reg32 reg) { ASM("mcr p15, 0, %0, c9, c13, 2\\n\\t" : : "r"(reg)); }$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
pmxevtyper	include/architecture/armv7/armv7_pmu.h	/^    static Reg32 pmxevtyper() { Reg32 reg; ASM("mrc p15, 0, %0, c9, c13, 1\\n\\t" : "=r"(reg) : /;"	f	class:ARMv7_A_PMU	typeref:typename:Reg32
pmxevtyper	include/architecture/armv7/armv7_pmu.h	/^    static void pmxevtyper(const Reg32 reg) { ASM("mcr p15, 0, %0, c9, c13, 1\\n\\t" : : "r"(reg/;"	f	class:ARMv7_A_PMU	typeref:typename:void
points	include/utility/predictor.h	/^        unsigned int points;$/;"	m	struct:DBP::Configuration	typeref:typename:unsigned int
pop	include/architecture/armv7/armv7_cpu.h	/^inline void ARMv7_A::Context::pop(bool interrupt, bool stay_in_svc)$/;"	f	class:ARMv7_A::Context	typeref:typename:void
pop	include/architecture/armv7/armv7_cpu.h	/^inline void ARMv7_M::Context::pop(bool interrupt, bool stay_in_svc)$/;"	f	class:ARMv7_M::Context	typeref:typename:void
pop	include/architecture/armv8/armv8_cpu.h	/^inline void ARMv8_A::Context::pop(bool interrupt)$/;"	f	class:ARMv8_A::Context	typeref:typename:void
pop	include/architecture/ia32/ia32_cpu.h	/^inline void CPU::Context::pop(bool interrupt)$/;"	f	class:CPU::Context	typeref:typename:void
pop	include/architecture/rv32/rv32_cpu.h	/^inline void CPU::Context::pop(bool interrupt)$/;"	f	class:CPU::Context	typeref:typename:void
pop	include/architecture/rv64/rv64_cpu.h	/^inline void CPU::Context::pop(bool interrupt)$/;"	f	class:CPU::Context	typeref:typename:void
populate_strings	tools/eposcfg/eposcfg.cc	/^void populate_strings()$/;"	f	typeref:typename:void
port	include/machine/pc/pc_e100.h	/^        volatile Reg32 port;$/;"	m	struct:i8255x::CSR	typeref:typename:volatile Reg32
port	include/machine/pc/pc_e100.h	/^    enum port {$/;"	g	class:i8255x
port_b	include/machine/pc/pc_timer.h	/^    static Reg8 port_b() {$/;"	f	class:i8255	typeref:typename:Reg8
port_b	include/machine/pc/pc_timer.h	/^    static void port_b(Reg8 b) {$/;"	f	class:i8255	typeref:typename:void
posbuild_$(APPLICATION)	makefile	/^posbuild_$(APPLICATION):$/;"	t
position	include/machine/display.h	/^    static void position(int * line, int * column) {$/;"	f	class:Serial_Display	typeref:typename:void
position	include/machine/display.h	/^    static void position(int line, int column) {$/;"	f	class:Serial_Display	typeref:typename:void
position	include/machine/pc/pc_display.h	/^    static void position(int * line, int * column) {$/;"	f	class:VGA	typeref:typename:void
position	include/machine/pc/pc_display.h	/^    static void position(int line, int column) {$/;"	f	class:VGA	typeref:typename:void
position	include/machine/pc/pc_display.h	/^    static void position(int pos) {$/;"	f	class:MC6845	typeref:typename:void
position	include/machine/pc/pc_display.h	/^    static volatile int position() {$/;"	f	class:MC6845	typeref:typename:volatile int
posrun_$(APPLICATION)	img/makefile	/^posrun_$(APPLICATION):$/;"	t
pow	include/utility/math.h	/^inline T pow(T x, unsigned int y)$/;"	f	namespace:Math	typeref:typename:T
power	include/machine/cortex/cortex_pwm.h	/^    void power(const Power_Mode & mode) { _timer->power(mode); }$/;"	f	class:PWM	typeref:typename:void
power	include/machine/cortex/emote3/emote3_gpio.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:GPIO_Engine	typeref:typename:void
power	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void power(const Power_Mode & mode) { _rf->power(mode); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
power	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:CC2538RF	typeref:typename:void
power	include/machine/cortex/emote3/emote3_machine.h	/^    static void power(const Power_Mode & mode) {$/;"	f	class:eMote3	typeref:typename:void
power	include/machine/cortex/emote3/emote3_pwm.h	/^    void power(const Power_Mode & mode) { _timer->power(mode); }$/;"	f	class:PWM	typeref:typename:void
power	include/machine/cortex/emote3/emote3_spi.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:SPI_Engine	typeref:typename:void
power	include/machine/cortex/emote3/emote3_timer.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:User_Timer_Engine	typeref:typename:void
power	include/machine/cortex/emote3/emote3_uart.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:UART_Engine	typeref:typename:void
power	include/machine/cortex/emote3/emote3_usb.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:USB_Engine	typeref:typename:void
power	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:GPIO_Engine	typeref:typename:void
power	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    static void power(const Power_Mode & mode) {}$/;"	f	class:LM3S811	typeref:typename:void
power	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    void power(const Power_Mode & mode) {}$/;"	f	class:User_Timer_Engine	typeref:typename:void
power	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void power(const Power_Mode & mode) {}$/;"	f	class:UART_Engine	typeref:typename:void
power	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:User_Timer_Engine	typeref:typename:void
power	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:UART_Engine	typeref:typename:void
power	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:User_Timer_Engine	typeref:typename:void
power	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void power(const Power_Mode & mode) {}$/;"	f	class:UART_Engine	typeref:typename:void
power	include/machine/cortex/zynq/zynq_timer.h	/^    void power(const Power_Mode & mode) {$/;"	f	class:User_Timer_Engine	typeref:typename:void
power	include/machine/cortex/zynq/zynq_uart.h	/^    void power(const Power_Mode & mode) {}$/;"	f	class:UART_Engine	typeref:typename:void
power_mode	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void power_mode(const Power_Mode & mode) {$/;"	f	class:SysCtrl	typeref:typename:void
power_of_ten	include/utility/math.h	/^T power_of_ten(int num)$/;"	f	namespace:Math	typeref:typename:T
power_uart	include/machine/cortex/zynq/zynq_machine.h	/^    static void power_uart(unsigned int unit, const Power_Mode & mode) {$/;"	f	class:Zynq	typeref:typename:void
power_user_timer	include/machine/cortex/zynq/zynq_machine.h	/^    static void power_user_timer(unsigned int unit, const Power_Mode & mode) {$/;"	f	class:Zynq	typeref:typename:void
poweroff	include/machine/cortex/cortex_machine.h	/^    static void poweroff() {$/;"	f	class:Machine	typeref:typename:void
poweroff	include/machine/cortex/emote3/emote3_machine.h	/^    static void poweroff() { reboot(); }$/;"	f	class:eMote3	typeref:typename:void
poweroff	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    static void poweroff() { reboot(); }$/;"	f	class:LM3S811	typeref:typename:void
poweroff	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    static void poweroff() { reboot(); }$/;"	f	class:Raspberry_Pi3	typeref:typename:void
poweroff	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static void poweroff() { reboot(); }$/;"	f	class:Realview_PBX	typeref:typename:void
poweroff	include/machine/cortex/zynq/zynq_machine.h	/^    static void poweroff() { reboot(); }$/;"	f	class:Zynq	typeref:typename:void
poweroff	src/machine/riscv/riscv_machine.cc	/^void Machine::poweroff()$/;"	f	class:Machine	typeref:typename:void
pre_init	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    static void pre_init() {}$/;"	f	class:Raspberry_Pi3	typeref:typename:void
pre_init	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static void pre_init() {}$/;"	f	class:Realview_PBX	typeref:typename:void
pre_init	include/machine/cortex/zynq/zynq_machine.h	/^    static void pre_init() {}$/;"	f	class:Zynq	typeref:typename:void
pre_init	src/machine/cortex/cortex_machine_init.cc	/^void Machine::pre_init(System_Info * si)$/;"	f	class:Machine	typeref:typename:__BEGIN_SYS void
pre_init	src/machine/cortex/emote3/emote3_init.cc	/^void eMote3::pre_init()$/;"	f	class:eMote3	typeref:typename:__BEGIN_SYS void
pre_init	src/machine/cortex/lm3s811/lm3s811_init.cc	/^void LM3S811::pre_init()$/;"	f	class:LM3S811	typeref:typename:__BEGIN_SYS void
pre_init	src/machine/pc/pc_machine_init.cc	/^void Machine::pre_init(System_Info * si)$/;"	f	class:Machine	typeref:typename:__BEGIN_SYS void
pre_init	src/machine/riscv/riscv_machine_init.cc	/^void Machine::pre_init(System_Info * si)$/;"	f	class:Machine	typeref:typename:__BEGIN_SYS void
preamble_length	include/machine/pc/pc_e100.h	/^    \/*10*\/  Reg8 pad10:3, no_source_addr_insertion:1, preamble_length:2, loopback:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:2
prebuild_$(APPLICATION)	makefile	/^prebuild_$(APPLICATION):$/;"	t
predict	include/utility/predictor.h	/^    Value predict(const Time & t, const Tn & ... an) const {$/;"	f	class:DBP	typeref:typename:Value
predict	include/utility/predictor.h	/^    Value predict(const Time & t, const Tn & ... an) const {$/;"	f	class:LVP	typeref:typename:Value
predict	include/utility/predictor.h	/^    int predict(const Time & time) const { return 0; }$/;"	f	class:Dummy_Predictor	typeref:typename:int
preemptive	include/process.h	/^    static const bool preemptive = Traits<Thread>::Criterion::preemptive;$/;"	m	class:Thread	typeref:typename:const bool
preemptive	include/scheduler.h	/^    static const bool preemptive = false;$/;"	m	class:FCFS	typeref:typename:const bool
preemptive	include/scheduler.h	/^    static const bool preemptive = true;$/;"	m	class:RR	typeref:typename:const bool
preemptive	include/scheduler.h	/^    static const bool preemptive = true;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
prefetch_abort	include/machine/cortex/cortex_ic.h	/^    static void prefetch_abort(Interrupt_Id i) { prefetch_abort(); };$/;"	f	class:IC	typeref:typename:void
prefetch_abort	src/machine/cortex/cortex_ic.cc	/^void IC::prefetch_abort()$/;"	f	class:IC	typeref:typename:void
prepare_call	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    void prepare_call(volatile struct mailbox_msg * msg, Reg32 id, Reg32 tag) {$/;"	f	class:IOCtrl	typeref:typename:void
prepare_req	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    void prepare_req(volatile struct set_mailbox_msg * msg, Reg32 id, Reg32 tag, unsigned int va/;"	f	class:IOCtrl	typeref:typename:void
prerun_$(APPLICATION)	img/makefile	/^prerun_$(APPLICATION):$/;"	t
prerun_$(APPLICATION)	makefile	/^prerun_$(APPLICATION):$/;"	t
prev	include/utility/list.h	/^        Element * prev() const { return _prev; }$/;"	f	class:List_Elements::Doubly_Linked	typeref:typename:Element *
prev	include/utility/list.h	/^        Element * prev() const { return _prev; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:Element *
prev	include/utility/list.h	/^        Element * prev() const { return _prev; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:Element *
prev	include/utility/list.h	/^        Element * prev() const { return _prev; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:Element *
prev	include/utility/list.h	/^        Element * prev() const { return _prev; }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:Element *
prev	include/utility/list.h	/^        void prev(Element * e) { _prev = e; }$/;"	f	class:List_Elements::Doubly_Linked	typeref:typename:void
prev	include/utility/list.h	/^        void prev(Element * e) { _prev = e; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:void
prev	include/utility/list.h	/^        void prev(Element * e) { _prev = e; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:void
prev	include/utility/list.h	/^        void prev(Element * e) { _prev = e; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:void
prev	include/utility/list.h	/^        void prev(Element * e) { _prev = e; }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:void
print	include/utility/ostream.h	/^    void print(const char * s) { _print(s); }$/;"	f	class:OStream	typeref:typename:void
print	src/machine/common/uart_test.cc	/^void print(const char * s) {$/;"	f	typeref:typename:void
print_channels	src/architecture/common/pmu_test.cc	/^void print_channels()$/;"	f	typeref:typename:void
print_context	src/machine/riscv/riscv_ic.cc	/^static void print_context(bool push) {$/;"	f	typeref:typename:__END_SYS void	file:
print_csr	include/machine/pc/pc_e100.h	/^   void print_csr() {$/;"	f	class:E100	typeref:typename:void
print_head	include/utility/list.h	/^    void print_head() {$/;"	f	class:List	typeref:typename:void
print_status	include/machine/pc/pc_e100.h	/^    void print_status() {$/;"	f	class:E100	typeref:typename:void
print_tail	include/utility/list.h	/^    void print_tail() {$/;"	f	class:List	typeref:typename:void
priority	include/process.h	/^    const volatile Criterion & priority() const { return _link.rank(); }$/;"	f	class:Thread	typeref:typename:const volatile Criterion &
priority	src/api/thread.cc	/^void Thread::priority(const Criterion & c)$/;"	f	class:Thread	typeref:typename:void
private_timer	include/machine/cortex/zynq/zynq_machine.h	/^    static volatile Reg32 & private_timer(unsigned int o) { return reinterpret_cast<volatile Reg/;"	f	class:Zynq	typeref:typename:volatile Reg32 &
prom	include/machine/pc/pc_pcnet32.h	/^    Reg8 prom(int a) {$/;"	f	class:Am79C970A	typeref:typename:Reg8
promiscuous	include/machine/cortex/cortex_ethernet.h	/^    static const bool promiscuous = Traits<Ethernet>::promiscuous;     \/\/ Mode$/;"	m	class:Ethernet_NIC	typeref:typename:const bool
promiscuous	include/machine/cortex/cortex_ieee802_15_4.h	/^    static const bool promiscuous = Traits<IEEE802_15_4_NIC>::promiscuous;$/;"	m	class:IEEE802_15_4_NIC	typeref:typename:const bool
promiscuous	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static const bool promiscuous = Traits<IEEE802_15_4_NIC>::promiscuous || Traits<TSTP>::enabl/;"	m	class:CC2538RF	typeref:typename:const bool
promiscuous	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool promiscuous = false;$/;"	m	struct:Traits	typeref:typename:const bool
promiscuous	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool promiscuous = false;$/;"	m	struct:Traits	typeref:typename:const bool
promiscuous	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const bool promiscuous = false;$/;"	m	struct:Traits	typeref:typename:const bool
promiscuous	include/machine/cortex/zynq/zynq_traits.h	/^    static const bool promiscuous = false;$/;"	m	struct:Traits	typeref:typename:const bool
promiscuous	include/machine/pc/legacy_pc/legacy_pc_traits.h	/^    static const bool promiscuous = false;$/;"	m	struct:Traits	typeref:typename:const bool
promiscuous	include/machine/pc/pc_pcnet32.h	/^    static const bool promiscuous = Traits<PCNet32>::promiscuous;$/;"	m	class:PCNet32	typeref:typename:const bool
promiscuous_mode	include/machine/pc/pc_e100.h	/^    \/*15*\/  Reg8 promiscuous_mode:1, broadcast_disabled:1, wait_after_win:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
promote	include/utility/list.h	/^        int promote(const R & n = 1) { _rank -= n; return _rank; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:int
promote	include/utility/list.h	/^        int promote(const R & n = 1) { _rank -= n; return _rank; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:int
promote	include/utility/list.h	/^        int promote(const R & n = 1) { _rank -= n; return _rank; }$/;"	f	class:List_Elements::Ranked	typeref:typename:int
promote	include/utility/list.h	/^        int promote(const R & n = 1) { _rank -= n; return _rank; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:int
prot	include/network/ethernet.h	/^        Protocol prot() const { return ntohs(_prot); }$/;"	f	class:Ethernet::Header	typeref:typename:Protocol
psr	include/architecture/armv7/armv7_cpu.h	/^    static Reg  psr() { Reg r; ASM("mrs %0, cpsr" :  "=r"(r) : : ); return r; }$/;"	f	class:ARMv7_A	typeref:typename:Reg
psr	include/architecture/armv7/armv7_cpu.h	/^    static Reg psr() { Reg r; ASM("mrs %0, xpsr"       : "=r"(r) :); return r; }$/;"	f	class:ARMv7_M	typeref:typename:Reg
psr	include/architecture/armv7/armv7_cpu.h	/^    static void  psr(Reg r) { ASM("msr xpsr_nzcvq, %0" : : "r"(r) : "cc"); }$/;"	f	class:ARMv7_M	typeref:typename:void
psr	include/architecture/armv7/armv7_cpu.h	/^    static void psr(Reg r) {   ASM("msr cpsr, %0" : : "r"(r) : "cc"); }$/;"	f	class:ARMv7_A	typeref:typename:void
psr_to_tmp	include/architecture/armv7/armv7_cpu.h	/^    static void psr_to_tmp()  { ASM("mrs r12, cpsr" : : : "r12"); }$/;"	f	class:ARMv7_A	typeref:typename:void
psr_to_tmp	include/architecture/armv7/armv7_cpu.h	/^    static void psr_to_tmp() { ASM("mrs r12, xpsr" : : : "r12"); }      \/\/ r12 is the intra-pr/;"	f	class:ARMv7_M	typeref:typename:void
pstate	include/architecture/armv8/armv8_cpu.h	/^     static Reg pstate() {$/;"	f	class:ARMv8_A	typeref:typename:Reg
pstate	include/architecture/armv8/armv8_cpu.h	/^    static void pstate(Reg r) {$/;"	f	class:ARMv8_A	typeref:typename:void
pstate_to_tmp	include/architecture/armv8/armv8_cpu.h	/^    static void pstate_to_tmp() {$/;"	f	class:ARMv8_A	typeref:typename:void
pt	include/architecture/ia32/ia32_mmu.h	/^        Page_Table * pt() const { return _pt; }$/;"	f	class:MMU::Chunk	typeref:typename:Page_Table *
pt	include/architecture/mmu.h	/^        Page_Table * pt() const { return 0; }$/;"	f	class:No_MMU::Chunk	typeref:typename:Page_Table *
pt	include/machine/cortex/engine/cortex_a9/private_timer.h	/^    volatile Reg32 & pt(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ s/;"	f	class:A9_Private_Timer	typeref:typename:volatile Reg32 &
pt	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static A9_Private_Timer * pt() { return reinterpret_cast<A9_Private_Timer *>(Memory_Map::PRI/;"	f	class:System_Timer_Engine	typeref:typename:A9_Private_Timer *
pt	include/machine/cortex/zynq/zynq_timer.h	/^    static A9_Private_Timer * pt() { return reinterpret_cast<A9_Private_Timer *>(Memory_Map::PRI/;"	f	class:System_Timer_Engine	typeref:typename:A9_Private_Timer *
pte2flg	include/architecture/ia32/ia32_mmu.h	/^    static Page_Flags pte2flg(PT_Entry entry) { return (entry & Page_Flags::MASK); }$/;"	f	class:MMU	typeref:typename:Page_Flags
pte2phy	include/architecture/ia32/ia32_mmu.h	/^    static Phy_Addr pte2phy(PT_Entry entry) { return (entry & ~Page_Flags::MASK); }$/;"	f	class:MMU	typeref:typename:Phy_Addr
pte2phy	include/architecture/mmu.h	/^    static Phy_Addr pte2phy(PT_Entry entry) { return entry; }$/;"	f	class:No_MMU	typeref:typename:Phy_Addr
pti	include/architecture/mmu.h	/^    constexpr static unsigned long pti(Log_Addr addr) { return (addr >> PT_SHIFT) & (PT_ENTRIES /;"	f	class:MMU_Common	typeref:typename:unsigned long
pti	include/architecture/mmu.h	/^    constexpr static unsigned long pti(Log_Addr base, Log_Addr addr) { return (addr - base) >> P/;"	f	class:MMU_Common	typeref:typename:unsigned long
ptoa	src/utility/ostream.cc	/^int OStream::ptoa(const void * p, char * s)$/;"	f	class:OStream	typeref:typename:int
pts	include/architecture/ia32/ia32_mmu.h	/^        unsigned int pts() const { return _pts; }$/;"	f	class:MMU::Chunk	typeref:typename:unsigned int
pts	include/architecture/mmu.h	/^        unsigned int pts() const { return 0; }$/;"	f	class:No_MMU::Chunk	typeref:typename:unsigned int
pts	include/architecture/mmu.h	/^    constexpr static unsigned int pts(unsigned long pages) { return PT_BITS ? (pages + PT_ENTRIE/;"	f	class:MMU_Common	typeref:typename:unsigned int
public_key	include/utility/diffie_hellman.h	/^    Elliptic_Curve_Point public_key() { return _public; }$/;"	f	class:Diffie_Hellman	typeref:typename:Elliptic_Curve_Point
pull	include/machine/cortex/emote3/emote3_gpio.h	/^    void pull(Pull p) {$/;"	f	class:GPIO_Engine	typeref:typename:void
pull	include/machine/cortex/engine/pl061.h	/^    void pull(Pin mask, Pull p) {$/;"	f	class:PL061	typeref:typename:void
pull	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void pull(const Pull & p) { _gpio->pull(_pin_mask, p); }$/;"	f	class:GPIO_Engine	typeref:typename:void
push	include/architecture/armv7/armv7_cpu.h	/^inline void ARMv7_A::Context::push(bool interrupt, bool stay_in_svc)$/;"	f	class:ARMv7_A::Context	typeref:typename:void
push	include/architecture/armv7/armv7_cpu.h	/^inline void ARMv7_M::Context::push(bool interrupt, bool stay_in_svc)$/;"	f	class:ARMv7_M::Context	typeref:typename:void
push	include/architecture/armv8/armv8_cpu.h	/^inline void ARMv8_A::Context::push(bool interrupt)$/;"	f	class:ARMv8_A::Context	typeref:typename:void
push	include/architecture/ia32/ia32_cpu.h	/^inline void CPU::Context::push(bool interrupt)$/;"	f	class:CPU::Context	typeref:typename:void
push	include/architecture/rv32/rv32_cpu.h	/^inline void CPU::Context::push(bool interrupt)$/;"	f	class:CPU::Context	typeref:typename:void
push	include/architecture/rv64/rv64_cpu.h	/^inline void CPU::Context::push(bool interrupt)$/;"	f	class:CPU::Context	typeref:typename:void
put	include/machine/cortex/cortex_uart.h	/^    void put(char c) { \/* while(!txd_ok()); *\/ txd(c); } \/\/ FIXME: txd_ok() is broken for BC/;"	f	class:UART	typeref:typename:void
put	include/machine/cortex/cortex_uart.h	/^    void put(char c) { while(!txd_ok()); txd(c); }$/;"	f	class:UART	typeref:typename:void
put	include/machine/cortex/emote3/emote3_i2c.h	/^    bool put(unsigned char slave_address, char data, bool stop = true) {$/;"	f	class:CC2538_I2C	typeref:typename:bool
put	include/machine/cortex/emote3/emote3_i2c.h	/^    bool put(unsigned char slave_address, char data, bool stop = true) {$/;"	f	class:I2C_Engine	typeref:typename:bool
put	include/machine/cortex/emote3/emote3_spi.h	/^    void put(int data) { _pl022->put(data); }$/;"	f	class:SPI_Engine	typeref:typename:void
put	include/machine/cortex/engine/pl022.h	/^    void put(Reg32 data) {$/;"	f	class:PL022	typeref:typename:void
put	include/machine/display.h	/^    static void put(char c) {$/;"	f	class:Serial_Display	typeref:typename:void
put	include/machine/pc/pc_uart.h	/^    void put(char c) { while(!txd_ok()); txd(c); }$/;"	f	class:UART	typeref:typename:void
put	include/machine/riscv/riscv_spi.h	/^    void put(int data) {$/;"	f	class:SPI	typeref:typename:void
put	include/machine/riscv/riscv_uart.h	/^    void put(char c) { while(!txd_ok()); txd(c); }$/;"	f	class:UART	typeref:typename:void
put	src/machine/cortex/emote3/emote3_usb.cc	/^void USB_Engine::put(char c)$/;"	f	class:USB_Engine	typeref:typename:void
put_buf	tools/eposmkbi/eposmkbi.cc	/^int put_buf(int fd, void * buf, int size)$/;"	f	typeref:typename:int
put_byte	include/machine/cortex/emote3/emote3_i2c.h	/^    bool put_byte(char data, int mode) {$/;"	f	class:CC2538_I2C	typeref:typename:bool
put_file	tools/eposmkbi/eposmkbi.cc	/^int put_file(int fd_out, char * file)$/;"	f	typeref:typename:int
put_number	tools/eposmkbi/eposmkbi.cc	/^template<typename T> int put_number(int fd, T num)$/;"	f	typeref:typename:int
putc	include/machine/display.h	/^    static void putc(char c) {$/;"	f	class:Serial_Display	typeref:typename:void
putc	include/machine/pc/pc_display.h	/^    static void putc(char c) {$/;"	f	class:VGA	typeref:typename:void
puti	include/machine/display.h	/^    static void puti(unsigned char value) {$/;"	f	class:Serial_Display	typeref:typename:void
puts	include/machine/display.h	/^    static void puts(const char * s) {$/;"	f	class:Serial_Display	typeref:typename:void
puts	include/machine/pc/pc_display.h	/^    static void puts(const char * s) {$/;"	f	class:VGA	typeref:typename:void
pwm	include/machine/cortex/engine/cortex_m3/gptm.h	/^    void pwm(const Percent & duty_cycle) {$/;"	f	class:GPTM	typeref:typename:void
queue	include/scheduler.h	/^    unsigned int queue() const { return 0; }$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:unsigned int
queue	include/scheduler.h	/^    void queue(unsigned int q) {}$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:void
r	include/utility/poly1305.h	/^    void r(const unsigned char r1[16]) { new (&_r) Bignum(r1,16); clamp(); }$/;"	f	class:Poly1305	typeref:typename:void
r0	include/architecture/armv7/armv7_cpu.h	/^    static Reg  r0() { Reg r; ASM("mov %0, r0" :  "=r"(r) : : ); return r; }$/;"	f	class:ARMv7	typeref:typename:Reg
r0	include/architecture/armv7/armv7_cpu.h	/^    static void r0(Reg r) {   ASM("mov r0, %0" : : "r"(r): ); }$/;"	f	class:ARMv7	typeref:typename:void
r0	include/architecture/armv8/armv8_cpu.h	/^    static Reg  r0() { Reg r; ASM("mov %0, x0" :  "=r"(r) : : ); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
r0	include/architecture/armv8/armv8_cpu.h	/^    static void r0(Reg r) {   ASM("mov x0, %0" : : "r"(r): ); }$/;"	f	class:ARMv8_A	typeref:typename:void
r1	include/architecture/armv7/armv7_cpu.h	/^    static Reg  r1() { Reg r; ASM("mov %0, r1" :  "=r"(r) : : ); return r; }$/;"	f	class:ARMv7	typeref:typename:Reg
r1	include/architecture/armv7/armv7_cpu.h	/^    static void r1(Reg r) {   ASM("mov r1, %0" : : "r"(r): ); }$/;"	f	class:ARMv7	typeref:typename:void
r1	include/architecture/armv8/armv8_cpu.h	/^    static Reg  r1() { Reg r; ASM("mov %0, x1" :  "=r"(r) : : ); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
r1	include/architecture/armv8/armv8_cpu.h	/^    static void r1(Reg r) {   ASM("mov x1, %0" : : "r"(r): ); }$/;"	f	class:ARMv8_A	typeref:typename:void
ra	include/architecture/armv7/armv7_cpu.h	/^    static Log_Addr ra() { Reg r; ASM("mov %0, lr" : "=r"(r) :); return r; } \/\/ due to RISC pi/;"	f	class:ARMv7	typeref:typename:Log_Addr
ra	include/architecture/rv32/rv32_cpu.h	/^    static Log_Addr ra() { Reg r; ASM("mv %0, ra" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
ra	include/architecture/rv32/rv32_cpu.h	/^    static void ra(Reg r) {       ASM("mv ra, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
ra	include/architecture/rv64/rv64_cpu.h	/^    static Log_Addr ra() { Reg r; ASM("mv %0, ra" :  "=r"(r)); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
ra	include/architecture/rv64/rv64_cpu.h	/^    static void ra(Reg r) {       ASM("mv ra, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
radius	include/utility/geometry.h	/^    Radius radius;$/;"	m	struct:Sphere	typeref:typename:Radius
random	include/utility/random.h	/^    static int random() {$/;"	f	class:Random	typeref:typename:int
random_backoff_exponent	include/machine/nic.h	/^    	unsigned int random_backoff_exponent; \/\/ Exponential backoff used by the MAC to avoid per/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned int
random_backoff_exponent	include/machine/nic.h	/^            unsigned int random_backoff_exponent;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned int
randomize	include/utility/bignum.h	/^    void randomize() __attribute__((noinline)) { \/\/ Sets _data to a random number smaller than/;"	f	class:Bignum	typeref:typename:void
rank	include/utility/list.h	/^        const R & rank() const { return _rank; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:const R &
rank	include/utility/list.h	/^        const R & rank() const { return _rank; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:const R &
rank	include/utility/list.h	/^        const R & rank() const { return _rank; }$/;"	f	class:List_Elements::Ranked	typeref:typename:const R &
rank	include/utility/list.h	/^        const R & rank() const { return _rank; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:const R &
rank	include/utility/list.h	/^        void rank(const R & r) { _rank = r; }$/;"	f	class:List_Elements::Doubly_Linked_Ordered	typeref:typename:void
rank	include/utility/list.h	/^        void rank(const R & r) { _rank = r; }$/;"	f	class:List_Elements::Doubly_Linked_Scheduling	typeref:typename:void
rank	include/utility/list.h	/^        void rank(const R & r) { _rank = r; }$/;"	f	class:List_Elements::Ranked	typeref:typename:void
rank	include/utility/list.h	/^        void rank(const R & r) { _rank = r; }$/;"	f	class:List_Elements::Singly_Linked_Ordered	typeref:typename:void
rank	include/utility/list.h	/^        void rank(const R & t) { _type = t; }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:void
rap	include/machine/pc/pc_pcnet32.h	/^    Reg16 rap() volatile {$/;"	f	class:Am79C970A	typeref:typename:Reg16
rap	include/machine/pc/pc_pcnet32.h	/^    void rap(Reg16 v) {$/;"	f	class:Am79C970A	typeref:typename:void
rate	include/machine/pc/pc_keyboard.h	/^    static int rate(int delay, int rate) {$/;"	f	class:i8042	typeref:typename:int
rbd	include/machine/pc/pc_e100.h	/^        volatile Reg32 rbd;$/;"	m	struct:i8255x::Rx_Desc	typeref:typename:volatile Reg32
rcon	include/utility/aes.h	/^    static const unsigned char rcon[255];$/;"	m	class:SWAES	typeref:typename:const unsigned char[255]
rcon	src/utility/aes.cc	/^const unsigned char SWAES<16>::rcon[255] = {$/;"	m	class:SWAES<16>	typeref:typename:const unsigned char[255]
rcv_tco_frames	include/machine/pc/pc_e100.h	/^        Reg16 xmt_tco_frames, rcv_tco_frames;$/;"	m	struct:i8255x::stats	typeref:typename:Reg16
rdmsr	include/architecture/ia32/ia32_cpu.h	/^    static Reg64 rdmsr(Reg32 msr) { Reg64 r; ASM("rdmsr" : "=A"(r) : "c"(msr)); return r; }$/;"	f	class:CPU	typeref:typename:Reg64
rdmsr	include/architecture/ia32/ia32_pmu.h	/^    static Reg64 rdmsr(Reg32 msr) { return CPU::rdmsr(msr); }$/;"	f	class:Intel_PMU_V1	typeref:typename:Reg64
rdpmc	include/architecture/ia32/ia32_pmu.h	/^    static Reg64 rdpmc(Reg32 counter) {$/;"	f	class:Intel_PMU_V1	typeref:typename:Reg64
read	include/architecture/armv7/armv7_pmu.h	/^    static Count read(Channel channel) {$/;"	f	class:ARMv7_A_PMU	typeref:typename:Count
read	include/architecture/ia32/ia32_pmu.h	/^    static Count read(Channel channel) {$/;"	f	class:Intel_PMU_V1	typeref:typename:Count
read	include/architecture/ia32/ia32_pmu.h	/^    static Count read(Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:Count
read	include/architecture/pmu.h	/^    static Count read(Channel channel) { return 0; }$/;"	f	class:PMU_Common	typeref:typename:Count
read	include/architecture/rv32/rv32_pmu.h	/^    static Count read(Channel channel) {$/;"	f	class:RV32_PMU	typeref:typename:Count
read	include/architecture/rv64/rv64_pmu.h	/^    static Count read(Channel channel) {$/;"	f	class:RV64_PMU	typeref:typename:Count
read	include/machine/cortex/cortex_rs485.h	/^    int read(char * data, unsigned int size) {$/;"	f	class:RS485	typeref:typename:int
read	include/machine/cortex/cortex_timer.h	/^    Tick read() { return _current; }$/;"	f	class:Timer	typeref:typename:Tick
read	include/machine/cortex/cortex_uart.h	/^    int read(char * data, unsigned int max_size) {$/;"	f	class:UART	typeref:typename:int
read	include/machine/cortex/emote3/emote3_adc.h	/^    unsigned short read() { return _adc->read(_channel, _reference, _resolution); }$/;"	f	class:ADC_Engine	typeref:typename:unsigned short
read	include/machine/cortex/emote3/emote3_adc.h	/^    unsigned short read(const Channel & channel, const Reference & reference, const Resolution &/;"	f	class:CC2538_ADC	typeref:typename:unsigned short
read	include/machine/cortex/emote3/emote3_i2c.h	/^    bool read(char slave_address, char * data, unsigned int size, bool stop) {$/;"	f	class:CC2538_I2C	typeref:typename:bool
read	include/machine/cortex/emote3/emote3_i2c.h	/^    bool read(char slave_address, char * data, unsigned int size, bool stop) {$/;"	f	class:I2C_Engine	typeref:typename:bool
read	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Time_Stamp read() {$/;"	f	class:CC2538RF::Timer	typeref:typename:Time_Stamp
read	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    Timer::Time_Stamp read() { return _radio_timer->read(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:Timer::Time_Stamp
read	include/machine/cortex/emote3/emote3_timer.h	/^    Count read() const { return _gptm->read(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Count
read	include/machine/cortex/emote3/emote3_timer.h	/^    static Count read() { return systick()->read(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Count
read	include/machine/cortex/engine/cortex_m3/gptm.h	/^    Count read() { return count(); }$/;"	f	class:GPTM	typeref:typename:Count
read	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    Count read() { return timer()->read(); }$/;"	f	class:ARM_Timer_Engine	typeref:typename:Count
read	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    Count read() { return timer()->read(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Count
read	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    Count read() { return timer()->read(); }$/;"	f	class:User_Timer_Engine	typeref:typename:Count
read	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    Count read() { return pt()->read(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Count
read	include/machine/cortex/zynq/zynq_timer.h	/^    static Count read() { return pt()->read(); }$/;"	f	class:System_Timer_Engine	typeref:typename:Count
read	include/machine/pc/pc_eeprom.h	/^    unsigned char read(const Address & a) { return cmos_read(a); }$/;"	f	class:EEPROM	typeref:typename:unsigned char
read	include/machine/pc/pc_ic.h	/^    static Reg read(unsigned int reg) {$/;"	f	class:APIC	typeref:typename:Reg
read	include/machine/pc/pc_timer.h	/^    Tick read() { return _current; }$/;"	f	class:Timer	typeref:typename:Tick
read	include/machine/pc/pc_timer.h	/^    static Count read(int channel) { return APIC::read_timer(); }$/;"	f	class:APIC_Timer	typeref:typename:Count
read	include/machine/pc/pc_timer.h	/^    static Count read(int channel) {$/;"	f	class:i8253	typeref:typename:Count
read	include/machine/pc/pc_uart.h	/^    int read(char * data, unsigned int max_size) {$/;"	f	class:UART	typeref:typename:int
read	include/machine/riscv/riscv_spi.h	/^    int read(char * data, unsigned int max_size) {$/;"	f	class:SPI	typeref:typename:int
read	include/machine/riscv/riscv_timer.h	/^    Tick read() { return _current; }$/;"	f	class:Timer	typeref:typename:Tick
read	include/machine/riscv/riscv_uart.h	/^    int read(char * data, unsigned int max_size) {$/;"	f	class:UART	typeref:typename:int
read	include/time.h	/^    Microsecond read() { return ticks() * (1000000 \/ frequency()); }$/;"	f	class:Alarm_Chronometer	typeref:typename:Microsecond
read	include/time.h	/^    Microsecond read() { return ticks() * 1000000 \/ frequency(); }$/;"	f	class:TSC_Chronometer	typeref:typename:Microsecond
read	src/machine/cortex/emote3/emote3_usb.cc	/^int USB_Engine::read(char * out, unsigned int max_size)$/;"	f	class:USB_Engine	typeref:typename:int
read16	include/machine/pc/pc_e100.h	/^    static inline unsigned short read16(const volatile void *addr) {$/;"	f	class:i8255x	typeref:typename:unsigned short
read32	include/machine/pc/pc_e100.h	/^    #define read32(/;"	d
read8	include/machine/pc/pc_e100.h	/^    static inline unsigned char read8(const volatile void *addr) {$/;"	f	class:i8255x	typeref:typename:unsigned char
read_align_enable	include/machine/pc/pc_e100.h	/^    \/*3*\/   Reg8 mwi_enable:1, type_enable:1, read_align_enable:1,term_write_cache_line:1, pad/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
read_timer	include/machine/pc/pc_ic.h	/^    static Reg read_timer() {$/;"	f	class:APIC	typeref:typename:Reg
ready_to_get	include/machine/cortex/cortex_uart.h	/^    bool ready_to_get() { return rxd_ok(); }$/;"	f	class:UART	typeref:typename:bool
ready_to_get	include/machine/cortex/emote3/emote3_i2c.h	/^    bool ready_to_get() { return _i2c->ready_to_get(); }$/;"	f	class:I2C_Engine	typeref:typename:bool
ready_to_get	include/machine/cortex/emote3/emote3_i2c.h	/^    bool ready_to_get() { return ready_to_put(); }$/;"	f	class:CC2538_I2C	typeref:typename:bool
ready_to_get	include/machine/cortex/emote3/emote3_spi.h	/^    bool ready_to_get() { return _pl022->ready_to_get(); }$/;"	f	class:SPI_Engine	typeref:typename:bool
ready_to_get	include/machine/cortex/emote3/emote3_usb.h	/^    bool ready_to_get() {$/;"	f	class:USB_Engine	typeref:typename:bool
ready_to_get	include/machine/cortex/engine/pl022.h	/^    bool ready_to_get() { return (ssi(SR) & RNE); }$/;"	f	class:PL022	typeref:typename:bool
ready_to_get	include/machine/keyboard.h	/^    static bool ready_to_get() { return Serial_Display::_engine.ready_to_get(); }$/;"	f	class:Serial_Keyboard	typeref:typename:bool
ready_to_get	include/machine/pc/pc_keyboard.h	/^    static bool ready_to_get() { return (status() & OUT_BUF_FULL); }$/;"	f	class:PS2_Keyboard	typeref:typename:bool
ready_to_get	include/machine/pc/pc_uart.h	/^    bool ready_to_get() { return rxd_ok(); }$/;"	f	class:UART	typeref:typename:bool
ready_to_get	include/machine/riscv/riscv_spi.h	/^    bool ready_to_get() { return rxd_ok(); }$/;"	f	class:SPI	typeref:typename:bool
ready_to_get	include/machine/riscv/riscv_uart.h	/^    bool ready_to_get() { return rxd_ok(); }$/;"	f	class:UART	typeref:typename:bool
ready_to_put	include/machine/cortex/cortex_uart.h	/^    bool ready_to_put() { return txd_ok(); }$/;"	f	class:UART	typeref:typename:bool
ready_to_put	include/machine/cortex/emote3/emote3_i2c.h	/^    bool ready_to_put() { return !(i2c(I2C_STAT) & I2C_STAT_BUSY); }$/;"	f	class:CC2538_I2C	typeref:typename:bool
ready_to_put	include/machine/cortex/emote3/emote3_i2c.h	/^    bool ready_to_put() { return _i2c->ready_to_put(); }$/;"	f	class:I2C_Engine	typeref:typename:bool
ready_to_put	include/machine/cortex/emote3/emote3_spi.h	/^    bool ready_to_put() { return _pl022->ready_to_put(); }$/;"	f	class:SPI_Engine	typeref:typename:bool
ready_to_put	include/machine/cortex/emote3/emote3_usb.h	/^    bool ready_to_put() { return _ready_to_put; }$/;"	f	class:USB_Engine	typeref:typename:bool
ready_to_put	include/machine/cortex/engine/pl022.h	/^    bool ready_to_put() { return (ssi(SR) & TNF); }$/;"	f	class:PL022	typeref:typename:bool
ready_to_put	include/machine/pc/pc_uart.h	/^    bool ready_to_put() { return txd_ok(); }$/;"	f	class:UART	typeref:typename:bool
ready_to_put	include/machine/riscv/riscv_spi.h	/^    bool ready_to_put() { return txd_ok(); }$/;"	f	class:SPI	typeref:typename:bool
ready_to_put	include/machine/riscv/riscv_uart.h	/^    bool ready_to_put() { return txd_ok(); }$/;"	f	class:UART	typeref:typename:bool
rebind	include/utility/binding.h	/^    static bool rebind(const Key_A & oka, const Key_A & nka) {$/;"	f	class:Binding	typeref:typename:bool
reboot	app/hello/hello_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
reboot	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
reboot	app/producer_consumer/producer_consumer_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
reboot	include/machine/cortex/cortex_machine.h	/^    static void reboot() {$/;"	f	class:Machine	typeref:typename:void
reboot	include/machine/cortex/emote3/emote3_machine.h	/^    static void reboot() {$/;"	f	class:eMote3	typeref:typename:void
reboot	include/machine/cortex/engine/cortex_m3/scb.h	/^    void reboot() {$/;"	f	class:SCB	typeref:typename:void
reboot	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    static void reboot() { scb()->reboot(); }$/;"	f	class:LM3S811	typeref:typename:void
reboot	include/process.h	/^    static const bool reboot = Traits<System>::reboot;$/;"	m	class:Thread	typeref:typename:const bool
reboot	src/machine/cortex/raspberry_pi3/raspberry_pi3.cc	/^void Raspberry_Pi3::reboot()$/;"	f	class:Raspberry_Pi3	typeref:typename:__BEGIN_SYS void
reboot	src/machine/cortex/realview_pbx/realview_pbx.cc	/^void Realview_PBX::reboot()$/;"	f	class:Realview_PBX	typeref:typename:__BEGIN_SYS void
reboot	src/machine/cortex/zynq/zynq.cc	/^void Zynq::reboot()$/;"	f	class:Zynq	typeref:typename:__BEGIN_SYS void
reboot	src/machine/pc/pc_machine.cc	/^void Machine::reboot()$/;"	f	class:Machine	typeref:typename:void
reboot	src/machine/riscv/riscv_machine.cc	/^void Machine::reboot()$/;"	f	class:Machine	typeref:typename:void
reboot	tests/active_test/active_test_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
reboot	tests/alarm_test/alarm_test_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
reboot	tests/nic_test/nic_test_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
reboot	tests/segment_test/segment_test_traits.h	/^    static const bool reboot = true;$/;"	m	struct:Traits	typeref:typename:const bool
receive	src/machine/pc/pc_e100.cc	/^int E100::receive(Address * src, Protocol * prot, void * data, unsigned int size)$/;"	f	class:E100	typeref:typename:int
receive	src/machine/pc/pc_pcnet32.cc	/^int PCNet32::receive(Address * src, Protocol * prot, void * data, unsigned int size)$/;"	f	class:PCNet32	typeref:typename:int
receive	src/machine/pc/pc_pcnet32.cc	/^void PCNet32::receive()$/;"	f	class:PCNet32	typeref:typename:void
receive	src/machine/pc/pc_rtl8139.cc	/^int RTL8139::receive(Address * src, Protocol * prot, void * data, unsigned int size)$/;"	f	class:RTL8139	typeref:typename:int
recipient	include/machine/usb.h	/^                        unsigned recipient : 5;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::__anon09c9e49c090a::__anon09c9e49c0a08	typeref:typename:unsigned:5
recipient	include/machine/usb.h	/^                        unsigned recipient : 5;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State::__anon09c9e49c0b0a::__anon09c9e49c0c08	typeref:typename:unsigned:5
recipient	include/machine/usb.h	/^                    unsigned recipient : 5;$/;"	m	struct:USB_2_0::Request::Device_Request::__anon09c9e49c010a::__anon09c9e49c0208	typeref:typename:unsigned:5
recipient	include/machine/usb.h	/^                    unsigned recipient : 5;$/;"	m	struct:USB_2_0::Request::Get_Descriptor::__anon09c9e49c050a::__anon09c9e49c0608	typeref:typename:unsigned:5
recipient	include/machine/usb.h	/^                    unsigned recipient : 5;$/;"	m	struct:USB_2_0::Request::Set_Address::__anon09c9e49c030a::__anon09c9e49c0408	typeref:typename:unsigned:5
recipient	include/machine/usb.h	/^                    unsigned recipient : 5;$/;"	m	struct:USB_2_0::Request::Set_Configuration::__anon09c9e49c070a::__anon09c9e49c0808	typeref:typename:unsigned:5
reconfigure	src/machine/pc/pc_e100.cc	/^bool E100::reconfigure(const Configuration * c = 0)$/;"	f	class:E100	typeref:typename:bool
reconfigure	src/machine/pc/pc_pcnet32.cc	/^bool PCNet32::reconfigure(const Configuration * c = 0)$/;"	f	class:PCNet32	typeref:typename:bool
reconfigure	src/machine/pc/pc_rtl8139.cc	/^bool RTL8139::reconfigure(const Configuration * c = 0)$/;"	f	class:RTL8139	typeref:typename:bool
reflag	include/architecture/ia32/ia32_mmu.h	/^        void reflag(Flags flags) {$/;"	f	class:MMU::Chunk	typeref:typename:void
reflag	include/architecture/ia32/ia32_mmu.h	/^        void reflag(int from, int to, Page_Flags flags) {$/;"	f	class:MMU::Page_Table	typeref:typename:void
reflag	include/architecture/mmu.h	/^        void reflag(Flags flags) { _flags = flags; }$/;"	f	class:No_MMU::Chunk	typeref:typename:void
reflag	src/api/segment.cc	/^void Segment::reflag(Flags flags)$/;"	f	class:Segment	typeref:typename:void
reg	include/architecture/armv7/armv7_tsc.h	/^    static volatile CPU::Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg/;"	f	class:TSC	typeref:typename:volatile CPU::Reg32 &
reg	include/architecture/armv8/armv8_tsc.h	/^    static volatile CPU::Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg/;"	f	class:TSC	typeref:typename:volatile CPU::Reg32 &
reg	include/architecture/rv32/rv32_tsc.h	/^    static volatile CPU::Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg/;"	f	class:TSC	typeref:typename:volatile CPU::Reg32 &
reg	include/architecture/rv64/rv64_tsc.h	/^    static volatile CPU::Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg/;"	f	class:TSC	typeref:typename:volatile CPU::Reg32 &
reg	include/machine/pc/pc_fpga.h	/^    static Log_Addr & reg(unsigned int o) { return _base[o \/ sizeof(Log_Addr)]; }$/;"	f	class:XAP1052	typeref:typename:Log_Addr &
reg	include/machine/pc/pc_rtc.h	/^    static unsigned char reg(Address a) {$/;"	f	class:MC146818	typeref:typename:unsigned char
reg	include/machine/pc/pc_rtc.h	/^    static void reg(Address a, Reg8 v) {$/;"	f	class:MC146818	typeref:typename:void
reg	include/machine/pc/pc_uart.h	/^    Reg8 reg(Address addr) { return CPU::in8(_port + addr); }$/;"	f	class:NS16550AF	typeref:typename:Reg8
reg	include/machine/pc/pc_uart.h	/^    void reg(Address addr, Reg8 value) { CPU::out8(_port + addr, value); }$/;"	f	class:NS16550AF	typeref:typename:void
reg	include/machine/riscv/riscv_spi.h	/^    volatile Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:SiFive_SPI	typeref:typename:volatile Reg32 &
reg	include/machine/riscv/riscv_uart.h	/^    static volatile CPU::Reg32 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg/;"	f	class:SiFive_UART	typeref:typename:volatile CPU::Reg32 &
reg	include/machine/riscv/riscv_uart.h	/^    static volatile CPU::Reg8 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg8/;"	f	class:DW8250	typeref:typename:volatile CPU::Reg8 &
reg	include/machine/riscv/riscv_uart.h	/^    static volatile CPU::Reg8 & reg(unsigned int o) { return reinterpret_cast<volatile CPU::Reg8/;"	f	class:NS16500A	typeref:typename:volatile CPU::Reg8 &
region	include/machine/pci.h	/^        Region region[Region::N];$/;"	m	struct:PCI_Common::Header	typeref:typename:Region[]
relative_error	include/utility/predictor.h	/^        Value relative_error;$/;"	m	struct:DBP::Configuration	typeref:typename:Value
relative_error	include/utility/predictor.h	/^        Value relative_error;$/;"	m	struct:LVP::Configuration	typeref:typename:Value
release	include/utility/spin.h	/^    void release() {$/;"	f	class:Simple_Spin	typeref:typename:void
release	include/utility/spin.h	/^    void release() {$/;"	f	class:Spin	typeref:typename:void
relevant	include/machine/nic.h	/^    	bool relevant;                        \/\/ Whether any component is interested in this mess/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
relevant	include/machine/nic.h	/^            bool relevant;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
remap	include/architecture/ia32/ia32_mmu.h	/^        void remap(Phy_Addr addr, int from, int to, Page_Flags flags) {$/;"	f	class:MMU::Page_Table	typeref:typename:void
remap	include/machine/pc/pc_ic.h	/^    static void remap(Log_Addr addr = LOCAL_APIC_LOG_ADDR) {$/;"	f	class:APIC	typeref:typename:void
remap	include/machine/pc/pc_ic.h	/^    static void remap(Reg8 base = HARD_INT) {$/;"	f	class:i8259A	typeref:typename:void
remove	include/utility/buffer.h	/^    Object_Type remove() {$/;"	f	class:Circular_Buffer	typeref:typename:Object_Type
remove	include/utility/hash.h	/^    Element * remove(Element * e) {$/;"	f	class:Hash	typeref:typename:Element *
remove	include/utility/hash.h	/^    Element * remove(Element * e) {$/;"	f	class:Simple_Hash	typeref:typename:Element *
remove	include/utility/hash.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:Hash	typeref:typename:Element *
remove	include/utility/hash.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:Simple_Hash	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove() { return remove_head(); }$/;"	f	class:List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove() { return remove_head(); }$/;"	f	class:Simple_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove() {$/;"	f	class:Ordered_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove() {$/;"	f	class:Simple_Ordered_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:Multihead_Scheduling_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:Ordered_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:Scheduling_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:Scheduling_Multilist	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:Simple_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(Element * e) {$/;"	f	class:Simple_Ordered_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:Ordered_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:Simple_List	typeref:typename:Element *
remove	include/utility/list.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:Simple_Ordered_List	typeref:typename:Element *
remove	include/utility/queue.h	/^    Element * remove() { return T::remove(); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
remove	include/utility/queue.h	/^    Element * remove(Element * e) { return T::remove(e); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
remove	include/utility/queue.h	/^    Element * remove(const Object_Type * obj) { return T::remove(obj); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
remove	include/utility/scheduling.h	/^    T * remove(T * obj) {$/;"	f	class:Scheduler	typeref:typename:T *
remove	include/utility/vector.h	/^    Element * remove(Element * e) {$/;"	f	class:Vector	typeref:typename:Element *
remove	include/utility/vector.h	/^    Element * remove(const Object_Type * obj) {$/;"	f	class:Vector	typeref:typename:Element *
remove	include/utility/vector.h	/^    Element * remove(unsigned int i) {$/;"	f	class:Vector	typeref:typename:Element *
remove_head	include/utility/list.h	/^    Element * remove_head() {$/;"	f	class:List	typeref:typename:Element *
remove_head	include/utility/list.h	/^    Element * remove_head() {$/;"	f	class:Simple_List	typeref:typename:Element *
remove_key	include/utility/hash.h	/^    Element * remove_key(const Key & key) {$/;"	f	class:Hash	typeref:typename:Element *
remove_key	include/utility/hash.h	/^    Element * remove_key(const Key & key) {$/;"	f	class:Simple_Hash	typeref:typename:Element *
remove_last	include/utility/list.h	/^    Element * remove_last() {$/;"	f	class:List	typeref:typename:Element *
remove_last	include/utility/list.h	/^    Element * remove_last() {$/;"	f	class:Simple_List	typeref:typename:Element *
remove_rank	include/utility/list.h	/^    Element * remove_rank(const Rank_Type & rank) {$/;"	f	class:Ordered_List	typeref:typename:Element *
remove_rank	include/utility/list.h	/^    Element * remove_rank(const Rank_Type & rank) {$/;"	f	class:Simple_Ordered_List	typeref:typename:Element *
remove_tail	include/utility/list.h	/^    Element * remove_tail() {$/;"	f	class:List	typeref:typename:Element *
remove_tail	include/utility/list.h	/^    Element * remove_tail() {$/;"	f	class:Simple_List	typeref:typename:Element *
request_code	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 request_code;            \/\/ holds various information like the success /;"	m	struct:IOCtrl::mailbox_msg	typeref:typename:volatile Reg32
request_code	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 request_code;            \/\/ holds various information like the success /;"	m	struct:IOCtrl::set_mailbox_msg	typeref:typename:volatile Reg32
reschedule	src/api/thread.cc	/^void Thread::reschedule()$/;"	f	class:Thread	typeref:typename:void
reserved	include/machine/pc/pc_c905.h	/^        Reg8  reserved;$/;"	m	struct:C905::Window1	typeref:typename:Reg8
reserved	include/machine/pc/pc_pcnet32.h	/^        Reg16 reserved;$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg16
reserved	include/machine/pc/pc_pcnet32.h	/^        volatile Reg32 reserved;$/;"	m	struct:Am79C970A::Desc	typeref:typename:volatile Reg32
reserved	include/machine/usb.h	/^                unsigned reserved : 14;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:unsigned:14
reserved0	include/machine/pc/pc_c905.h	/^        Reg16 reserved0;$/;"	m	struct:C905::Window4	typeref:typename:Reg16
reserved0	include/machine/pc/pc_c905.h	/^        Reg16 reserved0;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
reserved0	include/machine/pc/pc_c905.h	/^        Reg16 reserved0;$/;"	m	struct:C905::Window7	typeref:typename:Reg16
reserved0	include/machine/pc/pc_c905.h	/^        Reg32 reserved0;$/;"	m	struct:C905::Window0	typeref:typename:Reg32
reserved0	include/machine/pc/pc_c905.h	/^    Reg32 reserved0;$/;"	m	class:C905	typeref:typename:Reg32
reserved1	include/machine/pc/pc_c905.h	/^        Reg16 reserved1;$/;"	m	struct:C905::Window5	typeref:typename:Reg16
reserved1	include/machine/pc/pc_c905.h	/^        Reg16 reserved1;$/;"	m	struct:C905::Window7	typeref:typename:Reg16
reserved1	include/machine/pc/pc_c905.h	/^        Reg8  reserved1;$/;"	m	struct:C905::Window0	typeref:typename:Reg8
reserved1	include/machine/pc/pc_c905.h	/^    Reg32 reserved1;$/;"	m	class:C905	typeref:typename:Reg32
reserved10	include/machine/pc/pc_c905.h	/^    Reg8  reserved10;$/;"	m	class:C905	typeref:typename:Reg8
reserved11	include/machine/pc/pc_c905.h	/^    Reg8  reserved11;$/;"	m	class:C905	typeref:typename:Reg8
reserved12	include/machine/pc/pc_c905.h	/^    Reg8  reserved12;$/;"	m	class:C905	typeref:typename:Reg8
reserved13	include/machine/pc/pc_c905.h	/^    Reg8  reserved13;$/;"	m	class:C905	typeref:typename:Reg8
reserved14	include/machine/pc/pc_c905.h	/^    Reg32 reserved14;$/;"	m	class:C905	typeref:typename:Reg32
reserved15	include/machine/pc/pc_c905.h	/^    Reg32 reserved15;$/;"	m	class:C905	typeref:typename:Reg32
reserved16	include/machine/pc/pc_c905.h	/^    Reg32 reserved16;$/;"	m	class:C905	typeref:typename:Reg32
reserved17	include/machine/pc/pc_c905.h	/^    Reg32 reserved17;$/;"	m	class:C905	typeref:typename:Reg32
reserved18	include/machine/pc/pc_c905.h	/^    Reg32 reserved18;$/;"	m	class:C905	typeref:typename:Reg32
reserved19	include/machine/pc/pc_c905.h	/^    Reg32 reserved19;$/;"	m	class:C905	typeref:typename:Reg32
reserved2	include/machine/pc/pc_c905.h	/^        Reg32 reserved2;$/;"	m	struct:C905::Window7	typeref:typename:Reg32
reserved2	include/machine/pc/pc_c905.h	/^    Reg8  reserved2;$/;"	m	class:C905	typeref:typename:Reg8
reserved20	include/machine/pc/pc_c905.h	/^    Reg32 reserved20;$/;"	m	class:C905	typeref:typename:Reg32
reserved21	include/machine/pc/pc_c905.h	/^    Reg32 reserved21;$/;"	m	class:C905	typeref:typename:Reg32
reserved22	include/machine/pc/pc_c905.h	/^    Reg32 reserved22;$/;"	m	class:C905	typeref:typename:Reg32
reserved23	include/machine/pc/pc_c905.h	/^    Reg16 reserved23;$/;"	m	class:C905	typeref:typename:Reg16
reserved24	include/machine/pc/pc_c905.h	/^    Reg16 reserved24;$/;"	m	class:C905	typeref:typename:Reg16
reserved3	include/machine/pc/pc_c905.h	/^    Reg16 reserved3;$/;"	m	class:C905	typeref:typename:Reg16
reserved4	include/machine/pc/pc_c905.h	/^    Reg16 reserved4;$/;"	m	class:C905	typeref:typename:Reg16
reserved5	include/machine/pc/pc_c905.h	/^    Reg8  reserved5;$/;"	m	class:C905	typeref:typename:Reg8
reserved6	include/machine/pc/pc_c905.h	/^    Reg16 reserved6;$/;"	m	class:C905	typeref:typename:Reg16
reserved7	include/machine/pc/pc_c905.h	/^    Reg8  reserved7;$/;"	m	class:C905	typeref:typename:Reg8
reserved8	include/machine/pc/pc_c905.h	/^    Reg8  reserved8;$/;"	m	class:C905	typeref:typename:Reg8
reserved9	include/machine/pc/pc_c905.h	/^    Reg8  reserved9;$/;"	m	class:C905	typeref:typename:Reg8
reset	include/architecture/armv7/armv7_pmu.h	/^    static void reset(Channel channel) {$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
reset	include/architecture/ia32/ia32_pmu.h	/^    static void reset(Channel channel) {$/;"	f	class:Intel_PMU_V1	typeref:typename:void
reset	include/architecture/ia32/ia32_pmu.h	/^    static void reset(Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:void
reset	include/architecture/pmu.h	/^    static void reset(Channel channel) {}$/;"	f	class:PMU_Common	typeref:typename:void
reset	include/architecture/rv32/rv32_pmu.h	/^    static void reset(Channel channel) {$/;"	f	class:RV32_PMU	typeref:typename:void
reset	include/architecture/rv64/rv64_pmu.h	/^    static void reset(Channel channel) {$/;"	f	class:RV64_PMU	typeref:typename:void
reset	include/machine/cortex/cortex_timer.h	/^    static void reset() { db<Timer>(TRC) << "Timer::reset()" << endl; Engine::reset(); }$/;"	f	class:Timer	typeref:typename:void
reset	include/machine/cortex/emote3/emote3_i2c.h	/^    void reset() { return _i2c->reset(); }$/;"	f	class:I2C_Engine	typeref:typename:void
reset	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        void reset()$/;"	f	class:CC2538RF::Timer	typeref:typename:void
reset	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool reset() { return _rf->reset(); };$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
reset	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool reset() {$/;"	f	class:CC2538RF	typeref:typename:bool
reset	include/machine/cortex/emote3/emote3_timer.h	/^    static void reset() { systick()->config(systick()->clock() \/ FREQUENCY, true, true); }$/;"	f	class:System_Timer_Engine	typeref:typename:void
reset	include/machine/cortex/emote3/emote3_uart.h	/^    void reset() { _pl011->reset(); }$/;"	f	class:UART_Engine	typeref:typename:void
reset	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void reset() {$/;"	f	class:BCM_UART	typeref:typename:void
reset	include/machine/cortex/engine/m95.h	/^    void reset() {$/;"	f	class:M95	typeref:typename:void
reset	include/machine/cortex/engine/pl011.h	/^    void reset() {$/;"	f	class:PL011	typeref:typename:void
reset	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static void reset() { disable(); systick()->config(systick()->clock() \/ FREQUENCY, true, tr/;"	f	class:System_Timer_Engine	typeref:typename:void
reset	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void reset() { _pl011->reset(); }$/;"	f	class:UART_Engine	typeref:typename:void
reset	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void reset() {$/;"	f	class:ARM_Timer_Engine	typeref:typename:void
reset	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static void reset() {$/;"	f	class:System_Timer_Engine	typeref:typename:void
reset	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void reset() { _uart->reset(); }$/;"	f	class:UART_Engine	typeref:typename:void
reset	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    static void reset() { disable(); pt()->config(pt()->clock() \/ FREQUENCY); enable();}$/;"	f	class:System_Timer_Engine	typeref:typename:void
reset	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void reset() { _pl011->reset(); }$/;"	f	class:UART_Engine	typeref:typename:void
reset	include/machine/cortex/zynq/zynq_timer.h	/^    static void reset() { disable(); pt()->config(pt()->clock() \/ FREQUENCY); enable();}$/;"	f	class:System_Timer_Engine	typeref:typename:void
reset	include/machine/cortex/zynq/zynq_uart.h	/^    void reset() { _uart->reset(); }$/;"	f	class:UART_Engine	typeref:typename:void
reset	include/machine/cortex/zynq/zynq_uart.h	/^    void reset() {$/;"	f	class:Zynq_UART_Engine	typeref:typename:void
reset	include/machine/engine/si7020.h	/^    bool reset(I2C * i2c) {$/;"	f	class:SI7020	typeref:typename:bool
reset	include/machine/pc/pc_fpga.h	/^    static void reset() { return Engine::reset(); }$/;"	f	class:FPGA	typeref:typename:void
reset	include/machine/pc/pc_fpga.h	/^    static void reset() {$/;"	f	class:XAP1052	typeref:typename:void
reset	include/machine/pc/pc_ic.h	/^    static void reset() { remap(); disable(); }$/;"	f	class:i8259A	typeref:typename:void
reset	include/machine/pc/pc_ic.h	/^    static void reset(Log_Addr addr = LOCAL_APIC_LOG_ADDR) {$/;"	f	class:APIC	typeref:typename:void
reset	include/machine/pc/pc_timer.h	/^    static void reset() { db<Timer>(TRC) << "Timer::reset()" << endl; Engine::config(0, Engine::/;"	f	class:Timer	typeref:typename:void
reset	include/machine/pc/pc_timer.h	/^    static void reset(int channel) { APIC::reset_timer(); }$/;"	f	class:APIC_Timer	typeref:typename:void
reset	include/machine/pc/pc_timer.h	/^    static void reset(int channel) {$/;"	f	class:i8253	typeref:typename:void
reset	include/machine/pc/pc_uart.h	/^    void reset() {$/;"	f	class:NS16550AF	typeref:typename:void
reset	include/machine/riscv/riscv_timer.h	/^    static void reset() { config(FREQUENCY); }$/;"	f	class:Timer	typeref:typename:void
reset	include/machine/riscv/riscv_uart.h	/^    void reset() {$/;"	f	class:DW8250	typeref:typename:void
reset	include/machine/riscv/riscv_uart.h	/^    void reset() {$/;"	f	class:NS16500A	typeref:typename:void
reset	include/time.h	/^    void reset() { _start = 0; _stop = 0; }$/;"	f	class:Alarm_Chronometer	typeref:typename:void
reset	include/time.h	/^    void reset() { _start = 0; _stop = 0; }$/;"	f	class:TSC_Chronometer	typeref:typename:void
reset	include/utility/bitmap.h	/^    bool reset(unsigned int index) {$/;"	f	class:Bitmap	typeref:typename:bool
reset	include/utility/buffer.h	/^    void reset() {$/;"	f	class:Circular_Buffer	typeref:typename:void
reset	src/api/alarm.cc	/^void Alarm::reset()$/;"	f	class:Alarm	typeref:typename:void
reset	src/machine/cortex/emote3/emote3_usb_init.cc	/^void USB_Engine::reset()$/;"	f	class:USB_Engine	typeref:typename:void
reset	src/machine/pc/pc_e100.cc	/^void E100::reset()$/;"	f	class:E100	typeref:typename:void
reset	src/machine/pc/pc_pcnet32.cc	/^void PCNet32::reset()$/;"	f	class:PCNet32	typeref:typename:void
reset	src/machine/pc/pc_rtl8139.cc	/^void RTL8139::reset()$/;"	f	class:RTL8139	typeref:typename:void
reset_backdoor	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool reset_backdoor = false;$/;"	m	struct:Traits	typeref:typename:const bool
reset_timer	include/machine/pc/pc_ic.h	/^    static void reset_timer() {$/;"	f	class:APIC	typeref:typename:void
resize	include/architecture/ia32/ia32_mmu.h	/^        unsigned long resize(long amount) {$/;"	f	class:MMU::Chunk	typeref:typename:unsigned long
resize	include/architecture/mmu.h	/^        long resize(unsigned long amount) { return 0; } \/\/ no resize in CT$/;"	f	class:No_MMU::Chunk	typeref:typename:long
resize	src/api/segment.cc	/^long Segment::resize(long amount)$/;"	f	class:Segment	typeref:typename:long
resolution	include/time.h	/^    Microsecond resolution() { return 1000000; }$/;"	f	class:Clock	typeref:typename:Microsecond
respreq	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 respreq;                 \/\/ the ID of the clock\/voltage to get or set$/;"	m	struct:IOCtrl::msg_tag	typeref:typename:volatile Reg32
restart	include/machine/cortex/cortex_timer.h	/^    int restart() {$/;"	f	class:Timer	typeref:typename:int
restart	include/machine/pc/pc_timer.h	/^    int restart() {$/;"	f	class:Timer	typeref:typename:int
restart	include/machine/riscv/riscv_timer.h	/^    int restart() {$/;"	f	class:Timer	typeref:typename:int
result	include/machine/pc/pc_e100.h	/^            volatile Reg32 result;$/;"	m	struct:i8255x::mem::__anon798b6efc0808	typeref:typename:volatile Reg32
resume	include/utility/scheduling.h	/^    void resume(T * obj) {$/;"	f	class:Scheduler	typeref:typename:void
resume	src/api/thread.cc	/^void Thread::resume()$/;"	f	class:Thread	typeref:typename:void
revision_id	include/machine/pci.h	/^        Reg8 revision_id;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
rf	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    volatile Reg32 & rf      (unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[/;"	f	class:CC2538RF	typeref:typename:volatile Reg32 &
ri	include/machine/pc/pc_uart.h	/^    bool ri()  { return reg(MSR) & (1 << 2); }$/;"	f	class:NS16550AF	typeref:typename:bool
rlen	include/machine/pc/pc_pcnet32.h	/^        Reg8 rlen;		\/\/ log2(n buf), e.g. 4 -> 16 Rx_Desc$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg8
rom_address	include/machine/pci.h	/^        Reg32 rom_address;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg32
rsbox	include/utility/aes.h	/^    static const unsigned char rsbox[256];$/;"	m	class:SWAES	typeref:typename:const unsigned char[256]
rsbox	src/utility/aes.cc	/^const unsigned char SWAES<16>::rsbox[256] = {$/;"	m	class:SWAES<16>	typeref:typename:const unsigned char[256]
rssi	include/machine/nic.h	/^            int rssi;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:int
rssi	include/machine/nic.h	/^        int rssi;                             \/\/ Received Signal Strength Indicator$/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:int
rts	include/machine/pc/pc_uart.h	/^    void rts() { reg(MCR, reg(MCR) | (1 << 1)); }$/;"	f	class:NS16550AF	typeref:typename:void
ruc_about	include/machine/pc/pc_e100.h	/^        ruc_about      = 0x04,$/;"	e	enum:i8255x::scb_cmd_lo
ruc_dma_redir	include/machine/pc/pc_e100.h	/^        ruc_dma_redir  = 0x03,$/;"	e	enum:i8255x::scb_cmd_lo
ruc_load_base	include/machine/pc/pc_e100.h	/^        ruc_load_base  = 0x06,$/;"	e	enum:i8255x::scb_cmd_lo
ruc_load_head	include/machine/pc/pc_e100.h	/^        ruc_load_head  = 0x05,$/;"	e	enum:i8255x::scb_cmd_lo
ruc_resume	include/machine/pc/pc_e100.h	/^        ruc_resume     = 0x02,$/;"	e	enum:i8255x::scb_cmd_lo
ruc_start	include/machine/pc/pc_e100.h	/^        ruc_start      = 0x01,$/;"	e	enum:i8255x::scb_cmd_lo
run	img/makefile	/^run:		all run1$/;"	t
run	makefile	/^run: FORCE$/;"	t
run	tests/active_test/active_test.cc	/^    int run() {$/;"	f	class:A	typeref:typename:int	file:
run	tests/active_test/active_test.cc	/^    int run() {$/;"	f	class:B	typeref:typename:int	file:
run1	img/makefile	/^run1:		eposcfg$/;"	t
run1	makefile	/^run1: etc img\/$(APPLICATION)$(MACH_IMGSUFF)$/;"	t
runall	img/makefile	/^runall:		FORCE$/;"	t
running	include/process.h	/^    static Thread * volatile running() { return _scheduler.chosen(); }$/;"	f	class:Thread	typeref:typename:Thread * volatile
runtest	makefile	/^runtest: linktest$/;"	t
rx_alignment_errors	include/machine/pc/pc_e100.h	/^        Reg32 rx_good_frames, rx_crc_errors, rx_alignment_errors,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_bytes	include/machine/nic.h	/^        Count rx_bytes;$/;"	m	struct:NIC_Common::Statistics	typeref:typename:Count
rx_cdt_errors	include/machine/pc/pc_e100.h	/^              rx_resource_errors, rx_overrun_errors, rx_cdt_errors,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_crc_errors	include/machine/pc/pc_e100.h	/^        Reg32 rx_good_frames, rx_crc_errors, rx_alignment_errors,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_crc_transfer	include/machine/pc/pc_e100.h	/^    \/*18*\/  Reg8 rx_stripping:1, tx_padding:1, rx_crc_transfer:1, rx_long_ok:1, fc_priority_th/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rx_discard_overruns	include/machine/pc/pc_e100.h	/^                 rx_discard_overruns:1, rx_save_bad_frames:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rx_discard_short_frames	include/machine/pc/pc_e100.h	/^    \/*7*\/   Reg8 rx_discard_short_frames:1, tx_underrun_retry:2, pad7:3, tx_two_frames_in_fifo/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rx_dma_count	include/machine/pc/pc_e100.h	/^        volatile Reg32 rx_dma_count;$/;"	m	struct:i8255x::CSR	typeref:typename:volatile Reg32
rx_dma_max_count	include/machine/pc/pc_e100.h	/^    \/*4*\/   Reg8 rx_dma_max_count:7, pad4:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:7
rx_done	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool rx_done() { return _rf->rx_done();}$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
rx_done	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool rx_done() {$/;"	f	class:CC2538RF	typeref:typename:bool
rx_fifo_limit	include/machine/pc/pc_e100.h	/^    \/*1*\/   Reg8 rx_fifo_limit:4, tx_fifo_limit:3, pad1:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:4
rx_good_frames	include/machine/pc/pc_e100.h	/^        Reg32 rx_good_frames, rx_crc_errors, rx_alignment_errors,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_long_ok	include/machine/pc/pc_e100.h	/^    \/*18*\/  Reg8 rx_stripping:1, tx_padding:1, rx_crc_transfer:1, rx_long_ok:1, fc_priority_th/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rx_overrun_errors	include/machine/pc/pc_e100.h	/^              rx_resource_errors, rx_overrun_errors, rx_cdt_errors,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_overruns	include/network/ethernet.h	/^        Count rx_overruns;$/;"	m	struct:Ethernet::Statistics	typeref:typename:Count
rx_packets	include/machine/nic.h	/^        Count rx_packets;$/;"	m	struct:NIC_Common::Statistics	typeref:typename:Count
rx_resource_errors	include/machine/pc/pc_e100.h	/^              rx_resource_errors, rx_overrun_errors, rx_cdt_errors,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_ring	include/machine/pc/pc_pcnet32.h	/^        Reg32 rx_ring;		\/\/ Tx Ring DMA physical address$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg32
rx_save_bad_frames	include/machine/pc/pc_e100.h	/^                 rx_discard_overruns:1, rx_save_bad_frames:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rx_short_frame_errors	include/machine/pc/pc_e100.h	/^              rx_short_frame_errors;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
rx_stripping	include/machine/pc/pc_e100.h	/^    \/*18*\/  Reg8 rx_stripping:1, tx_padding:1, rx_crc_transfer:1, rx_long_ok:1, fc_priority_th/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rx_tcpudp_checksum	include/machine/pc/pc_e100.h	/^    \/*9*\/   Reg8 rx_tcpudp_checksum:1, pad9_1:3, vlan_arp_tco:1, link_status_wake:1, pad9_2:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
rxd	include/machine/cortex/emote3/emote3_uart.h	/^    char rxd() { return _pl011->rxd(); }$/;"	f	class:UART_Engine	typeref:typename:char
rxd	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    Reg8 rxd() { return uart(AUX_MU_IO_REG); }$/;"	f	class:BCM_UART	typeref:typename:Reg8
rxd	include/machine/cortex/engine/pl011.h	/^    Reg8 rxd() { return uart(DR); }$/;"	f	class:PL011	typeref:typename:Reg8
rxd	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    char rxd() { return _pl011->rxd(); }$/;"	f	class:UART_Engine	typeref:typename:char
rxd	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    char rxd() { return _uart->rxd(); }$/;"	f	class:UART_Engine	typeref:typename:char
rxd	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    char rxd() { return _pl011->rxd(); }$/;"	f	class:UART_Engine	typeref:typename:char
rxd	include/machine/cortex/zynq/zynq_uart.h	/^    char rxd() { return _uart->rxd(); }$/;"	f	class:UART_Engine	typeref:typename:char
rxd	include/machine/cortex/zynq/zynq_uart.h	/^    unsigned char rxd() { return uart(TX_RX_FIFO0); }$/;"	f	class:Zynq_UART_Engine	typeref:typename:unsigned char
rxd	include/machine/pc/pc_uart.h	/^    Reg8 rxd() { return reg(RBR); }$/;"	f	class:NS16550AF	typeref:typename:Reg8
rxd	include/machine/riscv/riscv_spi.h	/^    Reg8 rxd() { return (_rxd_pending ? _rxd : _spi->rxdata()) & SiFive_SPI::DATA; }$/;"	f	class:SiFive_SPI_Engine	typeref:typename:Reg8
rxd	include/machine/riscv/riscv_uart.h	/^    Reg8 rxd() { return (_rxd_pending ? _rxd : reg(RXDATA)) & DATA; }$/;"	f	class:SiFive_UART	typeref:typename:Reg8
rxd	include/machine/riscv/riscv_uart.h	/^    Reg8 rxd() { return reg(RXD); }$/;"	f	class:DW8250	typeref:typename:Reg8
rxd	include/machine/riscv/riscv_uart.h	/^    Reg8 rxd() { return reg(RXD); }$/;"	f	class:NS16500A	typeref:typename:Reg8
rxd_full	include/machine/cortex/emote3/emote3_uart.h	/^    bool rxd_full() { return _pl011->rxd_full(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_full	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    bool rxd_full() { return (uart(AUX_MU_STAT_REG) & RX_STAT_LEVEL_FULL); }$/;"	f	class:BCM_UART	typeref:typename:bool
rxd_full	include/machine/cortex/engine/pl011.h	/^    bool rxd_full() { return (uart(FR) & RXFF); }$/;"	f	class:PL011	typeref:typename:bool
rxd_full	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    bool rxd_full() { return _pl011->rxd_full(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_full	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    bool rxd_full() { return _uart->rxd_full(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_full	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    bool rxd_full() { return _pl011->rxd_full(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_full	include/machine/cortex/zynq/zynq_uart.h	/^    bool rxd_full() { return _uart->rxd_full(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_ok	include/machine/cortex/emote3/emote3_uart.h	/^    bool rxd_ok() { return _pl011->rxd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_ok	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    bool rxd_ok() { return (uart(AUX_MU_LSR_REG) & RXF_LSR_DR); }$/;"	f	class:BCM_UART	typeref:typename:bool
rxd_ok	include/machine/cortex/engine/pl011.h	/^    bool rxd_ok() { return !(uart(FR) & RXFE); }$/;"	f	class:PL011	typeref:typename:bool
rxd_ok	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    bool rxd_ok() { return _pl011->rxd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_ok	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    bool rxd_ok() { return _uart->rxd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_ok	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    bool rxd_ok() { return _pl011->rxd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_ok	include/machine/cortex/zynq/zynq_uart.h	/^    bool rxd_ok() { return _uart->rxd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
rxd_ok	include/machine/cortex/zynq/zynq_uart.h	/^    bool rxd_ok() { return uart(CHANNEL_STS_REG0) & STS_RTRIG; }$/;"	f	class:Zynq_UART_Engine	typeref:typename:bool
rxd_ok	include/machine/pc/pc_uart.h	/^    bool rxd_ok() { return reg(LSR) & DATA_READY; }$/;"	f	class:NS16550AF	typeref:typename:bool
rxd_ok	include/machine/riscv/riscv_spi.h	/^    bool rxd_ok() {$/;"	f	class:SiFive_SPI_Engine	typeref:typename:bool
rxd_ok	include/machine/riscv/riscv_uart.h	/^    bool rxd_ok() { return (reg(LSR) & DATA_READY); }$/;"	f	class:DW8250	typeref:typename:bool
rxd_ok	include/machine/riscv/riscv_uart.h	/^    bool rxd_ok() { return (reg(LSR) & DATA_READY); }$/;"	f	class:NS16500A	typeref:typename:bool
rxd_ok	include/machine/riscv/riscv_uart.h	/^    bool rxd_ok() {$/;"	f	class:SiFive_UART	typeref:typename:bool
rxdata	include/machine/riscv/riscv_spi.h	/^    Reg32 rxdata() { return reg(RXDATA); } \/\/ RXDATA consumes the data, so the ok() logic can'/;"	f	class:SiFive_SPI	typeref:typename:Reg32
s2count	include/utility/convert.h	/^inline Count s2count(const Count & frequency, const Time & time) { return static_cast<Temporary>/;"	f	namespace:Convert	typeref:typename:Count
s_reset	include/machine/pc/pc_pcnet32.h	/^    void s_reset() { \/\/ pg 96$/;"	f	class:Am79C970A	typeref:typename:void
sak	include/machine/mifare.h	/^        void sak(Reg8 s) { _uid_sak[_size] = s; }$/;"	f	class:MIFARE::UID	typeref:typename:void
sample	include/machine/engine/cm1101.h	/^    int sample() { update_data(); return get(); }$/;"	f	class:CM1101	typeref:typename:int
sane	include/machine/cortex/emote3/emote3_traits.h	/^    static const Sanity sane = true;$/;"	m	struct:Traits	typeref:typename:const Sanity
sane	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const Sanity sane = true;$/;"	m	struct:Traits	typeref:typename:const Sanity
sane	include/machine/cortex/realview_pbx/realview_pbx_traits.h	/^    static const Sanity sane = true;$/;"	m	struct:Traits	typeref:typename:const Sanity
sane	include/machine/cortex/zynq/zynq_traits.h	/^    static const Sanity sane = true;$/;"	m	struct:Traits	typeref:typename:const Sanity
save	src/architecture/armv7/armv7_cpu.cc	/^void CPU::Context::save() volatile$/;"	f	class:CPU::Context	typeref:typename:void
save	src/architecture/armv8/armv8_cpu.cc	/^void CPU::Context::save() volatile$/;"	f	class:CPU::Context	typeref:typename:void
save	src/architecture/ia32/ia32_cpu.cc	/^void CPU::Context::save() volatile$/;"	f	class:CPU::Context	typeref:typename:void
save	src/architecture/rv32/rv32_cpu.cc	/^void CPU::Context::save() volatile$/;"	f	class:CPU::Context	typeref:typename:void
save	src/architecture/rv64/rv64_cpu.cc	/^void CPU::Context::save() volatile$/;"	f	class:CPU::Context	typeref:typename:void
save_fpu	include/architecture/armv7/armv7_cpu.h	/^    static const bool save_fpu  = Traits<FPU>::enabled && !Traits<FPU>::user_save;$/;"	m	class:ARMv7	typeref:typename:const bool
say_hi	src/setup/setup_legacy_pc.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
say_hi	src/setup/setup_raspberry_pi3.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
say_hi	src/setup/setup_realview_pbx.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
say_hi	src/setup/setup_sifive_e.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
say_hi	src/setup/setup_sifive_u.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
say_hi	src/setup/setup_visionfive2.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
say_hi	src/setup/setup_zynq.cc	/^void Setup::say_hi()$/;"	f	class:Setup	typeref:typename:void
sbox	include/utility/aes.h	/^    static const unsigned char sbox[256];$/;"	m	class:SWAES	typeref:typename:const unsigned char[256]
sbox	src/utility/aes.cc	/^const unsigned char SWAES<16>::sbox[256] = {$/;"	m	class:SWAES<16>	typeref:typename:__BEGIN_UTIL const unsigned char[256]
scan	include/utility/elf.h	/^    void scan(Loadable * obj, Elf_Addr code_low, Elf_Addr code_high, Elf_Addr data_low, Elf_Addr/;"	f	class:ELF	typeref:typename:void
scan	src/machine/pc/pc_pci.cc	/^PCI::Locator PCI::scan(const PCI::Class_Id & c, int order)$/;"	f	class:PCI	typeref:typename:PCI::Locator
scan	src/machine/pc/pc_pci.cc	/^PCI::Locator PCI::scan(const PCI::Vendor_Id & v, const PCI::Device_Id & d, int order)$/;"	f	class:PCI	typeref:typename:PCI::Locator
scancode	include/machine/pc/pc_keyboard.h	/^    static int scancode() {$/;"	f	class:i8042	typeref:typename:int
scause	include/architecture/rv32/rv32_cpu.h	/^    static Reg scause() { Reg r; ASM("csrr %0, scause" : "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
scause	include/architecture/rv64/rv64_cpu.h	/^    static Reg scause() { Reg r; ASM("csrr %0, scause" : "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
scb	include/machine/cortex/emote3/emote3_machine.h	/^    static SCB * scb() { return reinterpret_cast<SCB *>(Memory_Map::SCB_BASE); }$/;"	f	class:eMote3	typeref:typename:SCB *
scb	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    static SCB * scb() { return reinterpret_cast<SCB *>(Memory_Map::SCB_BASE); }$/;"	f	class:LM3S811	typeref:typename:SCB *
scb	include/machine/pc/pc_e100.h	/^        } scb;$/;"	m	struct:i8255x::CSR	typeref:struct:i8255x::CSR::__anon798b6efc0108
scb_cmd_hi	include/machine/pc/pc_e100.h	/^    enum scb_cmd_hi {$/;"	g	class:i8255x
scb_cmd_lo	include/machine/pc/pc_e100.h	/^    enum scb_cmd_lo {$/;"	g	class:i8255x
schedulables	include/utility/scheduling.h	/^    unsigned int schedulables() { return Base::size(); }$/;"	f	class:Scheduler	typeref:typename:unsigned int
scr	include/machine/cortex/emote3/emote3_i2c.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:I2C_Engine	typeref:typename:SysCtrl *
scr	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:CC2538RF	typeref:typename:SysCtrl *
scr	include/machine/cortex/emote3/emote3_machine.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:eMote3	typeref:typename:SysCtrl *
scr	include/machine/cortex/emote3/emote3_spi.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:SPI_Engine	typeref:typename:SysCtrl *
scr	include/machine/cortex/emote3/emote3_sysctrl.h	/^    volatile Reg32 & scr(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:SysCtrl	typeref:typename:volatile Reg32 &
scr	include/machine/cortex/emote3/emote3_timer.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:User_Timer_Engine	typeref:typename:SysCtrl *
scr	include/machine/cortex/emote3/emote3_uart.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:UART_Engine	typeref:typename:SysCtrl *
scr	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    static SysCtrl * scr() { return reinterpret_cast<SysCtrl *>(Memory_Map::SCR_BASE); }$/;"	f	class:LM3S811	typeref:typename:SysCtrl *
scr	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    volatile Reg32 & scr(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:SysCtrl	typeref:typename:volatile Reg32 &
scroll	include/machine/display.h	/^    static void scroll() {$/;"	f	class:Serial_Display	typeref:typename:void
scroll	include/machine/pc/pc_display.h	/^    static void scroll() {$/;"	f	class:VGA	typeref:typename:void
scs	include/machine/cortex/engine/cortex_m3/scb.h	/^    volatile Reg32 & scs(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:SCB	typeref:typename:volatile Reg32 &
scs	include/machine/cortex/engine/cortex_m3/systick.h	/^    volatile Reg32 & scs(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:SysTick	typeref:typename:volatile Reg32 &
sctlr	include/architecture/armv7/armv7_cpu.h	/^    static Reg  sctlr() { Reg r; ASM("mrc p15, 0, %0, c1, c0, 0" : "=r"(r)); return r; }$/;"	f	class:ARMv7	typeref:typename:Reg
sctlr	include/architecture/armv7/armv7_cpu.h	/^    static void sctlr(Reg r) {   ASM("mcr p15, 0, %0, c1, c0, 0" : : "r"(r) : "r0"); }$/;"	f	class:ARMv7	typeref:typename:void
sctlr	include/architecture/armv8/armv8_cpu.h	/^    static Reg  sctlr() { Reg r; ASM("mrs %0, sctlr_el1" :  "=r"(r)); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
sctlr	include/architecture/armv8/armv8_cpu.h	/^    static void sctlr(Reg r) {   ASM("msr sctlr_el1, %0" : : "r"(r) : "r0"); }$/;"	f	class:ARMv8_A	typeref:typename:void
scu	include/machine/cortex/engine/cortex_a9/scu.h	/^    volatile Reg32 & scu(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:SCU	typeref:typename:volatile Reg32 &
scu	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static SCU * scu() { return reinterpret_cast<SCU *>(Memory_Map::SCU_BASE); }$/;"	f	class:Realview_PBX	typeref:typename:SCU *
scu	src/setup/setup_realview_pbx.cc	/^    static SCU * scu() { return reinterpret_cast<SCU *>(Memory_Map::SCU_BASE); }$/;"	f	class:Setup	typeref:typename:SCU *	file:
scu	src/setup/setup_zynq.cc	/^    static SCU * scu() { return reinterpret_cast<SCU *>(Memory_Map::SCU_BASE); }$/;"	f	class:Setup	typeref:typename:SCU *	file:
search	include/utility/array.h	/^    unsigned int search(const Object_Type & obj) {$/;"	f	class:Array	typeref:typename:unsigned int
search	include/utility/buffer.h	/^    size_t search(const Object_Type & obj) {$/;"	f	class:Circular_Buffer	typeref:typename:size_t
search	include/utility/hash.h	/^    Element * search(const Object_Type * obj) {$/;"	f	class:Hash	typeref:typename:Element *
search	include/utility/hash.h	/^    Element * search(const Object_Type * obj) {$/;"	f	class:Simple_Hash	typeref:typename:Element *
search	include/utility/list.h	/^    Element * search(const Object_Type * obj) {$/;"	f	class:List	typeref:typename:Element *
search	include/utility/list.h	/^    Element * search(const Object_Type * obj) {$/;"	f	class:Simple_List	typeref:typename:Element *
search	include/utility/queue.h	/^    Element * search(const Object_Type * obj) {	return T::search(obj); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
search	include/utility/vector.h	/^    Element * search(const Object_Type * obj) {$/;"	f	class:Vector	typeref:typename:Element *
search_decrementing	include/utility/list.h	/^    Element * search_decrementing(unsigned long s) {$/;"	f	class:Grouping_List	typeref:typename:Element *
search_decrementing	include/utility/list.h	/^    Element * search_decrementing(unsigned long s) {$/;"	f	class:Simple_Grouping_List	typeref:typename:Element *
search_key	include/utility/hash.h	/^    Element * search_key(const Key & key) {$/;"	f	class:Hash	typeref:typename:Element *
search_key	include/utility/hash.h	/^    Element * search_key(const Key & key) {$/;"	f	class:Simple_Hash	typeref:typename:Element *
search_left	include/utility/list.h	/^    Element * search_left(const Object_Type * obj) {$/;"	f	class:Grouping_List	typeref:typename:Element *
search_left	include/utility/list.h	/^    Element * search_left(const Object_Type * obj) {$/;"	f	class:Simple_Grouping_List	typeref:typename:Element *
search_rank	include/utility/list.h	/^    Element * search_rank(const Rank_Type & rank) {$/;"	f	class:Ordered_List	typeref:typename:Element *
search_rank	include/utility/list.h	/^    Element * search_rank(const Rank_Type & rank) {$/;"	f	class:Simple_Ordered_List	typeref:typename:Element *
search_size	include/utility/list.h	/^    Element * search_size(unsigned long s) {$/;"	f	class:Grouping_List	typeref:typename:Element *
search_size	include/utility/list.h	/^    Element * search_size(unsigned long s) {$/;"	f	class:Simple_Grouping_List	typeref:typename:Element *
second	include/machine/rtc.h	/^        unsigned int second() const { return _s; };$/;"	f	class:RTC_Common::Date	typeref:typename:unsigned int
seconds_since_epoch	include/machine/cortex/cortex_rtc.h	/^    static Second seconds_since_epoch() { return 0; }$/;"	f	class:RTC	typeref:typename:Second
seconds_since_epoch	include/machine/cortex/emote3/emote3_rtc.h	/^    static Second seconds_since_epoch() { return 0; }$/;"	f	class:RTC	typeref:typename:Second
seconds_since_epoch	include/machine/pc/pc_rtc.h	/^    static Second seconds_since_epoch() { return date().to_offset(EPOCH_DAYS); }$/;"	f	class:RTC	typeref:typename:Second
seconds_since_epoch	include/machine/riscv/riscv_rtc.h	/^    static Second seconds_since_epoch() { return 0; }$/;"	f	class:RTC	typeref:typename:Second
seconds_since_epoch	include/machine/rtc.h	/^    static Second seconds_since_epoch() { return 0; }$/;"	f	class:RTC	typeref:typename:Second
secure_invalidate	include/machine/cortex/engine/cortex_a9/scu.h	/^    void secure_invalidate() {$/;"	f	class:SCU	typeref:typename:void
seed	include/utility/random.h	/^    static void seed(int value) {$/;"	f	class:Random	typeref:typename:void
seg	include/utility/elf.h	/^    Elf_Phdr * seg(int i) { return &pht()[i];  }$/;"	f	class:ELF	typeref:typename:Elf_Phdr *
segment_address	include/utility/elf.h	/^    Elf_Addr segment_address(unsigned int i) { return (i > segments()) ? 0 : seg(i)->p_align ? s/;"	f	class:ELF	typeref:typename:Elf_Addr
segment_address	include/utility/srec.h	/^    void * segment_address(int i) {$/;"	f	class:SREC	typeref:typename:void *
segment_size	include/utility/elf.h	/^    long segment_size(unsigned int i) { return (i > segments()) ? -1 : (long)(((seg(i)->p_offset/;"	f	class:ELF	typeref:typename:long
segment_size	src/utility/srec.cc	/^int SREC::segment_size(int i)$/;"	f	class:SREC	typeref:typename:int
segment_type	include/utility/elf.h	/^    Elf_Word segment_type(unsigned int i) { return (i > segments()) ? PT_NULL : seg(i)->p_type; /;"	f	class:ELF	typeref:typename:Elf_Word
segments	include/utility/elf.h	/^        unsigned long segments;$/;"	m	struct:ELF::Loadable	typeref:typename:unsigned long
segments	include/utility/elf.h	/^    unsigned int segments() { return e_phnum; }$/;"	f	class:ELF	typeref:typename:unsigned int
segments	include/utility/srec.h	/^    int segments() {$/;"	f	class:SREC	typeref:typename:int
select_pin_function	include/machine/cortex/engine/pl061.h	/^    void select_pin_function(Pin mask, Function fun) {$/;"	f	class:PL061	typeref:typename:void
selector	include/architecture/ia32/ia32_cpu.h	/^            Reg32 selector;$/;"	m	struct:CPU::switch_tss::__anon1dc257340908	typeref:typename:Reg32
selector	include/architecture/ia32/ia32_cpu.h	/^        Reg16 selector;$/;"	m	class:CPU::IDT_Entry	typeref:typename:Reg16
selector	include/machine/nic.h	/^        Selector selector;$/;"	m	struct:NIC_Common::Configuration	typeref:typename:Selector
self	include/process.h	/^    static Thread * volatile self() { return running(); }$/;"	f	class:Thread	typeref:typename:Thread * volatile
self_test	src/machine/pc/pc_e100.cc	/^int E100::self_test()$/;"	f	class:E100	typeref:typename:int
selftest	include/machine/pc/pc_e100.h	/^        } selftest;$/;"	m	struct:i8255x::mem	typeref:struct:i8255x::mem::__anon798b6efc0808
send	include/machine/cortex/engine/m95.h	/^    int send(const Address & dst, const Protocol & prot, const void * data, unsigned int size) {$/;"	f	class:M95	typeref:typename:int
send	src/machine/pc/pc_e100.cc	/^int E100::send(Buffer * buf)$/;"	f	class:E100	typeref:typename:int
send	src/machine/pc/pc_e100.cc	/^int E100::send(const Address & dst, const Protocol & prot, const void * data, unsigned int size)$/;"	f	class:E100	typeref:typename:int
send	src/machine/pc/pc_pcnet32.cc	/^int PCNet32::send(Buffer * buf)$/;"	f	class:PCNet32	typeref:typename:int
send	src/machine/pc/pc_pcnet32.cc	/^int PCNet32::send(const Address & dst, const Protocol & prot, const void * data, unsigned int si/;"	f	class:PCNet32	typeref:typename:int
send	src/machine/pc/pc_rtl8139.cc	/^int RTL8139::send(Buffer * buf)$/;"	f	class:RTL8139	typeref:typename:int
send	src/machine/pc/pc_rtl8139.cc	/^int RTL8139::send(const Address & dst, const Protocol & prot, const void * data, unsigned int si/;"	f	class:RTL8139	typeref:typename:int
send_command	include/machine/engine/cm1101.h	/^    void send_command(unsigned char cmd, unsigned char * df = 0, unsigned int df_len = 0) {$/;"	f	class:CM1101	typeref:typename:void
send_sgi	include/machine/cortex/engine/cortex_a9/gic.h	/^    void send_sgi(Interrupt_Id i, Reg32 target_list, Reg32 filter_list) {$/;"	f	class:GIC_Distributor	typeref:typename:void
send_sgi	include/machine/cortex/engine/cortex_a9/gic.h	/^    void send_sgi(unsigned int cpu, Interrupt_Id i) {$/;"	f	class:GIC_Distributor	typeref:typename:void
sender_distance	include/machine/nic.h	/^    	unsigned int sender_distance;         \/\/ Last hop's distance to the message's final desti/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned int
sender_distance	include/machine/nic.h	/^            unsigned int sender_distance;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned int
sepc	include/architecture/rv32/rv32_cpu.h	/^    static Reg  sepc() { Reg r; ASM("csrr %0, sepc" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sepc	include/architecture/rv32/rv32_cpu.h	/^    static void sepc(Reg r)   { ASM("csrw sepc, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sepc	include/architecture/rv64/rv64_cpu.h	/^    static Reg  sepc() { Reg r; ASM("csrr %0, sepc" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sepc	include/architecture/rv64/rv64_cpu.h	/^    static void sepc(Reg r)   { ASM("csrw sepc, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
set	include/machine/cortex/emote3/emote3_gpio.h	/^    void set(bool value = true) {$/;"	f	class:GPIO_Engine	typeref:typename:void
set	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    void set(const Count & count) {$/;"	f	class:ARM_Timer	typeref:typename:void
set	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void set(const Count & count) { timer(TCS) |= count; }$/;"	f	class:BCM_Mailbox_Timer	typeref:typename:void
set	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    void set(const Count & count) {} \/\/ TODO: implement at first need$/;"	f	class:BCM_Timer	typeref:typename:void
set	include/machine/cortex/engine/cortex_a9/global_timer.h	/^    void set(const Count & count) {$/;"	f	class:A9_Global_Timer	typeref:typename:void
set	include/machine/cortex/engine/pl061.h	/^    void set() { gpio(DATA) = 0xff; }$/;"	f	class:PL061	typeref:typename:void
set	include/machine/cortex/engine/pl061.h	/^    void set(Pin mask, bool value = true) { gpio(DATA + (mask << 2)) = value * 0xff; }$/;"	f	class:PL061	typeref:typename:void
set	include/machine/cortex/lm3s811/lm3s811_gpio.h	/^    void set(bool value = true) {$/;"	f	class:GPIO_Engine	typeref:typename:void
set	include/utility/bitmap.h	/^    bool set(unsigned int index) {$/;"	f	class:Bitmap	typeref:typename:bool
set_mailbox_msg	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    struct set_mailbox_msg$/;"	s	class:IOCtrl
set_msg_tag	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    struct set_msg_tag$/;"	s	class:IOCtrl
set_token_value	tools/eposcfg/eposcfg.cc	/^int set_token_value(const char * token, const char * value)$/;"	f	typeref:typename:int
setup_$(MMOD)	src/setup/makefile	/^setup_$(MMOD):	setup_$(MMOD).o setup_binding.o$/;"	t
setup_app_pt	src/setup/setup_legacy_pc.cc	/^void Setup::setup_app_pt()$/;"	f	class:Setup	typeref:typename:void
setup_flat_paging	src/setup/setup_raspberry_pi3.cc	/^void Setup::setup_flat_paging()$/;"	f	class:Setup	typeref:typename:void
setup_flat_paging	src/setup/setup_realview_pbx.cc	/^void Setup::setup_flat_paging()$/;"	f	class:Setup	typeref:typename:void
setup_flat_paging	src/setup/setup_zynq.cc	/^void Setup::setup_flat_paging()$/;"	f	class:Setup	typeref:typename:void
setup_gdt	src/setup/setup_legacy_pc.cc	/^void Setup::setup_gdt()$/;"	f	class:Setup	typeref:typename:void
setup_idt	src/setup/setup_legacy_pc.cc	/^void Setup::setup_idt()$/;"	f	class:Setup	typeref:typename:void
setup_offset	include/system/info.h	/^        Size setup_offset;                \/\/ Image offsets (-1 => not present)$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:Size
setup_sys_pd	src/setup/setup_legacy_pc.cc	/^void Setup::setup_sys_pd()$/;"	f	class:Setup	typeref:typename:void
setup_sys_pt	src/setup/setup_legacy_pc.cc	/^void Setup::setup_sys_pt()$/;"	f	class:Setup	typeref:typename:void
sev	include/architecture/armv7/armv7_cpu.h	/^    static void sev() { ASM("sev"); }$/;"	f	class:ARMv7_A	typeref:typename:void
sfdts	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Time_Stamp sfdts() {$/;"	f	class:CC2538RF::Timer	typeref:typename:Time_Stamp
sfdts	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Time_Stamp sfdts() {$/;"	f	class:IEEE802_15_4_Engine::Timer	typeref:typename:Time_Stamp
sfdts	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    Timer::Time_Stamp sfdts() const { return _eng_timer->sfdts(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:Timer::Time_Stamp
sfdts	include/machine/nic.h	/^            TSC::Time_Stamp sfdts;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:TSC::Time_Stamp
sfdts	include/machine/nic.h	/^        TSC::Time_Stamp sfdts;                \/\/ Time stamp of start of frame delimiter recept/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:TSC::Time_Stamp
sfr	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    volatile Reg32 & sfr     (unsigned int o) { return rf(o + SFR); }$/;"	f	class:CC2538RF	typeref:typename:volatile Reg32 &
shadow	include/utility/buffer.h	/^    Shadow * shadow() const { return _shadow; }$/;"	f	class:Buffer	typeref:typename:Shadow *
shared_key	include/utility/diffie_hellman.h	/^    Shared_Key shared_key(Elliptic_Curve_Point public_key) {$/;"	f	class:Diffie_Hellman	typeref:typename:Shared_Key
shift	include/machine/pc/pc_keyboard.h	/^       unsigned char shift;$/;"	m	struct:PS2_Keyboard::Scancode	typeref:typename:unsigned char
shift_rows	src/utility/aes.cc	/^void SWAES<16>::shift_rows(void)$/;"	f	class:SWAES	typeref:typename:void
shortstatusauto	include/machine/pc/pc_c905.h	/^    Reg16 shortstatusauto;$/;"	m	class:C905	typeref:typename:Reg16
shrink	include/utility/list.h	/^        void shrink(unsigned long n) { _size -= n; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:void
shrink	include/utility/list.h	/^        void shrink(unsigned long n) { _size -= n; }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:void
si	src/setup/setup_legacy_pc.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
si	src/setup/setup_raspberry_pi3.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
si	src/setup/setup_realview_pbx.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
si	src/setup/setup_sifive_e.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
si	src/setup/setup_sifive_u.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
si	src/setup/setup_visionfive2.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
si	src/setup/setup_zynq.cc	/^    System_Info * si;$/;"	m	class:Setup	typeref:typename:System_Info *	file:
sie	include/architecture/rv32/rv32_cpu.h	/^    static Reg  sie() { Reg r; ASM("csrr %0, sie" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sie	include/architecture/rv32/rv32_cpu.h	/^    static void sie(Reg r)   { ASM("csrw sie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sie	include/architecture/rv64/rv64_cpu.h	/^    static Reg  sie() { Reg r; ASM("csrr %0, sie" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sie	include/architecture/rv64/rv64_cpu.h	/^    static void sie(Reg r)   { ASM("csrw sie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
siec	include/architecture/rv32/rv32_cpu.h	/^    static void siec(Reg r)  { ASM("csrc sie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
siec	include/architecture/rv64/rv64_cpu.h	/^    static void siec(Reg r)  { ASM("csrc sie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sies	include/architecture/rv32/rv32_cpu.h	/^    static void sies(Reg r)  { ASM("csrs sie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sies	include/architecture/rv64/rv64_cpu.h	/^    static void sies(Reg r)  { ASM("csrs sie, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
signal	src/api/condition.cc	/^void Condition::signal()$/;"	f	class:Condition	typeref:typename:void
signature	include/machine/pc/pc_e100.h	/^            volatile Reg32 signature;$/;"	m	struct:i8255x::mem::__anon798b6efc0808	typeref:typename:volatile Reg32
simple_add	include/utility/bignum.h	/^    static bool simple_add(Digit * res, const Digit * a, const Digit * b, unsigned int size) __a/;"	f	class:Bignum	typeref:typename:bool
simple_mult	include/utility/bignum.h	/^    static void simple_mult(Digit * res, const Digit * a, const Digit * b, unsigned int size) {$/;"	f	class:Bignum	typeref:typename:void
simple_sub	include/utility/bignum.h	/^    static bool simple_sub(Digit * res, const Digit * a, const Digit * b, unsigned int size) __a/;"	f	class:Bignum	typeref:typename:bool
simulate_capacity	app/hello/hello_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
simulate_capacity	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
simulate_capacity	app/producer_consumer/producer_consumer_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
simulate_capacity	tests/active_test/active_test_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
simulate_capacity	tests/alarm_test/alarm_test_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
simulate_capacity	tests/nic_test/nic_test_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
simulate_capacity	tests/segment_test/segment_test_traits.h	/^    static const bool simulate_capacity = false;$/;"	m	struct:Traits	typeref:typename:const bool
sin	include/utility/math.h	/^T sin(T x) {$/;"	f	namespace:Math	typeref:typename:T
sint_disable	include/architecture/rv32/rv32_cpu.h	/^    static void sint_disable() { ASM("csrci sstatus, %0" : : "i"(SIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sint_disable	include/architecture/rv64/rv64_cpu.h	/^    static void sint_disable() { ASM("csrci sstatus, %0" : : "i"(SIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sint_enable	include/architecture/rv32/rv32_cpu.h	/^    static void sint_enable()  { ASM("csrsi sstatus, %0" : : "i"(SIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sint_enable	include/architecture/rv64/rv64_cpu.h	/^    static void sint_enable()  { ASM("csrsi sstatus, %0" : : "i"(SIE) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sip	include/architecture/rv32/rv32_cpu.h	/^    static Reg  sip() { Reg r; ASM("csrr %0, sip" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sip	include/architecture/rv32/rv32_cpu.h	/^    static void sip(Reg r)   { ASM("csrw sip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sip	include/architecture/rv64/rv64_cpu.h	/^    static Reg  sip() { Reg r; ASM("csrr %0, sip" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sip	include/architecture/rv64/rv64_cpu.h	/^    static void sip(Reg r)   { ASM("csrw sip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sipc	include/architecture/rv32/rv32_cpu.h	/^    static void sipc(Reg r)  { ASM("csrc sip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sipc	include/architecture/rv64/rv64_cpu.h	/^    static void sipc(Reg r)  { ASM("csrc sip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sips	include/architecture/rv32/rv32_cpu.h	/^    static void sips(Reg r)  { ASM("csrs sip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sips	include/architecture/rv64/rv64_cpu.h	/^    static void sips(Reg r)  { ASM("csrs sip, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
size	include/architecture/ia32/ia32_mmu.h	/^        unsigned long size() const { return (_to - _from) * sizeof(Page); }$/;"	f	class:MMU::Chunk	typeref:typename:unsigned long
size	include/architecture/mmu.h	/^        unsigned long size() const { return _bytes; }$/;"	f	class:No_MMU::Chunk	typeref:typename:unsigned long
size	include/machine/mifare.h	/^        Reg8 size() const { return _size; }$/;"	f	class:MIFARE::UID	typeref:typename:Reg8
size	include/machine/mifare.h	/^        static unsigned int size() { return KEY_SIZE; }$/;"	f	class:MIFARE::Key	typeref:typename:unsigned int
size	include/machine/mifare.h	/^        void size(unsigned int s) { assert(_size <= SIZE_MAX); _size = s; }$/;"	f	class:MIFARE::UID	typeref:typename:void
size	include/machine/pc/pc_e100.h	/^        Reg16 size() {$/;"	f	struct:i82559ER::Transmit_Buffer_Descriptor	typeref:typename:Reg16
size	include/machine/pc/pc_e100.h	/^        void size(Reg16 size) {$/;"	f	struct:i82559ER::Transmit_Buffer_Descriptor	typeref:typename:void
size	include/machine/pc/pc_e100.h	/^        volatile Reg16 size;$/;"	m	struct:i8255x::Rx_Desc	typeref:typename:volatile Reg16
size	include/machine/pc/pc_eeprom.h	/^    int size() const { return cmos_size(); }$/;"	f	class:EEPROM	typeref:typename:int
size	include/machine/pc/pc_pcnet32.h	/^        volatile Reg16 size; \/\/ 2's complement$/;"	m	struct:Am79C970A::Desc	typeref:typename:volatile Reg16
size	include/machine/pci.h	/^        Reg32 size;$/;"	m	struct:PCI_Common::Region	typeref:typename:Reg32
size	include/utility/buffer.h	/^    unsigned int size() const { return _size; }$/;"	f	class:Buffer	typeref:typename:unsigned int
size	include/utility/buffer.h	/^    unsigned int size() const { return _size; }$/;"	f	class:Circular_Buffer	typeref:typename:unsigned int
size	include/utility/buffer.h	/^    void size(unsigned int s) { _size = s; }$/;"	f	class:Buffer	typeref:typename:void
size	include/utility/hash.h	/^    unsigned int size() const {$/;"	f	class:Hash	typeref:typename:unsigned int
size	include/utility/hash.h	/^    unsigned int size() const {$/;"	f	class:Simple_Hash	typeref:typename:unsigned int
size	include/utility/list.h	/^        unsigned long size() const { return _size; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:unsigned long
size	include/utility/list.h	/^        unsigned long size() const { return _size; }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:unsigned long
size	include/utility/list.h	/^        void size(unsigned long l) { _size = l; }$/;"	f	class:List_Elements::Doubly_Linked_Grouping	typeref:typename:void
size	include/utility/list.h	/^        void size(unsigned long l) { _size = l; }$/;"	f	class:List_Elements::Singly_Linked_Grouping	typeref:typename:void
size	include/utility/list.h	/^    unsigned long size() const { return _list[R::current_queue()].size(); }$/;"	f	class:Scheduling_Multilist	typeref:typename:unsigned long
size	include/utility/list.h	/^    unsigned long size() const { return _size; }$/;"	f	class:List	typeref:typename:unsigned long
size	include/utility/list.h	/^    unsigned long size() const { return _size; }$/;"	f	class:Simple_List	typeref:typename:unsigned long
size	include/utility/pcap.h	/^        unsigned int size() const { return _incl_len; }$/;"	f	class:PCAP::Packet_Header	typeref:typename:unsigned int
size	include/utility/queue.h	/^    unsigned int size() { return T::size(); }$/;"	f	class:Queue_Wrapper	typeref:typename:unsigned int
size	include/utility/vector.h	/^    unsigned int size() const { return _size; }$/;"	f	class:Vector	typeref:typename:unsigned int
size	src/api/segment.cc	/^unsigned long Segment::size() const$/;"	f	class:Segment	typeref:typename:unsigned long
size_of_data	include/machine/usb.h	/^                unsigned size_of_data : 16;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:unsigned:16
size_t	include/system/types.h	/^typedef __SIZE_TYPE__ size_t;$/;"	t	typeref:typename:__SIZE_TYPE__
slcr	include/machine/cortex/zynq/zynq_machine.h	/^    static volatile Reg32 & slcr(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(SLC/;"	f	class:Zynq	typeref:typename:volatile Reg32 &
sleep	include/synchronizer.h	/^    void sleep() { Thread::sleep(&_queue); }$/;"	f	class:Synchronizer_Common	typeref:typename:void
sleep	src/api/thread.cc	/^void Thread::sleep(Queue * q)$/;"	f	class:Thread	typeref:typename:void
sleepdeep	include/machine/cortex/engine/cortex_m3/scb.h	/^    void sleepdeep() {$/;"	f	class:SCB	typeref:typename:void
smallest	include/utility/math.h	/^T smallest(const T array[], int size)$/;"	f	namespace:Math	typeref:typename:T
smp_barrier	include/architecture/cpu.h	/^    static void smp_barrier(unsigned int cores, unsigned int id) {$/;"	f	class:CPU_Common	typeref:typename:void
smp_init	include/machine/cortex/engine/cortex_a9/gic.h	/^    void smp_init(unsigned int cores) {$/;"	f	class:GIC_Distributor	typeref:typename:void
software_interrupt	include/machine/cortex/cortex_ic.h	/^    static void software_interrupt(Interrupt_Id i) { software_interrupt(); };$/;"	f	class:IC	typeref:typename:void
software_interrupt	src/machine/cortex/cortex_ic.cc	/^void IC::software_interrupt()$/;"	f	class:IC	typeref:typename:void
software_reset	include/machine/pc/pc_e100.h	/^    void software_reset() {$/;"	f	class:E100	typeref:typename:void
sp	include/architecture/armv7/armv7_cpu.h	/^    static Log_Addr sp() { Reg r; ASM("mov %0, sp" : "=r"(r) :); return r; }$/;"	f	class:ARMv7	typeref:typename:Log_Addr
sp	include/architecture/armv7/armv7_cpu.h	/^    static void sp(Log_Addr sp) { ASM("mov sp, %0" : : "r"(Reg(sp))); ASM("isb"); }$/;"	f	class:ARMv7	typeref:typename:void
sp	include/architecture/ia32/ia32_cpu.h	/^    static Log_Addr sp() { return esp(); }$/;"	f	class:CPU	typeref:typename:Log_Addr
sp	include/architecture/ia32/ia32_cpu.h	/^    static void sp(Log_Addr sp) { esp(sp); }$/;"	f	class:CPU	typeref:typename:void
sp	include/architecture/rv32/rv32_cpu.h	/^    static Log_Addr sp() { Reg r; ASM("mv %0, sp" :  "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
sp	include/architecture/rv32/rv32_cpu.h	/^    static void sp(Reg r) {       ASM("mv sp, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
sp	include/architecture/rv64/rv64_cpu.h	/^    static Log_Addr sp() { Reg r; ASM("mv %0, sp" :  "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Log_Addr
sp	include/architecture/rv64/rv64_cpu.h	/^    static void sp(Reg r) {       ASM("mv sp, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
space	include/utility/predictor.h	/^        const Space & space() const { return _space; }$/;"	f	class:Predictor_Common::Spatial	typeref:typename:const Space &
space	include/utility/predictor.h	/^        void space(const Space & s)  { _space = s; }$/;"	f	class:Predictor_Common::Spatial	typeref:typename:void
space_x	include/system/info.h	/^        int space_x;                      \/\/ Spatial coordinates of a node (-1 => mobile)$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:int
space_x	tools/eposmkbi/eposmkbi.cc	/^    int            space_x;   \/\/ Spatial coordinates of a node (-1 => mobile)$/;"	m	struct:Configuration	typeref:typename:int	file:
space_y	include/system/info.h	/^        int space_y;                      \/\/$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:int
space_y	tools/eposmkbi/eposmkbi.cc	/^    int            space_y;$/;"	m	struct:Configuration	typeref:typename:int	file:
space_z	include/system/info.h	/^        int space_z;                      \/\/$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:int
space_z	tools/eposmkbi/eposmkbi.cc	/^    int            space_z;$/;"	m	struct:Configuration	typeref:typename:int	file:
spsr_el1	include/architecture/armv8/armv8_cpu.h	/^    static Reg spsr_el1() { Reg r; ASM("mrs %0, spsr_el1" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
spsr_el1	include/architecture/armv8/armv8_cpu.h	/^    static void spsr_el1(Reg r) { ASM("msr spsr_el1, %0" : : "r"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
spsr_el2	include/architecture/armv8/armv8_cpu.h	/^    static Reg spsr_el2() { Reg r; ASM("mrs %0, spsr_el2" : "=r"(r) :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
spsr_el2	include/architecture/armv8/armv8_cpu.h	/^    static void spsr_el2(Reg r) { ASM("msr spsr_el2, %0" : : "r"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
sqrt	include/utility/math.h	/^inline T sqrt(T x)$/;"	f	namespace:Math	typeref:typename:T
src	include/network/ethernet.h	/^        const Address & src() const { return _src; }$/;"	f	class:Ethernet::Header	typeref:typename:const Address &
srec_decode	src/utility/srec.cc	/^bool SREC::srec_decode(srec_t *srec, char *_line)$/;"	f	class:SREC	typeref:typename:bool
srec_t	include/utility/srec.h	/^    struct srec_t {$/;"	s	class:SREC
sret	include/architecture/rv32/rv32_cpu.h	/^    static void sret() { ASM("sret"); }$/;"	f	class:CPU	typeref:typename:void
sret	include/architecture/rv64/rv64_cpu.h	/^    static void sret() { ASM("sret"); }$/;"	f	class:CPU	typeref:typename:void
ss	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 ss() { Reg16 r; ASM("mov %%ss,%0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
ss0	include/architecture/ia32/ia32_cpu.h	/^        Reg16 ss0;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
ss1	include/architecture/ia32/ia32_cpu.h	/^        Reg16 ss1;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
ss2	include/architecture/ia32/ia32_cpu.h	/^        Reg16 ss2;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
ss3	include/architecture/ia32/ia32_cpu.h	/^        Reg16 ss3;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
sscratch	include/architecture/rv32/rv32_cpu.h	/^    static Reg  sscratch() { Reg r; ASM("csrr %0, sscratch" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sscratch	include/architecture/rv32/rv32_cpu.h	/^    static void sscratch(Reg r)   { ASM("csrw sscratch, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sscratch	include/architecture/rv64/rv64_cpu.h	/^    static Reg  sscratch() { Reg r; ASM("csrr %0, sscratch" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sscratch	include/architecture/rv64/rv64_cpu.h	/^    static void sscratch(Reg r)   { ASM("csrw sscratch, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
ssi	include/machine/cortex/engine/pl022.h	/^    volatile Reg32 & ssi(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ /;"	f	class:PL022	typeref:typename:volatile Reg32 &
sstatus	include/architecture/rv32/rv32_cpu.h	/^    static Reg  sstatus() { Reg r; ASM("csrr %0, sstatus" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sstatus	include/architecture/rv32/rv32_cpu.h	/^    static void sstatus(Reg r)   { ASM("csrw sstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sstatus	include/architecture/rv64/rv64_cpu.h	/^    static Reg  sstatus() { Reg r; ASM("csrr %0, sstatus" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sstatus	include/architecture/rv64/rv64_cpu.h	/^    static void sstatus(Reg r)   { ASM("csrw sstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sstatusc	include/architecture/rv32/rv32_cpu.h	/^    static void sstatusc(Reg r)  { ASM("csrc sstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sstatusc	include/architecture/rv64/rv64_cpu.h	/^    static void sstatusc(Reg r)  { ASM("csrc sstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sstatuss	include/architecture/rv32/rv32_cpu.h	/^    static void sstatuss(Reg r)  { ASM("csrs sstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
sstatuss	include/architecture/rv64/rv64_cpu.h	/^    static void sstatuss(Reg r)  { ASM("csrs sstatus, %0" : : "r"(r) : "cc"); }$/;"	f	class:CPU	typeref:typename:void
stack_size	include/process.h	/^        unsigned int stack_size;$/;"	m	struct:Thread::Configuration	typeref:typename:unsigned int
stamp	include/utility/poly1305.h	/^    void stamp(unsigned char out[16], const unsigned char nonce[16], const unsigned char * messa/;"	f	class:Poly1305	typeref:typename:void
standard_stat_counter	include/machine/pc/pc_e100.h	/^    \/*6*\/   Reg8 pad6:1, direct_rx_dma:1, tco_statistics:1, ci_intr:1, standard_tcb:1, standar/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
standard_tcb	include/machine/pc/pc_e100.h	/^    \/*6*\/   Reg8 pad6:1, direct_rx_dma:1, tco_statistics:1, ci_intr:1, standard_tcb:1, standar/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
start	include/architecture/armv7/armv7_pmu.h	/^    static void start(Channel channel) {$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
start	include/architecture/ia32/ia32_pmu.h	/^    static void start(Channel channel) {$/;"	f	class:Intel_PMU_V1	typeref:typename:void
start	include/architecture/ia32/ia32_pmu.h	/^    static void start(Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:void
start	include/architecture/pmu.h	/^    static void start(Channel channel) {}$/;"	f	class:PMU_Common	typeref:typename:void
start	include/architecture/rv32/rv32_pmu.h	/^    static void start(Channel channel) {$/;"	f	class:RV32_PMU	typeref:typename:void
start	include/architecture/rv64/rv64_pmu.h	/^    static void start(Channel channel) {$/;"	f	class:RV64_PMU	typeref:typename:void
start	include/machine/cortex/engine/cortex_a53/bcm_mailbox.h	/^    void start(unsigned int cpu, Log_Addr addr) {$/;"	f	class:BCM_Mailbox	typeref:typename:void
start	include/process.h	/^    void start() { resume(); }$/;"	f	class:Active	typeref:typename:void
start	include/time.h	/^    void start() { if(_start == 0) _start = Alarm::elapsed(); }$/;"	f	class:Alarm_Chronometer	typeref:typename:void
start	include/time.h	/^    void start() { if(_start == 0) _start = tsc.time_stamp(); }$/;"	f	class:TSC_Chronometer	typeref:typename:void
stat_ack	include/machine/pc/pc_e100.h	/^            volatile Reg8 stat_ack;$/;"	m	struct:i8255x::CSR::__anon798b6efc0108	typeref:typename:volatile Reg8
state	include/machine/cortex/emote3/emote3_usb.h	/^    USB_2_0::STATE state() { return _state; }$/;"	f	class:USB_Engine	typeref:typename:USB_2_0::STATE
state	include/process.h	/^        State state;$/;"	m	struct:Thread::Configuration	typeref:typename:State
state	include/process.h	/^    const volatile State & state() const { return _state; }$/;"	f	class:Thread	typeref:typename:const volatile State &
static_enter	include/system/meta.h	/^        static void static_enter() { T1<T>::static_enter(); T2<T>::static_enter(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
static_enter	include/system/meta.h	/^        static void static_enter() { T1<T>::static_enter(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
static_enter	include/system/meta.h	/^        static void static_enter() {}$/;"	f	struct:ALIST::Recur	typeref:typename:void
static_leave	include/system/meta.h	/^        static void static_leave() { T1<T>::static_leave(); T2<T>::static_leave(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
static_leave	include/system/meta.h	/^        static void static_leave() { T1<T>::static_leave(); }$/;"	f	struct:ALIST::Recur	typeref:typename:void
static_leave	include/system/meta.h	/^        static void static_leave() {}$/;"	f	struct:ALIST::Recur	typeref:typename:void
statistics	include/machine/cortex/cortex_ethernet.h	/^    const Statistics & statistics() {  _statistics.time_stamp = TSC::time_stamp(); return _stati/;"	f	class:Ethernet_NIC	typeref:typename:const Statistics &
statistics	include/machine/cortex/cortex_ieee802_15_4.h	/^    const Statistics & statistics() { _statistics.time_stamp = Engine::time_stamp(); return _sta/;"	f	class:IEEE802_15_4_NIC	typeref:typename:const Statistics &
statistics	include/machine/cortex/engine/m95.h	/^    const Statistics & statistics() { return _statistics; }$/;"	f	class:M95	typeref:typename:const Statistics &
statistics	include/machine/pc/pc_e100.h	/^    const Statistics & statistics() { _statistics.time_stamp = TSC::time_stamp(); return _statis/;"	f	class:E100	typeref:typename:const Statistics &
statistics	include/machine/pc/pc_pcnet32.h	/^    const Statistics & statistics() { _statistics.time_stamp = TSC::time_stamp(); return _statis/;"	f	class:PCNet32	typeref:typename:const Statistics &
statistics	include/machine/pc/pc_rtl8139.h	/^    const Statistics & statistics() { _statistics.time_stamp = TSC::time_stamp(); return _statis/;"	f	class:RTL8139	typeref:typename:const Statistics &
statistics	include/process.h	/^    const volatile Criterion::Statistics & statistics() { return criterion().statistics(); }$/;"	f	class:Thread	typeref:typename:const volatile Criterion::Statistics &
statistics	include/scheduler.h	/^    volatile Statistics & statistics() { return _statistics; }$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:volatile Statistics &
stats	include/machine/pc/pc_e100.h	/^        struct stats stats;$/;"	m	struct:i8255x::mem	typeref:struct:stats
stats	include/machine/pc/pc_e100.h	/^    struct stats {$/;"	s	class:i8255x
status	include/architecture/rv32/rv32_cpu.h	/^    static Reg  status()   { return mstatus(); }$/;"	f	class:CPU	typeref:typename:Reg
status	include/architecture/rv32/rv32_cpu.h	/^    static void status(Status st) { mstatus(st); }$/;"	f	class:CPU	typeref:typename:void
status	include/architecture/rv64/rv64_cpu.h	/^    static Reg  status()   { return mstatus(); }$/;"	f	class:CPU	typeref:typename:Reg
status	include/architecture/rv64/rv64_cpu.h	/^    static void status(Status st) { mstatus(st); }$/;"	f	class:CPU	typeref:typename:void
status	include/machine/pc/pc_e100.h	/^            volatile Reg8 status;$/;"	m	struct:i8255x::CSR::__anon798b6efc0108	typeref:typename:volatile Reg8
status	include/machine/pc/pc_e100.h	/^        volatile Reg16 status;$/;"	m	struct:i8255x::Control	typeref:typename:volatile Reg16
status	include/machine/pc/pc_keyboard.h	/^    static int status() { return(CPU::in8(STATUS)); }$/;"	f	class:i8042	typeref:typename:int
status	include/machine/pc/pc_pci.h	/^    static Reg16 status(const Locator & l) {$/;"	f	class:PCI	typeref:typename:Reg16
status	include/machine/pc/pc_pci.h	/^    static void  status(const Locator & l, Reg16 v) {$/;"	f	class:PCI	typeref:typename:void
status	include/machine/pc/pc_pcnet32.h	/^        volatile Reg16 status;$/;"	m	struct:Am79C970A::Desc	typeref:typename:volatile Reg16
status	include/machine/pci.h	/^        Reg16 status;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg16
stmia	include/architecture/armv7/armv7_cpu.h	/^    static void stmia() { ASM("stmia r1!,{r2,r3,r4,r5,r6,r7,r8,r9}" : : : ); }$/;"	f	class:ARMv7_A	typeref:typename:void
stop	include/architecture/armv7/armv7_pmu.h	/^    static void stop(Channel channel) {$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
stop	include/architecture/ia32/ia32_pmu.h	/^    static void stop(Channel channel) {$/;"	f	class:Intel_PMU_V1	typeref:typename:void
stop	include/architecture/ia32/ia32_pmu.h	/^    static void stop(Channel channel) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:void
stop	include/architecture/pmu.h	/^    static void stop(Channel channel) {}$/;"	f	class:PMU_Common	typeref:typename:void
stop	include/architecture/rv32/rv32_pmu.h	/^    static void stop(Channel channel) {$/;"	f	class:RV32_PMU	typeref:typename:void
stop	include/architecture/rv64/rv64_pmu.h	/^    static void stop(Channel channel) {$/;"	f	class:RV64_PMU	typeref:typename:void
stop	include/time.h	/^    void stop() { lap(); }$/;"	f	class:Alarm_Chronometer	typeref:typename:void
stop	include/time.h	/^    void stop() { lap(); }$/;"	f	class:TSC_Chronometer	typeref:typename:void
stp_code	include/system/info.h	/^        LAddr stp_code;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
stp_code_size	include/system/info.h	/^        Size  stp_code_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
stp_data	include/system/info.h	/^        LAddr stp_data;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
stp_data_size	include/system/info.h	/^        Size  stp_data_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
stp_entry	include/system/info.h	/^        LAddr stp_entry;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
stp_segments	include/system/info.h	/^        Size  stp_segments;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
strcat	src/utility/string.cc	/^    char * strcat(char * dst0, const char *src0)$/;"	f	typeref:typename:char *
strchr	src/utility/string.cc	/^    char * strchr(const char * s1, int i)$/;"	f	typeref:typename:char *
strcmp	src/utility/string.cc	/^    int strcmp(const char * s1, const char * s2)$/;"	f	typeref:typename:int
strcpy	src/utility/string.cc	/^    char * strcpy(char *dst0, const char *src0)$/;"	f	typeref:typename:char *
strip	img/makefile	/^strip:		$(SYSTEM) $(APPLICATION)$/;"	t
strlen	src/utility/string.cc	/^    size_t strlen(const char * str)$/;"	f	typeref:typename:size_t
strncmp	src/utility/string.cc	/^    int strncmp(const char * s1, const char * s2, size_t n)$/;"	f	typeref:typename:int
strncpy	src/utility/string.cc	/^    char * strncpy(char *dst0, const char *src0, size_t count)$/;"	f	typeref:typename:char *
strrchr	src/utility/string.cc	/^    char * strrchr (const char *s, int c)$/;"	f	typeref:typename:char *
strtolower	tools/eposmkbi/eposmkbi.cc	/^void strtolower(char* dst, const char* src) {$/;"	f	typeref:typename:void
stval	include/architecture/rv32/rv32_cpu.h	/^    static Reg stval()  { Reg r; ASM("csrr %0, stval" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
stval	include/architecture/rv64/rv64_cpu.h	/^    static Reg stval()  { Reg r; ASM("csrr %0, stval" :  "=r"(r) : : ); return r; }$/;"	f	class:CPU	typeref:typename:Reg
sub_bytes	src/utility/aes.cc	/^void SWAES<16>::sub_bytes(void)$/;"	f	class:SWAES	typeref:typename:void
subsystem_device_id	include/machine/pci.h	/^        Device_Id subsystem_device_id;$/;"	m	struct:PCI_Common::Header	typeref:typename:Device_Id
subsystem_vendor_id	include/machine/pci.h	/^        Vendor_Id subsystem_vendor_id;$/;"	m	struct:PCI_Common::Header	typeref:typename:Vendor_Id
supports_gpio_power_up	include/machine/cortex/zynq/zynq_machine.h	/^    static const bool supports_gpio_power_up = false;$/;"	m	class:Zynq	typeref:typename:const bool
supports_power_up	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool supports_power_up = true;$/;"	m	struct:Traits	typeref:typename:const bool
supports_power_up	include/machine/cortex/lm3s811/lm3s811_traits.h	/^    static const bool supports_power_up = false;$/;"	m	struct:Traits	typeref:typename:const bool
supports_power_up	include/machine/cortex/raspberry_pi3/raspberry_pi3_traits.h	/^    static const bool supports_power_up = false;$/;"	m	struct:Traits	typeref:typename:const bool
suspend	include/utility/scheduling.h	/^    void suspend(T * obj) {$/;"	f	class:Scheduler	typeref:typename:void
suspend	src/api/thread.cc	/^void Thread::suspend()$/;"	f	class:Thread	typeref:typename:void
svc	include/architecture/armv7/armv7_cpu.h	/^    static void svc() { ASM("svc 0x0"); }$/;"	f	class:ARMv7	typeref:typename:void
svc_enter	include/architecture/armv7/armv7_cpu.h	/^    static void svc_enter(unsigned int from, bool stay_in_svc = false) {$/;"	f	class:ARMv7_A	typeref:typename:void
svc_enter	include/architecture/armv8/armv8_cpu.h	/^    static void svc_enter(unsigned int from, bool ret = true) { Context::push(true); }$/;"	f	class:ARMv8_A	typeref:typename:void
svc_leave	include/architecture/armv7/armv7_cpu.h	/^    static void svc_leave() {$/;"	f	class:ARMv7_A	typeref:typename:void
svc_leave	include/architecture/armv8/armv8_cpu.h	/^    static void svc_leave() { Context::pop(true); }$/;"	f	class:ARMv8_A	typeref:typename:void
svc_stay	include/architecture/armv7/armv7_cpu.h	/^    static void svc_stay() { Context::pop(true, true); }$/;"	f	class:ARMv7_A	typeref:typename:void
svc_stay	include/architecture/armv8/armv8_cpu.h	/^    static void svc_stay() {}$/;"	f	class:ARMv8_A	typeref:typename:void
swap	include/machine/usb.h	/^    static void swap(char & a, char & b) { a ^= b; b ^= a; a ^= b; }$/;"	f	class:USB_2_0	typeref:typename:void
swap16	include/architecture/cpu.h	/^    static Reg16 swap16(Reg16 v) { return$/;"	f	class:CPU_Common	typeref:typename:Reg16
swap32	include/architecture/cpu.h	/^    static Reg32 swap32(Reg32 v) { return$/;"	f	class:CPU_Common	typeref:typename:Reg32
swap64	include/architecture/cpu.h	/^    static Reg64 swap64(Reg64 v) { return$/;"	f	class:CPU_Common	typeref:typename:Reg64
switch_context	src/architecture/armv7/armv7_cpu.cc	/^void CPU::switch_context(Context ** o, Context * n)$/;"	f	class:CPU	typeref:typename:void
switch_context	src/architecture/armv8/armv8_cpu.cc	/^void CPU::switch_context(Context ** o, Context * n)$/;"	f	class:CPU	typeref:typename:void
switch_context	src/architecture/ia32/ia32_cpu.cc	/^void CPU::switch_context(Context * volatile * o, Context * volatile n)$/;"	f	class:CPU	typeref:typename:void
switch_context	src/architecture/rv32/rv32_cpu.cc	/^void CPU::switch_context(Context ** o, Context * n)     \/\/ "o" is in a0 and "n" is in a1$/;"	f	class:CPU	typeref:typename:void
switch_context	src/architecture/rv64/rv64_cpu.cc	/^void CPU::switch_context(Context ** o, Context * n)     \/\/ "o" is in a0 and "n" is in a1$/;"	f	class:CPU	typeref:typename:void
switch_tss	include/architecture/ia32/ia32_cpu.h	/^    static void switch_tss(Reg32 selector) {$/;"	f	class:CPU	typeref:typename:void
sys_code	include/system/info.h	/^        LAddr sys_code;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
sys_code	include/system/info.h	/^        PAddr sys_code;         \/\/ OS Code segment$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
sys_code_size	include/system/info.h	/^        Size  sys_code_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
sys_data	include/system/info.h	/^        LAddr sys_data;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
sys_data	include/system/info.h	/^        PAddr sys_data;         \/\/ OS Data segment$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
sys_data_size	include/system/info.h	/^        Size  sys_data_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
sys_entry	include/system/info.h	/^        LAddr sys_entry;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
sys_info	include/system/info.h	/^        PAddr sys_info;         \/\/ System Info$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
sys_pd	include/system/info.h	/^        PAddr sys_pd;           \/\/ System Page Directory$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
sys_pt	include/system/info.h	/^        PAddr sys_pt;           \/\/ System Page Table$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
sys_segments	include/system/info.h	/^        Size  sys_segments;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
sys_stack	include/system/info.h	/^        LAddr sys_stack;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:LAddr
sys_stack	include/system/info.h	/^        PAddr sys_stack;        \/\/ OS Stack segment  (used only during init and for ukernels, /;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
sys_stack_size	include/system/info.h	/^        Size  sys_stack_size;$/;"	m	struct:System_Info_Common::Kernel_Load_Map	typeref:typename:Size
system_builtin_$(MMOD)	src/system/makefile	/^system_builtin_$(MMOD): $(OBJS)$/;"	t
system_kernel_$(MMOD)	src/system/makefile	/^system_kernel_$(MMOD): $(OBJS)$/;"	t
system_library_$(MMOD)	src/system/makefile	/^system_library_$(MMOD): system_scaffold.o application_scaffold.o$/;"	t
system_offset	include/system/info.h	/^        Size system_offset;$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:Size
system_wide	include/scheduler.h	/^    static const bool system_wide = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
systick	include/machine/cortex/emote3/emote3_timer.h	/^    static SysTick * systick() { return reinterpret_cast<SysTick *>(Memory_Map::SCB_BASE); }$/;"	f	class:System_Timer_Engine	typeref:typename:SysTick *
systick	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    static SysTick * systick() { return reinterpret_cast<SysTick *>(Memory_Map::SCB_BASE); }$/;"	f	class:System_Timer_Engine	typeref:typename:SysTick *
t0	include/utility/predictor.h	/^        Time t0() const { return _t0; }$/;"	f	class:Predictor_Common::Linear	typeref:typename:Time
t0	include/utility/predictor.h	/^        void t0(const Time & t0) { _t0 = t0; }$/;"	f	class:Predictor_Common::Linear	typeref:typename:void
table	app/philosophers_dinner/philosophers_dinner.cc	/^Mutex table;$/;"	v	typeref:typename:Mutex
tag	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        struct msg_tag tag;                     \/\/ the tag structure above to make$/;"	m	struct:IOCtrl::mailbox_msg	typeref:struct:msg_tag
tag	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        struct set_msg_tag tag;                 \/\/ the tag structure above to make$/;"	m	struct:IOCtrl::set_mailbox_msg	typeref:struct:set_msg_tag
tag	include/system/meta.h	/^    enum { tag = tag_ };$/;"	e	enum:CASE::__anon97a16dc90303
tag_id	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 tag_id;                  \/\/ the message id$/;"	m	struct:IOCtrl::msg_tag	typeref:typename:volatile Reg32
tag_id	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 tag_id;                  \/\/ the message id$/;"	m	struct:IOCtrl::set_msg_tag	typeref:typename:volatile Reg32
tail	include/utility/buffer.h	/^    Object_Type & tail() { return _data[_tail]; }$/;"	f	class:Circular_Buffer	typeref:typename:Object_Type &
tail	include/utility/buffer.h	/^    const Object_Type & tail() const { return _data[_tail]; }$/;"	f	class:Circular_Buffer	typeref:typename:const Object_Type &
tail	include/utility/list.h	/^    Element * tail() { return _list[R::current_queue()].tail(); }$/;"	f	class:Scheduling_Multilist	typeref:typename:Element *
tail	include/utility/list.h	/^    Element * tail() { return _tail; }$/;"	f	class:List	typeref:typename:Element *
tail	include/utility/list.h	/^    Element * tail() { return _tail; }$/;"	f	class:Simple_List	typeref:typename:Element *
tail	include/utility/queue.h	/^    Element * tail() { return T::tail(); }$/;"	f	class:Queue_Wrapper	typeref:typename:Element *
taken	include/utility/spin.h	/^    volatile bool taken() const { return (_owner != 0); }$/;"	f	class:Spin	typeref:typename:volatile bool
task_wide	include/scheduler.h	/^    static const bool task_wide = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
tbd_array	include/machine/pc/pc_e100.h	/^        volatile Reg32 tbd_array;$/;"	m	struct:i8255x::Base_Tx_Desc	typeref:typename:volatile Reg32
tbd_number	include/machine/pc/pc_e100.h	/^        volatile Reg8 tbd_number;$/;"	m	struct:i8255x::Base_Tx_Desc	typeref:typename:volatile Reg8
tbds	include/machine/pc/pc_e100.h	/^        TBD tbds[TBD_ARRAY_SIZE];$/;"	m	struct:i82559ER::Tx_Desc	typeref:typename:TBD[]
tcb_byte_count	include/machine/pc/pc_e100.h	/^        volatile Reg16 tcb_byte_count;$/;"	m	struct:i8255x::Base_Tx_Desc	typeref:typename:volatile Reg16
tco_statistics	include/machine/pc/pc_e100.h	/^    \/*6*\/   Reg8 pad6:1, direct_rx_dma:1, tco_statistics:1, ci_intr:1, standard_tcb:1, standar/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
temperature	include/architecture/ia32/ia32_cpu.h	/^    static unsigned int temperature() {$/;"	f	class:CPU	typeref:typename:unsigned int
temperature	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    Reg32 temperature() {$/;"	f	class:IOCtrl	typeref:typename:Reg32
temperature	include/machine/engine/cm1101.h	/^    int temperature() { update_data(); return (_status == OK) ? _temperature : 0; } \/\/ in C$/;"	f	class:CM1101	typeref:typename:int
temperature	include/machine/engine/si7020.h	/^    int temperature() { \/\/ in C$/;"	f	class:SI7020	typeref:typename:int
term_write_cache_line	include/machine/pc/pc_e100.h	/^    \/*3*\/   Reg8 mwi_enable:1, type_enable:1, read_align_enable:1,term_write_cache_line:1, pad/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
test	makefile	/^test: linktest$/;"	t
test_number	src/machine/common/spi_test.cc	/^int test_number = 0;$/;"	v	typeref:typename:int
thread_execution_time	include/scheduler.h	/^        TSC::Time_Stamp thread_execution_time;  \/\/ accumulated thread execution time$/;"	m	union:Scheduling_Criterion_Common::Statistics	typeref:typename:TSC::Time_Stamp
threshold	include/machine/pc/pc_e100.h	/^        volatile Reg8 threshold;$/;"	m	struct:i8255x::Base_Tx_Desc	typeref:typename:volatile Reg8
thumb	include/architecture/armv7/armv7_cpu.h	/^    static const bool thumb = false;$/;"	m	class:ARMv7_A	typeref:typename:const bool
thumb	include/architecture/armv7/armv7_cpu.h	/^    static const bool thumb = true;$/;"	m	class:ARMv7_M	typeref:typename:const bool
ticks	include/time.h	/^    Time_Stamp ticks() {$/;"	f	class:Alarm_Chronometer	typeref:typename:Time_Stamp
ticks	include/time.h	/^    Time_Stamp ticks() {$/;"	f	class:TSC_Chronometer	typeref:typename:Time_Stamp
ticks	include/time.h	/^    static Tick ticks(const Microsecond & time) { return (time + timer_period() \/ 2) \/ timer_p/;"	f	class:Alarm	typeref:typename:Tick
time	include/utility/predictor.h	/^        Time time() const { return _time; }$/;"	f	class:Predictor_Common::Record	typeref:typename:Time
time_error	include/utility/predictor.h	/^        Time time_error;$/;"	m	struct:DBP::Configuration	typeref:typename:Time
time_error	include/utility/predictor.h	/^        Time time_error;$/;"	m	struct:LVP::Configuration	typeref:typename:Time
time_slicer	src/api/thread.cc	/^void Thread::time_slicer(IC::Interrupt_Id i)$/;"	f	class:Thread	typeref:typename:void
time_stamp	include/architecture/armv7/armv7_tsc.h	/^    static Time_Stamp time_stamp() {$/;"	f	class:TSC	typeref:typename:Time_Stamp
time_stamp	include/architecture/armv8/armv8_tsc.h	/^    static Time_Stamp time_stamp() {$/;"	f	class:TSC	typeref:typename:Time_Stamp
time_stamp	include/architecture/ia32/ia32_tsc.h	/^    static Time_Stamp time_stamp() {$/;"	f	class:TSC	typeref:typename:Time_Stamp
time_stamp	include/architecture/ia32/ia32_tsc.h	/^    static void time_stamp(const Time_Stamp & ts) {$/;"	f	class:TSC	typeref:typename:void
time_stamp	include/architecture/rv32/rv32_tsc.h	/^    static Time_Stamp time_stamp() { return (CPU::Reg64(reg(MTIMEH)) << 32) | reg(MTIME); }$/;"	f	class:TSC	typeref:typename:Time_Stamp
time_stamp	include/architecture/rv64/rv64_tsc.h	/^    static Time_Stamp time_stamp() { return (CPU::Reg64(reg(MTIMEH)) << 32) | reg(MTIME); }$/;"	f	class:TSC	typeref:typename:Time_Stamp
time_stamp	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        Time_Stamp time_stamp() {$/;"	f	class:IEEE802_15_4_Engine::Timer	typeref:typename:Time_Stamp
time_stamp	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    Timer::Time_Stamp time_stamp() const { return _eng_timer->time_stamp(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:Timer::Time_Stamp
time_stamp	include/network/ethernet.h	/^        Time_Stamp time_stamp;$/;"	m	struct:Ethernet::Statistics	typeref:typename:Time_Stamp
timed	include/scheduler.h	/^    static const bool timed = false;$/;"	m	class:FCFS	typeref:typename:const bool
timed	include/scheduler.h	/^    static const bool timed = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
timed	include/scheduler.h	/^    static const bool timed = true;$/;"	m	class:RR	typeref:typename:const bool
timer	include/machine/cortex/engine/cortex_a53/bcm_arm_timer.h	/^    volatile Reg32 & timer(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:ARM_Timer	typeref:typename:volatile Reg32 &
timer	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    volatile Reg32 & timer(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:BCM_Mailbox_Timer	typeref:typename:volatile Reg32 &
timer	include/machine/cortex/engine/cortex_a53/bcm_timer.h	/^    volatile Reg32 & timer(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:BCM_Timer	typeref:typename:volatile Reg32 &
timer	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static ARM_Timer * timer() { return reinterpret_cast<ARM_Timer *>(Memory_Map::TIMER1_BASE); /;"	f	class:ARM_Timer_Engine	typeref:typename:ARM_Timer *
timer	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static BCM_Timer * timer() { return reinterpret_cast<BCM_Timer *>(Memory_Map::TIMER0_BASE); /;"	f	class:User_Timer_Engine	typeref:typename:BCM_Timer *
timer	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    static Timer_Base * timer() { return reinterpret_cast<Timer_Base *>( Memory_Map::TIMER0_BASE/;"	f	class:System_Timer_Engine	typeref:typename:Timer_Base *
timer	include/machine/pc/pc_c905.h	/^    Reg8  timer;$/;"	m	class:C905	typeref:typename:Reg8
timer_accuracy	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    constexpr PPB timer_accuracy() const { return _radio_timer->accuracy(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:PPB
timer_accuracy	include/network/ethernet.h	/^        PPM timer_accuracy;$/;"	m	struct:Ethernet::Configuration	typeref:typename:PPM
timer_adjust	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void timer_adjust(Timer::Offset o) const { _eng_timer->adjust(o); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
timer_frequency	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    constexpr Hertz timer_frequency() const { return _radio_timer->clock(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:Hertz
timer_frequency	include/network/ethernet.h	/^        Hertz timer_frequency;$/;"	m	struct:Ethernet::Configuration	typeref:typename:Hertz
timer_period	include/time.h	/^    static Microsecond timer_period() { return 1000000 \/ frequency(); }$/;"	f	class:Alarm	typeref:typename:Microsecond
times	include/time.h	/^    unsigned int times() const { return _times; }$/;"	f	class:Alarm	typeref:typename:unsigned int
times_txed	include/machine/nic.h	/^            unsigned int times_txed;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:unsigned int
times_txed	include/machine/nic.h	/^        unsigned int times_txed;              \/\/ Number of times the MAC transmited this buffe/;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:unsigned int
tlen	include/machine/pc/pc_pcnet32.h	/^        Reg8 tlen;		\/\/ log2(n buf), e.g. 3 ->  8 Tx_Desc$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg8
tm	include/machine/pc/legacy_pc/legacy_pc_info.h	/^    Time_Map tm;$/;"	m	struct:System_Info	typeref:typename:Time_Map
tmp_to_cpsr	include/architecture/armv7/armv7_cpu.h	/^    static void tmp_to_cpsr() { ASM("msr cpsr, r12" : : : "cc"); }$/;"	f	class:ARMv7_A	typeref:typename:void
tmp_to_psr	include/architecture/armv7/armv7_cpu.h	/^    static void tmp_to_psr() { ASM("msr xpsr_nzcvq, r12" : : : "cc"); }$/;"	f	class:ARMv7_M	typeref:typename:void
tmp_to_pstate	include/architecture/armv8/armv8_cpu.h	/^    static void tmp_to_pstate() {$/;"	f	class:ARMv8_A	typeref:typename:void
tmp_to_spsr	include/architecture/armv7/armv7_cpu.h	/^    static void tmp_to_spsr() { ASM("msr spsr, r12" : : : "cc"); }$/;"	f	class:ARMv7_A	typeref:typename:void
to_offset	src/machine/common/rtc_common.cc	/^Second RTC_Common::Date::to_offset(unsigned long epoch_days) const$/;"	f	class:RTC_Common::Date	typeref:typename:Second
token_values	tools/eposcfg/eposcfg.cc	/^char token_values[TOKENS][STRING_SIZE];$/;"	v	typeref:typename:char[][]
tokens	tools/eposcfg/eposcfg.cc	/^char tokens[TOKENS][STRING_SIZE] = {$/;"	v	typeref:typename:char[][]
total_size	include/utility/list.h	/^    unsigned long total_size() const {$/;"	f	class:Scheduling_Multilist	typeref:typename:unsigned long
tp	include/architecture/rv32/rv32_cpu.h	/^    static Reg  tp() { Reg r; ASM("mv %0, x4" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg
tp	include/architecture/rv32/rv32_cpu.h	/^    static void tp(Reg r) {   ASM("mv x4, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
tp	include/architecture/rv64/rv64_cpu.h	/^    static Reg  tp() { Reg r; ASM("mv %0, x4" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg
tp	include/architecture/rv64/rv64_cpu.h	/^    static void tp(Reg r) {   ASM("mv x4, %0" : : "r"(r) :); }$/;"	f	class:CPU	typeref:typename:void
tr	include/architecture/ia32/ia32_cpu.h	/^    static Reg16 tr() { Reg16 r; ASM("str %0" : "=r"(r) :); return r; }$/;"	f	class:CPU	typeref:typename:Reg16
tr	include/architecture/ia32/ia32_cpu.h	/^    static void tr(Reg16 r) {    ASM("ltr %0" : : "r"(r)); }$/;"	f	class:CPU	typeref:typename:void
trace	app/hello/hello_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace	app/producer_consumer/producer_consumer_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace	tests/active_test/active_test_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace	tests/alarm_test/alarm_test_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace	tests/nic_test/nic_test_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace	tests/segment_test/segment_test_traits.h	/^    static const bool trace   = false;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	app/hello/hello_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	app/producer_consumer/producer_consumer_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	tests/active_test/active_test_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	tests/alarm_test/alarm_test_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	tests/nic_test/nic_test_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
trace_idle	tests/segment_test/segment_test_traits.h	/^    static const bool trace_idle = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
track_idle	include/scheduler.h	/^    static const bool track_idle = false;$/;"	m	class:Scheduling_Criterion_Common	typeref:typename:const bool
transmit	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool transmit() { return _rf->transmit(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
transmit	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool transmit() {$/;"	f	class:CC2538RF	typeref:typename:bool
transmit_no_cca	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void transmit_no_cca() { _rf->transmit_no_cca(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
transmit_no_cca	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void transmit_no_cca() {$/;"	f	class:CC2538RF	typeref:typename:void
trickle	include/utility/predictor.h	/^    bool trickle(const Time & t, const Value & v) { assert(false); return false; }$/;"	f	class:Dummy_Predictor	typeref:typename:bool
trickle	include/utility/predictor.h	/^    bool trickle(const Time & time, const Value & value) {$/;"	f	class:DBP	typeref:typename:bool
trickle	include/utility/predictor.h	/^    bool trickle(const Time & time, const Value & value) {$/;"	f	class:LVP	typeref:typename:bool
trilaterate	include/utility/geometry.h	/^    static Point trilaterate(const Point & p1, const Distance & d1,  const Point & p2, const Dis/;"	f	struct:Point	typeref:typename:Point
trusted	include/machine/nic.h	/^    	bool trusted;                         \/\/ If true, this message was successfully verified /;"	m	struct:NIC_Common::TSTP_Metadata	typeref:typename:bool
trusted	include/machine/nic.h	/^            bool trusted;$/;"	m	union:NIC_Common::Dummy_Metadata::__anon0945c18c020a	typeref:typename:bool
try_get	include/machine/cortex/emote3/emote3_spi.h	/^    bool try_get(int * data) { return _pl022->try_get(reinterpret_cast<Reg32 *>(data)); }$/;"	f	class:SPI_Engine	typeref:typename:bool
try_get	include/machine/cortex/engine/pl022.h	/^    bool try_get(Reg32 * data) {$/;"	f	class:PL022	typeref:typename:bool
try_get	include/machine/riscv/riscv_spi.h	/^    bool try_get(int * data) {$/;"	f	class:SPI	typeref:typename:bool
try_put	include/machine/cortex/emote3/emote3_spi.h	/^    bool try_put(int data) { return _pl022->try_put(data); }$/;"	f	class:SPI_Engine	typeref:typename:bool
try_put	include/machine/riscv/riscv_spi.h	/^    bool try_put(int data) {$/;"	f	class:SPI	typeref:typename:bool
tsc	include/time.h	/^    TSC tsc;$/;"	m	class:Alarm_Chronometer	typeref:typename:TSC
tsc	include/time.h	/^    TSC tsc;$/;"	m	class:TSC_Chronometer	typeref:typename:TSC
tsl	include/architecture/armv7/armv7_cpu.h	/^    static T tsl(volatile T & lock) {$/;"	f	class:ARMv7	typeref:typename:T
tsl	include/architecture/armv8/armv8_cpu.h	/^    static T tsl(volatile T & lock) {$/;"	f	class:CPU	typeref:typename:T
tsl	include/architecture/cpu.h	/^    static T tsl(volatile T & lock) {$/;"	f	class:CPU_Common	typeref:typename:T
tsl	include/architecture/ia32/ia32_cpu.h	/^    static T tsl(volatile T & lock) {$/;"	f	class:CPU	typeref:typename:T
tsl	include/architecture/rv32/rv32_cpu.h	/^    static T tsl(volatile T & lock) {$/;"	f	class:CPU	typeref:typename:T
tsl	include/architecture/rv64/rv64_cpu.h	/^    static T tsl(volatile T & lock) {$/;"	f	class:CPU	typeref:typename:T
tsl	include/synchronizer.h	/^    bool tsl(volatile bool & lock) { return CPU::tsl(lock); }$/;"	f	class:Synchronizer_Common	typeref:typename:bool
tss	include/machine/pc/legacy_pc/legacy_pc_info.h	/^        PAddr tss;              \/\/ TSSs (only for system call; 1 per CPU)$/;"	m	struct:System_Info::Physical_Memory_Map	typeref:typename:PAddr
tstp_mac	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool tstp_mac = true;$/;"	m	struct:Traits	typeref:typename:const bool
ttbcr	include/architecture/armv7/armv7_cpu.h	/^    static Reg  ttbcr() { Reg r; ASM ("mrc p15, 0, %0, c2, c0, 2" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv7_A	typeref:typename:Reg
ttbcr	include/architecture/armv7/armv7_cpu.h	/^    static void ttbcr(Reg r) {   ASM ("mcr p15, 0, %0, c2, c0, 2" : : "p"(r) :); }$/;"	f	class:ARMv7_A	typeref:typename:void
ttbcr	include/architecture/armv8/armv8_cpu.h	/^    static Reg  ttbcr() { Reg r; ASM ("mrs %0, tcr_el1" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
ttbcr	include/architecture/armv8/armv8_cpu.h	/^    static void ttbcr(Reg r) {   ASM ("msr tcr_el1, %0" : : "p"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
ttbr0	include/architecture/armv7/armv7_cpu.h	/^    static Reg  ttbr0() { Reg r; ASM ("mrc p15, 0, %0, c2, c0, 0" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv7_A	typeref:typename:Reg
ttbr0	include/architecture/armv7/armv7_cpu.h	/^    static void ttbr0(Reg r) {   ASM ("mcr p15, 0, %0, c2, c0, 0" : : "p"(r) :); }$/;"	f	class:ARMv7_A	typeref:typename:void
ttbr0	include/architecture/armv8/armv8_cpu.h	/^    static Reg  ttbr0() { Reg r; ASM ("mrs %0, ttbr0_el1" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
ttbr0	include/architecture/armv8/armv8_cpu.h	/^    static void ttbr0(Reg r) {   ASM ("msr ttbr0_el1, %0" : : "p"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
ttbr1	include/architecture/armv8/armv8_cpu.h	/^    static Reg  ttbr1() { Reg r; ASM ("mrs %0, ttbr1_el1" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
ttbr1	include/architecture/armv8/armv8_cpu.h	/^    static void ttbr1(Reg r) {   ASM ("msr ttbr1_el1, %0" : : "p"(r) :); }$/;"	f	class:ARMv8_A	typeref:typename:void
tval	include/architecture/rv32/rv32_cpu.h	/^    static Reg  tval()   { return mtval(); }$/;"	f	class:CPU	typeref:typename:Reg
tval	include/architecture/rv64/rv64_cpu.h	/^    static Reg  tval()   { return mtval(); }$/;"	f	class:CPU	typeref:typename:Reg
tx_bytes	include/machine/nic.h	/^        Count tx_bytes;$/;"	m	struct:NIC_Common::Statistics	typeref:typename:Count
tx_deferred	include/machine/pc/pc_e100.h	/^              tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_dma_max_count	include/machine/pc/pc_e100.h	/^    \/*5*\/   Reg8 tx_dma_max_count:7, dma_max_count_enable:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:7
tx_done	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool tx_done() { return _rf->tx_done(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
tx_done	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool tx_done() {$/;"	f	class:CC2538RF	typeref:typename:bool
tx_dynamic_tbd	include/machine/pc/pc_e100.h	/^    \/*7*\/   Reg8 rx_discard_short_frames:1, tx_underrun_retry:2, pad7:3, tx_two_frames_in_fifo/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
tx_fifo_limit	include/machine/pc/pc_e100.h	/^    \/*1*\/   Reg8 rx_fifo_limit:4, tx_fifo_limit:3, pad1:1;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:3
tx_good_frames	include/machine/pc/pc_e100.h	/^        Reg32 tx_good_frames, tx_max_collisions, tx_late_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_late_collisions	include/machine/pc/pc_e100.h	/^        Reg32 tx_good_frames, tx_max_collisions, tx_late_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_lost_crs	include/machine/pc/pc_e100.h	/^              tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_max_collisions	include/machine/pc/pc_e100.h	/^        Reg32 tx_good_frames, tx_max_collisions, tx_late_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_multiple_collisions	include/machine/pc/pc_e100.h	/^              tx_multiple_collisions, tx_total_collisions;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_overruns	include/network/ethernet.h	/^        Count tx_overruns;$/;"	m	struct:Ethernet::Statistics	typeref:typename:Count
tx_packets	include/machine/nic.h	/^        Count tx_packets;$/;"	m	struct:NIC_Common::Statistics	typeref:typename:Count
tx_padding	include/machine/pc/pc_e100.h	/^    \/*18*\/  Reg8 rx_stripping:1, tx_padding:1, rx_crc_transfer:1, rx_long_ok:1, fc_priority_th/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
tx_power	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    Percent tx_power() { return _rf->tx_power(); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:Percent
tx_power	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    Percent tx_power() {$/;"	f	class:CC2538RF	typeref:typename:Percent
tx_power	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void tx_power(const Percent & p) { _rf->tx_power(p); }$/;"	f	class:IEEE802_15_4_Engine	typeref:typename:void
tx_power	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    void tx_power(const Percent & p) {$/;"	f	class:CC2538RF	typeref:typename:void
tx_ring	include/machine/pc/pc_pcnet32.h	/^        Reg32 tx_ring;		\/\/ Rx Ring DMA physical address$/;"	m	struct:Am79C970A::Init_Block	typeref:typename:Reg32
tx_rx_status	include/machine/pc/pc_e100.h	/^    enum tx_rx_status {$/;"	g	class:i8255x
tx_single_collisions	include/machine/pc/pc_e100.h	/^              tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_total_collisions	include/machine/pc/pc_e100.h	/^              tx_multiple_collisions, tx_total_collisions;$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
tx_two_frames_in_fifo	include/machine/pc/pc_e100.h	/^    \/*7*\/   Reg8 rx_discard_short_frames:1, tx_underrun_retry:2, pad7:3, tx_two_frames_in_fifo/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
tx_underrun_retry	include/machine/pc/pc_e100.h	/^    \/*7*\/   Reg8 rx_discard_short_frames:1, tx_underrun_retry:2, pad7:3, tx_two_frames_in_fifo/;"	m	struct:i8255x::config	typeref:typename:Reg8:2
tx_underruns	include/machine/pc/pc_e100.h	/^              tx_underruns, tx_lost_crs, tx_deferred, tx_single_collisions,$/;"	m	struct:i8255x::stats	typeref:typename:Reg32
txd	include/machine/cortex/emote3/emote3_uart.h	/^    void txd(char c) { return _pl011->txd(c); }$/;"	f	class:UART_Engine	typeref:typename:void
txd	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    void txd(Reg8 c) { uart(AUX_MU_IO_REG) = c; }$/;"	f	class:BCM_UART	typeref:typename:void
txd	include/machine/cortex/engine/pl011.h	/^    void txd(Reg8 c) { uart(DR) = c; }$/;"	f	class:PL011	typeref:typename:void
txd	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    void txd(char c) { return _pl011->txd(c); }$/;"	f	class:UART_Engine	typeref:typename:void
txd	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    void txd(char c) { return _uart->txd(c); }$/;"	f	class:UART_Engine	typeref:typename:void
txd	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    void txd(char c) { return _pl011->txd(c); }$/;"	f	class:UART_Engine	typeref:typename:void
txd	include/machine/cortex/zynq/zynq_uart.h	/^    void txd(char c) { return _uart->txd(c); }$/;"	f	class:UART_Engine	typeref:typename:void
txd	include/machine/cortex/zynq/zynq_uart.h	/^    void txd(unsigned char ch) { uart(TX_RX_FIFO0) = ch; }$/;"	f	class:Zynq_UART_Engine	typeref:typename:void
txd	include/machine/pc/pc_uart.h	/^    void txd(Reg8 c) { reg(THR, c); }$/;"	f	class:NS16550AF	typeref:typename:void
txd	include/machine/riscv/riscv_spi.h	/^    void txd(Reg8 c) { _spi->txdata(c); }$/;"	f	class:SiFive_SPI_Engine	typeref:typename:void
txd	include/machine/riscv/riscv_uart.h	/^    void txd(Reg8 c) { reg(TXD) = c; }$/;"	f	class:DW8250	typeref:typename:void
txd	include/machine/riscv/riscv_uart.h	/^    void txd(Reg8 c) { reg(TXD) = c; }$/;"	f	class:NS16500A	typeref:typename:void
txd	include/machine/riscv/riscv_uart.h	/^    void txd(Reg8 c) { reg(TXDATA) = c & DATA; }$/;"	f	class:SiFive_UART	typeref:typename:void
txd_empty	include/machine/cortex/emote3/emote3_uart.h	/^    bool txd_empty() { return _pl011->txd_empty(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_empty	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    bool txd_empty() { return (uart(AUX_MU_LSR_REG) & TXF_LSR_IDLE); }$/;"	f	class:BCM_UART	typeref:typename:bool
txd_empty	include/machine/cortex/engine/pl011.h	/^    bool txd_empty() { return (uart(FR) & TXFE) && !(uart(FR) & BUSY); }$/;"	f	class:PL011	typeref:typename:bool
txd_empty	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    bool txd_empty() { return _pl011->txd_empty(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_empty	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    bool txd_empty() { return _uart->txd_empty(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_empty	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    bool txd_empty() { return _pl011->txd_empty(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_empty	include/machine/cortex/zynq/zynq_uart.h	/^    bool txd_empty() { return _uart->txd_empty(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_ok	include/machine/cortex/emote3/emote3_uart.h	/^    bool txd_ok() { return _pl011->txd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_ok	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    bool txd_ok() { return (uart(AUX_MU_LSR_REG) & TXF_LSR_EMPTY); }$/;"	f	class:BCM_UART	typeref:typename:bool
txd_ok	include/machine/cortex/engine/pl011.h	/^    bool txd_ok() { return !(uart(FR) & TXFF); }$/;"	f	class:PL011	typeref:typename:bool
txd_ok	include/machine/cortex/lm3s811/lm3s811_uart.h	/^    bool txd_ok() { return _pl011->txd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_ok	include/machine/cortex/raspberry_pi3/raspberry_pi3_uart.h	/^    bool txd_ok() { return _uart->txd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_ok	include/machine/cortex/realview_pbx/realview_pbx_uart.h	/^    bool txd_ok() { return _pl011->txd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_ok	include/machine/cortex/zynq/zynq_uart.h	/^    bool txd_ok() { return !(uart(CHANNEL_STS_REG0) & STS_TFUL); }$/;"	f	class:Zynq_UART_Engine	typeref:typename:bool
txd_ok	include/machine/cortex/zynq/zynq_uart.h	/^    bool txd_ok() { return _uart->txd_ok(); }$/;"	f	class:UART_Engine	typeref:typename:bool
txd_ok	include/machine/pc/pc_uart.h	/^    bool txd_ok() { return reg(LSR) & THOLD_REG; }$/;"	f	class:NS16550AF	typeref:typename:bool
txd_ok	include/machine/riscv/riscv_spi.h	/^    bool txd_ok() { return !(_spi->txdata() & SiFive_SPI::FULL); }$/;"	f	class:SiFive_SPI_Engine	typeref:typename:bool
txd_ok	include/machine/riscv/riscv_uart.h	/^    bool txd_ok() {  return (reg(LSR) & THOLD_REG); }$/;"	f	class:DW8250	typeref:typename:bool
txd_ok	include/machine/riscv/riscv_uart.h	/^    bool txd_ok() {  return (reg(LSR) & THOLD_REG); }$/;"	f	class:NS16500A	typeref:typename:bool
txd_ok	include/machine/riscv/riscv_uart.h	/^    bool txd_ok() { return !(reg(TXDATA) & FULL); }$/;"	f	class:SiFive_UART	typeref:typename:bool
txdata	include/machine/riscv/riscv_spi.h	/^    Reg32 txdata() { return reg(TXDATA); }$/;"	f	class:SiFive_SPI	typeref:typename:Reg32
txdata	include/machine/riscv/riscv_spi.h	/^    void txdata(Reg32 c) { reg(TXDATA) = c; }$/;"	f	class:SiFive_SPI	typeref:typename:void
txpktid	include/machine/pc/pc_c905.h	/^    Reg8  txpktid;$/;"	m	class:C905	typeref:typename:Reg8
txstatus	include/machine/pc/pc_c905.h	/^    Reg8  txstatus;$/;"	m	class:C905	typeref:typename:Reg8
type	include/machine/mifare.h	/^        PICC_Type type() const { return static_cast<PICC_Type>(_uid_sak[_size] & 0x7F); }$/;"	f	class:MIFARE::UID	typeref:typename:PICC_Type
type	include/machine/mifare.h	/^        const Key_Type type() const { return _type; }$/;"	f	class:MIFARE::Key	typeref:typename:const Key_Type
type	include/machine/pci.h	/^        Reg8 type;$/;"	m	struct:PCI_Common::Header	typeref:typename:Reg8
type	include/machine/usb.h	/^                        unsigned type : 2;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding::__anon09c9e49c090a::__anon09c9e49c0a08	typeref:typename:unsigned:2
type	include/machine/usb.h	/^                        unsigned type : 2;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State::__anon09c9e49c0b0a::__anon09c9e49c0c08	typeref:typename:unsigned:2
type	include/machine/usb.h	/^                    unsigned type : 2;$/;"	m	struct:USB_2_0::Request::Device_Request::__anon09c9e49c010a::__anon09c9e49c0208	typeref:typename:unsigned:2
type	include/machine/usb.h	/^                    unsigned type : 2;$/;"	m	struct:USB_2_0::Request::Get_Descriptor::__anon09c9e49c050a::__anon09c9e49c0608	typeref:typename:unsigned:2
type	include/machine/usb.h	/^                    unsigned type : 2;$/;"	m	struct:USB_2_0::Request::Set_Address::__anon09c9e49c030a::__anon09c9e49c0408	typeref:typename:unsigned:2
type	include/machine/usb.h	/^                    unsigned type : 2;$/;"	m	struct:USB_2_0::Request::Set_Configuration::__anon09c9e49c070a::__anon09c9e49c0808	typeref:typename:unsigned:2
type	include/utility/list.h	/^        const R & type() const { return _type; }$/;"	f	class:List_Elements::Doubly_Linked_Typed	typeref:typename:const R &
type	include/utility/predictor.h	/^        unsigned char type() const { return _type; }$/;"	f	class:Predictor_Common::Model	typeref:typename:unsigned char
type	include/utility/predictor.h	/^    unsigned char type() const { return _type; }$/;"	f	class:Predictor_Common::Model	typeref:typename:unsigned char
type	include/utility/srec.h	/^      unsigned char type;$/;"	m	struct:SREC::srec_t	typeref:typename:unsigned char
type_enable	include/machine/pc/pc_e100.h	/^    \/*3*\/   Reg8 mwi_enable:1, type_enable:1, read_align_enable:1,term_write_cache_line:1, pad/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
typed	include/utility/heap.h	/^    static const bool typed = Traits<System>::multiheap;$/;"	m	class:Heap	typeref:typename:const bool
typed_free	include/utility/heap.h	/^    static void typed_free(void * ptr) {$/;"	f	class:Heap	typeref:typename:void
tyr_put	include/machine/cortex/engine/pl022.h	/^    bool tyr_put(Reg32 data) {$/;"	f	class:PL022	typeref:typename:bool
uart	include/machine/cortex/engine/cortex_a53/bcm_uart.h	/^    volatile Reg32 & uart(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:BCM_UART	typeref:typename:volatile Reg32 &
uart	include/machine/cortex/engine/pl011.h	/^    volatile Reg32 & uart(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:PL011	typeref:typename:volatile Reg32 &
uart	include/machine/cortex/zynq/zynq_uart.h	/^    volatile Reg32 & uart(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \//;"	f	class:Zynq_UART_Engine	typeref:typename:volatile Reg32 &
uart	src/machine/common/uart_test.cc	/^UART uart;$/;"	v	typeref:typename:UART
udelay	include/machine/pc/pc_e100.h	/^    void udelay(long long d) {$/;"	f	class:i8255x	typeref:typename:void
uid	include/machine/mifare.h	/^        Reg8 * uid() { return _uid_sak; }$/;"	f	class:MIFARE::UID	typeref:typename:Reg8 *
uid	include/machine/mifare.h	/^        const Reg8 * uid() const { return _uid_sak; }$/;"	f	class:MIFARE::UID	typeref:typename:const Reg8 *
uid	include/machine/mifare.h	/^        void uid(const void * u) {$/;"	f	class:MIFARE::UID	typeref:typename:void
uid	include/machine/mifare.h	/^        void uid(const void * u, unsigned int s) { size(s); uid(u); }$/;"	f	class:MIFARE::UID	typeref:typename:void
ulltoa	src/utility/ostream.cc	/^int OStream::ulltoa(unsigned long long int v, char * s, unsigned int i)$/;"	f	class:OStream	typeref:typename:int
ultoa	src/utility/ostream.cc	/^int OStream::ultoa(unsigned long v, char * s, unsigned int i)$/;"	f	class:OStream	typeref:typename:int
unaligned_memory_access	include/architecture/armv7/armv7_traits.h	/^    static const bool unaligned_memory_access   = false;$/;"	m	struct:Traits	typeref:typename:const bool
unaligned_memory_access	include/architecture/armv8/armv8_traits.h	/^    static const bool unaligned_memory_access   = false;$/;"	m	struct:Traits	typeref:typename:const bool
unaligned_memory_access	include/architecture/ia32/ia32_traits.h	/^    static const bool unaligned_memory_access   = true;$/;"	m	struct:Traits	typeref:typename:const bool
unaligned_memory_access	include/architecture/rv32/rv32_traits.h	/^    static const bool unaligned_memory_access   = false;$/;"	m	struct:Traits	typeref:typename:const bool
unaligned_memory_access	include/architecture/rv64/rv64_traits.h	/^    static const bool unaligned_memory_access   = false;$/;"	m	struct:Traits	typeref:typename:const bool
unbind	include/utility/binding.h	/^    static bool unbind(const Key_A & ka) {$/;"	f	class:Binding	typeref:typename:bool
unclock_i2c	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void unclock_i2c(){$/;"	f	class:SysCtrl	typeref:typename:void
unclock_ieee802_15_4	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void unclock_ieee802_15_4() {$/;"	f	class:SysCtrl	typeref:typename:void
unclock_spi	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void unclock_spi(unsigned int unit) {$/;"	f	class:SysCtrl	typeref:typename:void
unclock_timer	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void unclock_timer(unsigned int unit) {$/;"	f	class:SysCtrl	typeref:typename:void
unclock_timer	include/machine/cortex/lm3s811/lm3s811_sysctrl.h	/^    void unclock_timer(unsigned int unit) {}$/;"	f	class:SysCtrl	typeref:typename:void
unclock_uart	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void unclock_uart(unsigned int unit) {$/;"	f	class:SysCtrl	typeref:typename:void
undefined_instruction	include/machine/cortex/cortex_ic.h	/^    static void undefined_instruction(Interrupt_Id i) { undefined_instruction(); };$/;"	f	class:IC	typeref:typename:void
undefined_instruction	src/machine/cortex/cortex_ic.cc	/^void IC::undefined_instruction()$/;"	f	class:IC	typeref:typename:void
unflag	include/architecture/mmu.h	/^    constexpr static Phy_Addr unflag(Log_Addr addr) { return addr & ~(sizeof(Page) - 1); }$/;"	f	class:MMU_Common	typeref:typename:Phy_Addr
unit	include/network/ethernet.h	/^        unsigned int unit;$/;"	m	struct:Ethernet::Configuration	typeref:typename:unsigned int
unlock	include/machine/cortex/emote3/emote3_usb.h	/^    void unlock() {$/;"	f	class:USB_Engine	typeref:typename:void
unlock	include/process.h	/^    static void unlock() { CPU::int_enable(); }$/;"	f	class:Thread	typeref:typename:void
unlock	include/time.h	/^    static void unlock() { Thread::unlock(); }$/;"	f	class:Alarm	typeref:typename:void
unlock	include/utility/buffer.h	/^    void unlock() { _lock = 0; }$/;"	f	class:Buffer	typeref:typename:void
unlock	src/api/mutex.cc	/^void Mutex::unlock()$/;"	f	class:Mutex	typeref:typename:void
unlock_slcr	include/machine/cortex/zynq/zynq_machine.h	/^    static void unlock_slcr() { slcr(SLCR_UNLOCK) = UNLOCK_KEY; }$/;"	f	class:Zynq	typeref:typename:void
unmap	include/architecture/ia32/ia32_mmu.h	/^        void unmap(int from, int to) {$/;"	f	class:MMU::Page_Table	typeref:typename:void
unpend	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void unpend() {$/;"	f	class:NVIC	typeref:typename:void
unpend	include/machine/cortex/engine/cortex_m3/nvic.h	/^    void unpend(IRQ i) {$/;"	f	class:NVIC	typeref:typename:void
unsleepdeep	include/machine/cortex/engine/cortex_m3/scb.h	/^    void unsleepdeep() {$/;"	f	class:SCB	typeref:typename:void
untyped_free	include/utility/heap.h	/^    static void untyped_free(Heap * heap, void * ptr) {$/;"	f	class:Heap	typeref:typename:void
update	include/scheduler.h	/^    bool update() { return false; }$/;"	f	class:Scheduling_Criterion_Common	typeref:typename:bool
update	include/utility/predictor.h	/^    void update(const Model & m, const bool & from_sink) { _model = m; }$/;"	f	class:DBP	typeref:typename:void
update	include/utility/predictor.h	/^    void update(const Model & m, const bool & from_sink) { _model = m; }$/;"	f	class:Dummy_Predictor	typeref:typename:void
update	include/utility/predictor.h	/^    void update(const Model & m, const bool & from_sink) { _model = m; }$/;"	f	class:LVP	typeref:typename:void
update	include/utility/predictor.h	/^    void update(const Time & t, const Value & v) { _history.insert(t, v); }$/;"	f	class:DBP	typeref:typename:void
update	tests/nic_test/nic_test.cc	/^    void update(typename NIC<Family>::Observed * obs,  const typename NIC<Family>::Protocol & p,/;"	f	class:NIC_Receiver	typeref:typename:void	file:
update_data	include/machine/engine/cm1101.h	/^    void update_data() {$/;"	f	class:CM1101	typeref:typename:void
upper	include/machine/pc/pc_keyboard.h	/^    static char upper(char c) { return ((c >= 'a') && (c <= 'z')) ? (c -'a' + 'A') : c; }$/;"	f	class:PS2_Keyboard	typeref:typename:char
us2count	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^        static Count us2count(const Microsecond & us) { return Convert::us2count<Count, Microsec/;"	f	class:CC2538RF::Timer	typeref:typename:Count
us2count	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    Microsecond us2count( CC2538RF::Timer::Count cnt ) { return CC2538RF::Timer::count2us( cnt )/;"	f	class:IEEE802_15_4_Engine	typeref:typename:Microsecond
us2count	include/utility/convert.h	/^inline Count us2count(const Count & frequency, const Time & time) { return static_cast<Temporary/;"	f	namespace:Convert	typeref:typename:Count
usb	include/machine/cortex/emote3/emote3_usb.h	/^    volatile Reg32 & usb(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(Memory_Map:/;"	f	class:USB_Engine	typeref:typename:volatile Reg32 &
user_save	include/architecture/armv7/armv7_traits.h	/^    static const bool user_save = true;$/;"	m	struct:Traits	typeref:typename:const bool
user_save	include/architecture/armv8/armv8_traits.h	/^    static const bool user_save = true;$/;"	m	struct:Traits	typeref:typename:const bool
user_save	include/architecture/ia32/ia32_traits.h	/^    static const bool user_save = true;$/;"	m	struct:Traits	typeref:typename:const bool
user_save	include/architecture/rv32/rv32_traits.h	/^    static const bool user_save = true;$/;"	m	struct:Traits	typeref:typename:const bool
user_save	include/architecture/rv64/rv64_traits.h	/^    static const bool user_save = true;$/;"	m	struct:Traits	typeref:typename:const bool
usr_mem_base	include/system/info.h	/^        PAddr usr_mem_base;     \/\/ User-visible memory base address$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
usr_mem_top	include/system/info.h	/^        PAddr usr_mem_top;      \/\/ User-visible memory top address$/;"	m	struct:System_Info_Common::Physical_Memory_Map	typeref:typename:PAddr
utoa	src/utility/ostream.cc	/^int OStream::utoa(unsigned int v, char * s, unsigned int i)$/;"	f	class:OStream	typeref:typename:int
utoa	src/utility/string.cc	/^    int utoa(unsigned long v, char * dst)$/;"	f	typeref:typename:int
uuid	include/machine/cortex/cortex_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; }$/;"	f	class:Machine	typeref:typename:const UUID &
uuid	include/machine/cortex/emote3/emote3_machine.h	/^    static const UUID & uuid() { return *reinterpret_cast<const UUID *>(IEEE_ADDR); }$/;"	f	class:eMote3	typeref:typename:const UUID &
uuid	include/machine/cortex/lm3s811/lm3s811_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; } \/\/ TODO: System_Info is not/;"	f	class:LM3S811	typeref:typename:const UUID &
uuid	include/machine/cortex/raspberry_pi3/raspberry_pi3_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; }$/;"	f	class:Raspberry_Pi3	typeref:typename:const UUID &
uuid	include/machine/cortex/realview_pbx/realview_pbx_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; }$/;"	f	class:Realview_PBX	typeref:typename:const UUID &
uuid	include/machine/cortex/zynq/zynq_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; } \/\/ TODO: System_Info is not/;"	f	class:Zynq	typeref:typename:const UUID &
uuid	include/machine/pc/pc_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; }$/;"	f	class:Machine	typeref:typename:const UUID &
uuid	include/machine/riscv/riscv_machine.h	/^    static const UUID & uuid() { return System::info()->bm.uuid; }$/;"	f	class:Machine	typeref:typename:const UUID &
uuid	include/system/info.h	/^        unsigned char uuid[8];            \/\/ EPOS image Universally Unique Identifier$/;"	m	struct:System_Info_Common::Boot_Map	typeref:typename:unsigned char[8]
uuid	tools/eposmkbi/eposmkbi.cc	/^    unsigned char  uuid[8];   \/\/ EPOS image Universally Unique Identifier$/;"	m	struct:Configuration	typeref:typename:unsigned char[8]	file:
v	src/api/semaphore.cc	/^void Semaphore::v()$/;"	f	class:Semaphore	typeref:typename:void
val	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 val;                     \/\/ the value (e.g. rate (in Hz)) to set$/;"	m	struct:IOCtrl::msg_tag	typeref:typename:volatile Reg32
val	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 val;                     \/\/ the value (e.g. rate (in Hz)) to set$/;"	m	struct:IOCtrl::set_msg_tag	typeref:typename:volatile Reg32
val2	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 val2;                    \/\/ the value (e.g. rate (in Hz)) to set$/;"	m	struct:IOCtrl::msg_tag	typeref:typename:volatile Reg32
val2	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 val2;                    \/\/ the value (e.g. rate (in Hz)) to set$/;"	m	struct:IOCtrl::set_msg_tag	typeref:typename:volatile Reg32
val3	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^        volatile Reg32 val3;                    \/\/ the value (e.g. rate (in Hz)) to set$/;"	m	struct:IOCtrl::set_msg_tag	typeref:typename:volatile Reg32
valid	include/utility/elf.h	/^    bool valid() { $/;"	f	class:ELF	typeref:typename:bool
valid	include/utility/srec.h	/^    bool valid() {$/;"	f	class:SREC	typeref:typename:bool
value	include/utility/predictor.h	/^        Value value() const { return _value; }$/;"	f	class:Predictor_Common::Constant	typeref:typename:Value
value	include/utility/predictor.h	/^        Value value() const { return _value; }$/;"	f	class:Predictor_Common::Record	typeref:typename:Value
value	include/utility/predictor.h	/^        void value(const Value & v)  { _value = v; }$/;"	f	class:Predictor_Common::Constant	typeref:typename:void
variance	include/utility/math.h	/^T variance(const T array[], int size, const T & mean)$/;"	f	namespace:Math	typeref:typename:T
vbar	include/architecture/armv7/armv7_cpu.h	/^    static Reg  vbar() { Reg r; ASM ("mrc p15, 0, %0,c12, c0, 0" :  "=r"(r) : :); return r; }$/;"	f	class:ARMv7_A	typeref:typename:Reg
vbar	include/architecture/armv7/armv7_cpu.h	/^    static void vbar(Reg r) {   ASM ("mcr p15, 0, %0,c12, c0, 0" : : "p"(r) :); }$/;"	f	class:ARMv7_A	typeref:typename:void
vbar_el1	include/architecture/armv8/armv8_cpu.h	/^    static Reg vbar_el1() {Reg r; ASM("mrs %0, vbar_el1" : "=r"(r) : : ); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
vbar_el1	include/architecture/armv8/armv8_cpu.h	/^    static void vbar_el1(Reg r) {ASM("msr vbar_el1, %0" : : "r"(r) : ); }$/;"	f	class:ARMv8_A	typeref:typename:void
vbar_el2	include/architecture/armv8/armv8_cpu.h	/^    static Reg vbar_el2() {Reg r; ASM("mrs %0, vbar_el2" : "=r"(r) : : ); return r; }$/;"	f	class:ARMv8_A	typeref:typename:Reg
vbar_el2	include/architecture/armv8/armv8_cpu.h	/^    static void vbar_el2(Reg r) {ASM("msr vbar_el2, %0" : : "r"(r) : ); }$/;"	f	class:ARMv8_A	typeref:typename:void
vector_table_offset	include/machine/cortex/engine/cortex_m3/scb.h	/^    void vector_table_offset() { scs(VTOR) = (Memory_Map::VECTOR_TABLE) & ~(1 << 29); }  \/\/ Mu/;"	f	class:SCB	typeref:typename:void
vendor_id	include/machine/pc/pc_pci.h	/^    static Reg16 vendor_id(Reg8 bus, Reg8 dev_fn) {$/;"	f	class:PCI	typeref:typename:Reg16
vendor_id	include/machine/pci.h	/^        Vendor_Id vendor_id;$/;"	m	struct:PCI_Common::Header	typeref:typename:Vendor_Id
verify	include/utility/poly1305.h	/^    bool verify(const unsigned char mac[16], const unsigned char nonce[16], const unsigned char /;"	f	class:Poly1305	typeref:typename:bool
verifyPendingInterrupts	src/machine/pc/pc_e100.cc	/^bool E100::verifyPendingInterrupts(void)$/;"	f	class:E100	typeref:typename:bool
version	include/machine/pc/pc_ic.h	/^    static int version() {$/;"	f	class:APIC	typeref:typename:int
veryclean	makefile	/^veryclean: clean cleanapps cleantest$/;"	t
visible	app/hello/hello_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
visible	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
visible	app/producer_consumer/producer_consumer_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
visible	tests/active_test/active_test_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
visible	tests/alarm_test/alarm_test_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
visible	tests/nic_test/nic_test_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
visible	tests/segment_test/segment_test_traits.h	/^    static const bool visible = hysterically_debugged;$/;"	m	struct:Traits	typeref:typename:const bool
vlan_arp_tco	include/machine/pc/pc_e100.h	/^    \/*9*\/   Reg8 rx_tcpudp_checksum:1, pad9_1:3, vlan_arp_tco:1, link_status_wake:1, pad9_2:2;$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
vt	src/machine/cortex/cortex_ic_init.cc	/^    CPU::FSR ** vt = reinterpret_cast<CPU::FSR **>(Memory_Map::VECTOR_TABLE + 2048); \/\/ add 4 /;"	v	typeref:typename:CPU::FSR **
vt	src/machine/cortex/cortex_ic_init.cc	/^    CPU::FSR ** vt = reinterpret_cast<CPU::FSR **>(Memory_Map::VECTOR_TABLE + 32); \/\/ add 32 b/;"	v	typeref:typename:CPU::FSR **
w0	include/machine/pc/pc_c905.h	/^        Window0 w0;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window0
w1	include/machine/pc/pc_c905.h	/^        Window1 w1;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window1
w2	include/machine/pc/pc_c905.h	/^        Window2 w2;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window2
w3	include/machine/pc/pc_c905.h	/^        Window3 w3;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window3
w4	include/machine/pc/pc_c905.h	/^        Window4 w4;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window4
w5	include/machine/pc/pc_c905.h	/^        Window5 w5;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window5
w6	include/machine/pc/pc_c905.h	/^        Window6 w6;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window6
w7	include/machine/pc/pc_c905.h	/^        Window7 w7;$/;"	m	union:C905::__anon7571f707010a	typeref:typename:Window7
wIndex	include/machine/usb.h	/^            unsigned wIndex : 16;$/;"	m	struct:USB_2_0::Request::Device_Request	typeref:typename:unsigned:16
wIndex	include/machine/usb.h	/^            unsigned wIndex : 16;$/;"	m	struct:USB_2_0::Request::Set_Address	typeref:typename:unsigned:16
wIndex	include/machine/usb.h	/^            unsigned wIndex : 16;$/;"	m	struct:USB_2_0::Request::Set_Configuration	typeref:typename:unsigned:16
wLength	include/machine/usb.h	/^                unsigned wLength : 16;$/;"	m	struct:USB_2_0::CDC::Request::Set_Control_Line_State	typeref:typename:unsigned:16
wLength	include/machine/usb.h	/^            unsigned wLength : 16;$/;"	m	struct:USB_2_0::Request::Device_Request	typeref:typename:unsigned:16
wLength	include/machine/usb.h	/^            unsigned wLength : 16;$/;"	m	struct:USB_2_0::Request::Set_Address	typeref:typename:unsigned:16
wLength	include/machine/usb.h	/^            unsigned wLength : 16;$/;"	m	struct:USB_2_0::Request::Set_Configuration	typeref:typename:unsigned:16
wMaxPacketSize	include/machine/usb.h	/^            unsigned wMaxPacketSize : 16;  \/\/ Maximum packet size this endpoint is capable of /;"	m	struct:USB_2_0::Descriptor::Endpoint	typeref:typename:unsigned:16
wTotalLength	include/machine/usb.h	/^            unsigned wTotalLength  : 16;      \/\/ Total length of data returned for this config/;"	m	struct:USB_2_0::Descriptor::Configuration	typeref:typename:unsigned:16
wValue	include/machine/usb.h	/^                unsigned wValue : 16;$/;"	m	struct:USB_2_0::CDC::Request::Get_Line_Coding	typeref:typename:unsigned:16
wValue	include/machine/usb.h	/^            unsigned wValue : 16;$/;"	m	struct:USB_2_0::Request::Device_Request	typeref:typename:unsigned:16
wait	src/api/condition.cc	/^void Condition::wait()$/;"	f	class:Condition	typeref:typename:void
wait_after_win	include/machine/pc/pc_e100.h	/^    \/*15*\/  Reg8 promiscuous_mode:1, broadcast_disabled:1, wait_after_win:1,$/;"	m	struct:i8255x::config	typeref:typename:Reg8:1
wait_for_ack	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool wait_for_ack(const Microsecond & timeout, Reg8 sequence_number) {$/;"	f	class:CC2538RF	typeref:typename:bool
wait_for_ack	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    bool wait_for_ack(const Microsecond & timeout, int sequence_number) { return _rf->wait_for_a/;"	f	class:IEEE802_15_4_Engine	typeref:typename:bool
wait_mailbox_read	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    void wait_mailbox_read() {$/;"	f	class:IOCtrl	typeref:typename:void
wait_mailbox_write	include/machine/cortex/raspberry_pi3/raspberry_pi3_ioctrl.h	/^    void wait_mailbox_write() {$/;"	f	class:IOCtrl	typeref:typename:void
wait_to_sync	include/machine/cortex/emote3/emote3_traits.h	/^    static const bool wait_to_sync = true;$/;"	m	struct:Traits	typeref:typename:const bool
wake_on	include/machine/cortex/emote3/emote3_sysctrl.h	/^    void wake_on(const Wakeup_Event & event) {$/;"	f	class:SysCtrl	typeref:typename:void
wakeup	include/synchronizer.h	/^    void wakeup() { Thread::wakeup(&_queue); }$/;"	f	class:Synchronizer_Common	typeref:typename:void
wakeup	src/api/thread.cc	/^void Thread::wakeup(Queue * q)$/;"	f	class:Thread	typeref:typename:void
wakeup_all	include/synchronizer.h	/^    void wakeup_all() { Thread::wakeup_all(&_queue); }$/;"	f	class:Synchronizer_Common	typeref:typename:void
wakeup_all	src/api/thread.cc	/^void Thread::wakeup_all(Queue * q)$/;"	f	class:Thread	typeref:typename:void
warning	app/hello/hello_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
warning	app/philosophers_dinner/philosophers_dinner_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
warning	app/producer_consumer/producer_consumer_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
warning	tests/active_test/active_test_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
warning	tests/alarm_test/alarm_test_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
warning	tests/nic_test/nic_test_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
warning	tests/segment_test/segment_test_traits.h	/^    static const bool warning = true;$/;"	m	struct:Traits	typeref:typename:const bool
wd	include/machine/cortex/emote3/emote3_watchdog.h	/^    volatile Reg32 & wd(unsigned int o) { return reinterpret_cast<volatile Reg32 *>(this)[o \/ s/;"	f	class:Watchdog_Engine	typeref:typename:volatile Reg32 &
white_free	include/architecture/ia32/ia32_mmu.h	/^    static void white_free(Phy_Addr frame, unsigned long n) {$/;"	f	class:MMU	typeref:typename:void
win	include/machine/pc/pc_c905.h	/^    } win;$/;"	m	class:C905	typeref:union:C905::__anon7571f707010a
window_size	include/utility/predictor.h	/^        unsigned int window_size;$/;"	m	struct:DBP::Configuration	typeref:typename:unsigned int
word_size	tools/eposmkbi/eposmkbi.cc	/^    unsigned char  word_size;$/;"	m	struct:Configuration	typeref:typename:unsigned char	file:
write	include/architecture/armv7/armv7_pmu.h	/^    static void write(Channel channel, Count count) {$/;"	f	class:ARMv7_A_PMU	typeref:typename:void
write	include/architecture/ia32/ia32_pmu.h	/^    static void write(Channel channel, Count count) {$/;"	f	class:Intel_PMU_V1	typeref:typename:void
write	include/architecture/ia32/ia32_pmu.h	/^    static void write(Channel channel, Count count) {$/;"	f	class:Intel_Sandy_Bridge_PMU	typeref:typename:void
write	include/architecture/pmu.h	/^    static void write(Channel channel, Count count) {}$/;"	f	class:PMU_Common	typeref:typename:void
write	include/architecture/rv32/rv32_pmu.h	/^    static void write(Channel channel, Count count) {$/;"	f	class:RV32_PMU	typeref:typename:void
write	include/architecture/rv64/rv64_pmu.h	/^    static void write(Channel channel, Count count) {$/;"	f	class:RV64_PMU	typeref:typename:void
write	include/machine/cortex/cortex_rs485.h	/^    int write(const char * data, unsigned int size) {$/;"	f	class:RS485	typeref:typename:int
write	include/machine/cortex/cortex_uart.h	/^    int write(const char * data, unsigned int size) {$/;"	f	class:UART	typeref:typename:int
write	include/machine/cortex/emote3/emote3_i2c.h	/^    bool write(unsigned char slave_address, const char * data, unsigned int size, bool stop) {$/;"	f	class:CC2538_I2C	typeref:typename:bool
write	include/machine/cortex/emote3/emote3_i2c.h	/^    bool write(unsigned char slave_address, const char * data, unsigned int size, bool stop) {$/;"	f	class:I2C_Engine	typeref:typename:bool
write	include/machine/pc/pc_eeprom.h	/^    void write(const Address & a, unsigned char d) { cmos_write(a, d); }$/;"	f	class:EEPROM	typeref:typename:void
write	include/machine/pc/pc_ic.h	/^    static void write(unsigned int reg, Reg v) {$/;"	f	class:APIC	typeref:typename:void
write	include/machine/pc/pc_uart.h	/^    int write(const char * data, unsigned int size) {$/;"	f	class:UART	typeref:typename:int
write	include/machine/riscv/riscv_spi.h	/^    int write(const char * data, unsigned int size) {$/;"	f	class:SPI	typeref:typename:int
write	include/machine/riscv/riscv_uart.h	/^    int write(const char * data, unsigned int size) {$/;"	f	class:UART	typeref:typename:int
write	src/machine/cortex/emote3/emote3_usb.cc	/^int USB_Engine::write(const char * c, unsigned int size)$/;"	f	class:USB_Engine	typeref:typename:int
write16	include/machine/pc/pc_e100.h	/^    static inline void write16(unsigned short b, volatile void *addr) {$/;"	f	class:i8255x	typeref:typename:void
write32	include/machine/pc/pc_e100.h	/^    #define write32(/;"	d
write8	include/machine/pc/pc_e100.h	/^    static inline void write8(unsigned char b, volatile void *addr) {$/;"	f	class:i8255x	typeref:typename:void
wrmsr	include/architecture/ia32/ia32_cpu.h	/^    static void wrmsr(Reg32 msr, Reg64 r) {  ASM("wrmsr" : : "c"(msr), "A"(r)); }$/;"	f	class:CPU	typeref:typename:void
wrmsr	include/architecture/ia32/ia32_pmu.h	/^    static void wrmsr(Reg32 msr, Reg64 val) { CPU::wrmsr(msr, val); }$/;"	f	class:Intel_PMU_V1	typeref:typename:void
x	include/utility/diffie_hellman.h	/^        Coordinate x, y, z;$/;"	m	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:Coordinate
x	include/utility/geometry.h	/^    T x, y, z;$/;"	m	struct:Point	typeref:typename:T
x	include/utility/geometry.h	/^    T x, y;$/;"	m	struct:Point	typeref:typename:T
xmt_tco_frames	include/machine/pc/pc_e100.h	/^        Reg16 xmt_tco_frames, rcv_tco_frames;$/;"	m	struct:i8255x::stats	typeref:typename:Reg16
xor_with_iv	include/utility/aes.h	/^    void xor_with_iv(unsigned char * buf) { for(unsigned int i = 0; i < KEY_SIZE; ++i) buf[i] ^=/;"	f	class:SWAES	typeref:typename:void
xreg	include/machine/cortex/emote3/emote3_ieee802_15_4.h	/^    volatile Reg32 & xreg    (unsigned int o) { return rf(o + XREG); }$/;"	f	class:CC2538RF	typeref:typename:volatile Reg32 &
xtime	include/utility/aes.h	/^    unsigned char xtime(unsigned char x) { return ((x<<1) ^ (((x>>7) & 1) * 0x1b)); }$/;"	f	class:SWAES	typeref:typename:unsigned char
y	include/utility/diffie_hellman.h	/^        Coordinate x, y, z;$/;"	m	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:Coordinate
y	include/utility/geometry.h	/^    T x, y, z;$/;"	m	struct:Point	typeref:typename:T
y	include/utility/geometry.h	/^    T x, y;$/;"	m	struct:Point	typeref:typename:T
year	include/machine/rtc.h	/^        unsigned int year() const { return _Y; };$/;"	f	class:RTC_Common::Date	typeref:typename:unsigned int
yield	src/api/thread.cc	/^void Thread::yield()$/;"	f	class:Thread	typeref:typename:void
z	include/utility/diffie_hellman.h	/^        Coordinate x, y, z;$/;"	m	class:Diffie_Hellman::Elliptic_Curve_Point	typeref:typename:Coordinate
z	include/utility/geometry.h	/^    T x, y, z;$/;"	m	struct:Point	typeref:typename:T
zero	include/architecture/ia32/ia32_cpu.h	/^        Reg8  zero;$/;"	m	class:CPU::IDT_Entry	typeref:typename:Reg8
zero1	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero1;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero10	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero10;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero11	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero11;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero12	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero12;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero2	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero2;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero3	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero3;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero4	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero4;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero5	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero5;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero6	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero6;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero7	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero7;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero8	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero8;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
zero9	include/architecture/ia32/ia32_cpu.h	/^        Reg16 zero9;$/;"	m	struct:CPU::TSS	typeref:typename:Reg16
~Active	include/process.h	/^    virtual ~Active() {}$/;"	f	class:Active
~Address_Space	src/api/address_space.cc	/^Address_Space::~Address_Space()$/;"	f	class:Address_Space
~Alarm	src/api/alarm.cc	/^Alarm::~Alarm()$/;"	f	class:Alarm
~Chunk	include/architecture/ia32/ia32_mmu.h	/^        ~Chunk() {$/;"	f	class:MMU::Chunk
~Chunk	include/architecture/mmu.h	/^        ~Chunk() { if(_free) free(_phy_addr, _bytes); }$/;"	f	class:No_MMU::Chunk
~Condition	src/api/condition.cc	/^Condition::~Condition()$/;"	f	class:Condition
~Condition_Handler	include/synchronizer.h	/^    ~Condition_Handler() {}$/;"	f	class:Condition_Handler
~Conditional_Observer	include/utility/observer.h	/^    virtual ~Conditional_Observer() {$/;"	f	class:Conditional_Observer
~Conditionally_Observed	include/utility/observer.h	/^    virtual ~Conditionally_Observed() {$/;"	f	class:Conditionally_Observed
~Data_Observed	include/utility/observer.h	/^    virtual ~Data_Observed() {$/;"	f	class:Data_Observed
~Data_Observer	include/utility/observer.h	/^    virtual ~Data_Observer() {$/;"	f	class:Data_Observer
~Directory	include/architecture/ia32/ia32_mmu.h	/^        ~Directory() { if(_free) free(_pd); }$/;"	f	class:MMU::Directory
~E100	src/machine/pc/pc_e100.cc	/^E100::~E100()$/;"	f	class:E100
~Function_Handler	include/utility/handler.h	/^    ~Function_Handler() {}$/;"	f	class:Function_Handler
~Functor_Handler	include/utility/handler.h	/^    ~Functor_Handler() {}$/;"	f	class:Functor_Handler
~GPIO	include/machine/cortex/cortex_gpio.h	/^    virtual ~GPIO() {$/;"	f	class:GPIO
~Handler	include/utility/handler.h	/^    virtual ~Handler() {}$/;"	f	class:Handler
~Mutex	src/api/mutex.cc	/^Mutex::~Mutex()$/;"	f	class:Mutex
~Mutex_Handler	include/synchronizer.h	/^    ~Mutex_Handler() {}$/;"	f	class:Mutex_Handler
~NIC	include/machine/nic.h	/^    virtual ~NIC() {}$/;"	f	class:NIC
~Observed	include/utility/observer.h	/^    ~Observed() {$/;"	f	class:Observed
~Observer	include/utility/observer.h	/^    ~Observer() {$/;"	f	class:Observer
~PCNet32	src/machine/pc/pc_pcnet32.cc	/^PCNet32::~PCNet32()$/;"	f	class:PCNet32
~PWM	include/machine/cortex/cortex_pwm.h	/^    ~PWM() { disable_pwm(_timer->_channel, _gpio->_port, _gpio->_pin); }$/;"	f	class:PWM
~PWM	include/machine/cortex/emote3/emote3_pwm.h	/^    ~PWM() { disable_pwm(_timer->_channel, _gpio->_port, _gpio->_pin); }$/;"	f	class:PWM
~RTL8139	src/machine/pc/pc_rtl8139.cc	/^RTL8139::~RTL8139()$/;"	f	class:RTL8139
~Segment	src/api/segment.cc	/^Segment::~Segment()$/;"	f	class:Segment
~Semaphore	src/api/semaphore.cc	/^Semaphore::~Semaphore()$/;"	f	class:Semaphore
~Semaphore_Handler	include/synchronizer.h	/^    ~Semaphore_Handler() {}$/;"	f	class:Semaphore_Handler
~Synchronizer_Common	include/synchronizer.h	/^    ~Synchronizer_Common() { begin_atomic(); wakeup_all(); end_atomic(); }$/;"	f	class:Synchronizer_Common
~Thread	src/api/thread.cc	/^Thread::~Thread()$/;"	f	class:Thread
~Thread_Handler	include/process.h	/^    ~Thread_Handler() {}$/;"	f	class:Thread_Handler
~Timer	include/machine/cortex/cortex_timer.h	/^    ~Timer() {$/;"	f	class:Timer
~Timer	include/machine/pc/pc_timer.h	/^    ~Timer() {$/;"	f	class:Timer
~Timer	include/machine/riscv/riscv_timer.h	/^    ~Timer() {$/;"	f	class:Timer
~User_Timer	include/machine/cortex/cortex_timer.h	/^    ~User_Timer() {$/;"	f	class:User_Timer
~User_Timer_Engine	include/machine/cortex/emote3/emote3_timer.h	/^    ~User_Timer_Engine() {$/;"	f	class:User_Timer_Engine
~User_Timer_Engine	include/machine/cortex/lm3s811/lm3s811_timer.h	/^    ~User_Timer_Engine() {$/;"	f	class:User_Timer_Engine
~User_Timer_Engine	include/machine/cortex/raspberry_pi3/raspberry_pi3_timer.h	/^    ~User_Timer_Engine() {$/;"	f	class:User_Timer_Engine
~User_Timer_Engine	include/machine/cortex/realview_pbx/realview_pbx_timer.h	/^    ~User_Timer_Engine() {$/;"	f	class:User_Timer_Engine
~User_Timer_Engine	include/machine/cortex/zynq/zynq_timer.h	/^    ~User_Timer_Engine() {$/;"	f	class:User_Timer_Engine
