
*** Running vivado
    with args -log ps2_keyboard.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ps2_keyboard.tcl


****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:31 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Tue Mar 25 15:49:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ps2_keyboard.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1515.141 ; gain = 42.840 ; free physical = 17557 ; free virtual = 31374
Command: read_checkpoint -auto_incremental -incremental /home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/utils_1/imports/synth_1/ps2_keyboard.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/utils_1/imports/synth_1/ps2_keyboard.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ps2_keyboard -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36942
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2135.465 ; gain = 429.801 ; free physical = 16680 ; free virtual = 30497
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ps2_keyboard' [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/sources_1/new/ps2_keyboard.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/sources_1/new/ps2_keyboard.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ps2_keyboard' (0#1) [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/sources_1/new/ps2_keyboard.v:22]
WARNING: [Synth 8-6014] Unused sequential element computed_parity_reg was removed.  [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/sources_1/new/ps2_keyboard.v:79]
WARNING: [Synth 8-7137] Register extended_flag_reg in module ps2_keyboard has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/sources_1/new/ps2_keyboard.v:91]
WARNING: [Synth 8-7137] Register break_flag_reg in module ps2_keyboard has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/sources_1/new/ps2_keyboard.v:97]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.434 ; gain = 501.770 ; free physical = 16602 ; free virtual = 30419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.277 ; gain = 516.613 ; free physical = 16602 ; free virtual = 30419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.277 ; gain = 516.613 ; free physical = 16602 ; free virtual = 30419
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.277 ; gain = 0.000 ; free physical = 16602 ; free virtual = 30419
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/constrs_1/new/zybo_constraints.xdc]
Finished Parsing XDC File [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/constrs_1/new/zybo_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.srcs/constrs_1/new/zybo_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps2_keyboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps2_keyboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.027 ; gain = 0.000 ; free physical = 16603 ; free virtual = 30420
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.027 ; gain = 0.000 ; free physical = 16603 ; free virtual = 30420
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.027 ; gain = 666.363 ; free physical = 16660 ; free virtual = 30477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.031 ; gain = 674.367 ; free physical = 16660 ; free virtual = 30477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.031 ; gain = 674.367 ; free physical = 16660 ; free virtual = 30477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                 CAPTURE |                               01 |                              001
                  PARITY |                               10 |                              010
                  DECODE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2380.031 ; gain = 674.367 ; free physical = 16660 ; free virtual = 30478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input   11 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2380.031 ; gain = 674.367 ; free physical = 16629 ; free virtual = 30495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|ps2_keyboard | ascii_reg  | 256x8         | Block RAM      | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2412.031 ; gain = 706.367 ; free physical = 16504 ; free virtual = 30327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2412.031 ; gain = 706.367 ; free physical = 16504 ; free virtual = 30327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ascii_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2422.055 ; gain = 716.391 ; free physical = 16496 ; free virtual = 30319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2583.867 ; gain = 878.203 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2583.867 ; gain = 878.203 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2583.867 ; gain = 878.203 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2583.867 ; gain = 878.203 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2586.836 ; gain = 881.172 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2586.836 ; gain = 881.172 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |     9|
|4     |LUT3     |    12|
|5     |LUT4     |     6|
|6     |LUT5     |     5|
|7     |LUT6     |     2|
|8     |RAMB18E1 |     1|
|9     |FDCE     |    16|
|10    |FDRE     |     2|
|11    |IBUF     |     3|
|12    |OBUF     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2586.836 ; gain = 881.172 ; free physical = 16370 ; free virtual = 30192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2586.836 ; gain = 731.422 ; free physical = 16370 ; free virtual = 30192
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2586.844 ; gain = 881.172 ; free physical = 16370 ; free virtual = 30192
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.844 ; gain = 0.000 ; free physical = 16370 ; free virtual = 30192
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.863 ; gain = 0.000 ; free physical = 16537 ; free virtual = 30359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1c944465
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2642.863 ; gain = 1122.754 ; free physical = 16536 ; free virtual = 30359
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1888.518; main = 1779.679; forked = 266.832
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3374.375; main = 2642.867; forked = 917.316
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2666.875 ; gain = 0.000 ; free physical = 16536 ; free virtual = 30359
INFO: [Common 17-1381] The checkpoint '/home/teixeira/PS2_Keyboard_V2/PS2_Keyboard/PS2_Keyboard.runs/synth_1/ps2_keyboard.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ps2_keyboard_utilization_synth.rpt -pb ps2_keyboard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 15:50:31 2025...
