INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/ALU_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_4_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sources_1/new/MUX_4_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/full_4_adder_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_4_adder_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab2_Task5/Lab2_Task5.srcs/sources_1/new/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab3_Task2/Lab3_Task2.srcs/sim_1/new/ALU_4_bit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_4_bit_tb
