
---------- Begin Simulation Statistics ----------
final_tick                                94186437000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45556                       # Simulator instruction rate (inst/s)
host_mem_usage                                 882108                       # Number of bytes of host memory used
host_op_rate                                    86652                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2195.09                       # Real time elapsed on the host
host_tick_rate                               42907837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094186                       # Number of seconds simulated
sim_ticks                                 94186437000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 121980640                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 75442626                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.883729                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.883729                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5448589                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3864979                       # number of floating regfile writes
system.cpu.idleCycles                        14705154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3953373                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 26258430                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.423964                       # Inst execution rate
system.cpu.iew.exec_refs                     59648245                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22740006                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                14545533                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              41696567                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              17922                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            290432                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             26349590                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           303415550                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              36908239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           6100277                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             268236231                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  52049                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4430295                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3427733                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4492386                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          51308                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2911546                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1041827                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 286842367                       # num instructions consuming a value
system.cpu.iew.wb_count                     263642761                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648949                       # average fanout of values written-back
system.cpu.iew.wb_producers                 186146068                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.399579                       # insts written-back per cycle
system.cpu.iew.wb_sent                      266318946                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                378111264                       # number of integer regfile reads
system.cpu.int_regfile_writes               208188148                       # number of integer regfile writes
system.cpu.ipc                               0.530862                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.530862                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5836049      2.13%      2.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             205774744     75.01%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               178020      0.06%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28112      0.01%     77.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              156906      0.06%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18993      0.01%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               216469      0.08%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                95162      0.03%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              398740      0.15%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4952      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             344      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1487      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             117      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            457      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35132909     12.81%     90.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19595560      7.14%     97.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3038457      1.11%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3858794      1.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              274336508                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8779474                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16734830                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7680491                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14322360                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4459223                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016255                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2864210     64.23%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     10      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8228      0.18%     64.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    618      0.01%     64.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   495      0.01%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   51      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     64.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 259310      5.82%     70.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                483751     10.85%     81.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            697812     15.65%     96.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           144724      3.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              264180208                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          710600288                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    255962270                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         402347670                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  303337149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 274336508                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               78401                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       113206045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            535158                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          51457                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    123390656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     173667721                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.579663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.241180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            98384962     56.65%     56.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13478653      7.76%     64.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13008145      7.49%     71.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11948561      6.88%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11586126      6.67%     85.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9221283      5.31%     90.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8389623      4.83%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4995719      2.88%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2654649      1.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       173667721                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.456348                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2128494                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2866090                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             41696567                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26349590                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               122042401                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        188372875                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1495277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       251914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        512016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        15871                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4644490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2210                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9293536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2216                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                38485270                       # Number of BP lookups
system.cpu.branchPred.condPredicted          28647509                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3766420                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16605092                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13710950                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.570756                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2107209                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3964                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2616631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             523944                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2092687                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       425734                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       110919760                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3267231                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    157390897                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.208516                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.189395                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       101686763     64.61%     64.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16446608     10.45%     75.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8347873      5.30%     80.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11578414      7.36%     87.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4968989      3.16%     90.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2414460      1.53%     92.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1864527      1.18%     93.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1469633      0.93%     94.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8613630      5.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    157390897                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8613630                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     47404764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47404764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48056797                       # number of overall hits
system.cpu.dcache.overall_hits::total        48056797                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1430898                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1430898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1446110                       # number of overall misses
system.cpu.dcache.overall_misses::total       1446110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33041969979                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33041969979                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33041969979                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33041969979                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48835662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48835662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49502907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49502907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23091.771726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23091.771726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22848.863488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22848.863488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97071                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1693                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              38                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.818759                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.552632                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       661870                       # number of writebacks
system.cpu.dcache.writebacks::total            661870                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       430491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       430491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       430491                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       430491                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1000407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1000407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1010529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1010529                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22433111983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22433111983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22711718483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22711718483                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020485                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020485                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020414                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22423.985421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22423.985421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22475.078383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22475.078383                       # average overall mshr miss latency
system.cpu.dcache.replacements                1007984                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32533152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32533152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1197929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1197929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23416523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23416523000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33731081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33731081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19547.504902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19547.504902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       420321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       420321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       777608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       777608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13203028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13203028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16979.027994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16979.027994                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14871612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14871612                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       232969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       232969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9625446979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9625446979                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41316.428276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41316.428276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10170                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       222799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       222799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9230083983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9230083983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014750                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41427.851934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41427.851934                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       652033                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        652033                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15212                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15212                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       667245                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       667245                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022798                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022798                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10122                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10122                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    278606500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    278606500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015170                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015170                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27524.846868                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27524.846868                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49069139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1008496                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.655760                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.823408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100014310                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100014310                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 85718794                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              33270475                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  48365463                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2885256                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3427733                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13358287                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                524705                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              332670256                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2299424                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    36922718                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22745517                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        268962                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         55813                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           92298317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      183873775                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    38485270                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16342103                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      77275811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7882008                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1068                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                15909                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        133456                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2131                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  28943924                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2038485                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                       12                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          173667721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.038076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.213524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                117033893     67.39%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2681284      1.54%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3510234      2.02%     70.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3653838      2.10%     73.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4385299      2.53%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4396031      2.53%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3535896      2.04%     80.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3222033      1.86%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 31249213     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            173667721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.204304                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.976116                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24994556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24994556                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24994556                       # number of overall hits
system.cpu.icache.overall_hits::total        24994556                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3949346                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3949346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3949346                       # number of overall misses
system.cpu.icache.overall_misses::total       3949346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  56638833922                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  56638833922                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  56638833922                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  56638833922                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28943902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28943902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28943902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28943902                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.136448                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.136448                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.136448                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.136448                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14341.319784                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14341.319784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14341.319784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14341.319784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        32716                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1864                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.551502                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3636315                       # number of writebacks
system.cpu.icache.writebacks::total           3636315                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       310638                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       310638                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       310638                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       310638                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3638708                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3638708                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3638708                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3638708                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50033671945                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50033671945                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50033671945                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50033671945                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.125716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.125716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.125716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.125716                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13750.394905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13750.394905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13750.394905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13750.394905                       # average overall mshr miss latency
system.cpu.icache.replacements                3636315                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24994556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24994556                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3949346                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3949346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  56638833922                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  56638833922                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28943902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28943902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.136448                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.136448                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14341.319784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14341.319784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       310638                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       310638                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3638708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3638708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50033671945                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50033671945                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.125716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.125716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13750.394905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13750.394905                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.623894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28633263                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3638707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.869076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.623894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999265                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61526511                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61526511                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    28969917                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        391972                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2319497                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                16911899                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25107                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               51308                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               11246759                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84020                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  94186437000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3427733                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87929642                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                21282989                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10446                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  48687200                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12329711                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              321936577                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                140720                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1075498                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 150457                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10746623                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              35                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           349467941                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   789794277                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                472826050                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6177316                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                136889205                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     218                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 218                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7835771                       # count of insts added to the skid buffer
system.cpu.rob.reads                        448366753                       # The number of ROB reads
system.cpu.rob.writes                       618630462                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3542931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               841985                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4384916                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3542931                       # number of overall hits
system.l2.overall_hits::.cpu.data              841985                       # number of overall hits
system.l2.overall_hits::total                 4384916                       # number of overall hits
system.l2.demand_misses::.cpu.inst              93593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             166511                       # number of demand (read+write) misses
system.l2.demand_misses::total                 260104                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             93593                       # number of overall misses
system.l2.overall_misses::.cpu.data            166511                       # number of overall misses
system.l2.overall_misses::total                260104                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   7065930000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12216840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19282770500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   7065930000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12216840500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19282770500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3636524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1008496                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4645020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3636524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1008496                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4645020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.025737                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.165108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.025737                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.165108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75496.351223                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73369.570179                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74134.847984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75496.351223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73369.570179                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74134.847984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128044                       # number of writebacks
system.l2.writebacks::total                    128044                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         93593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            260104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        93593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           260104                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6112414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10518615750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16631030250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6112414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10518615750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16631030250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.025737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.165108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055996                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.025737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.165108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055996                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65308.457897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63170.695930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63939.924992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65308.457897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63170.695930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63939.924992                       # average overall mshr miss latency
system.l2.replacements                         253226                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       661870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           661870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       661870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       661870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3634476                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3634476                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3634476                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3634476                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          428                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           428                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2027                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2027                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2033                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002951                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002951                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        79000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002951                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002951                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            111383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111383                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109622                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7689737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7689737000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        221005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            221005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.496016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70147.753188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70147.753188                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6569314250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6569314250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.496016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59926.969495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59926.969495                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3542931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3542931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        93593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            93593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   7065930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7065930000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3636524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3636524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.025737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.025737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75496.351223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75496.351223                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        93593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6112414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6112414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.025737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65308.457897                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65308.457897                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        730602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            730602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4527103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4527103500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       787491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        787491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79577.835785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79577.835785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3949301500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3949301500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69421.179841                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69421.179841                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8168.408033                       # Cycle average of tags in use
system.l2.tags.total_refs                     9288544                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    261418                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.531387                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.750725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3683.833919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4283.823390                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.449687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.522928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997120                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2782                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74573242                       # Number of tag accesses
system.l2.tags.data_accesses                 74573242                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    128041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     93593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    166012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001082916500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7660                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7660                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              661357                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120505                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      260104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128044                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260104                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128044                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    499                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  227519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.890339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.461925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.841539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7657     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7660                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.712663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.683818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.996702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4990     65.14%     65.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.20%     66.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2386     31.15%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              174      2.27%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7660                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   31936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16646656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8194816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    176.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   94186066500                       # Total gap between requests
system.mem_ctrls.avgGap                     242655.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5989952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10624768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8193216                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 63596757.567121900618                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 112805711.081309929490                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86989340.089380383492                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        93593                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       166511                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       128044                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   3023790000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5028424000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2253493172500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32307.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30198.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17599365.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5989952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10656704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16646656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5989952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5989952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8194816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8194816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        93593                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       166511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         260104                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       128044                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        128044                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     63596758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    113144783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        176741541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     63596758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     63596758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87006328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87006328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87006328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     63596758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    113144783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       263747868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               259605                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              128019                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12350                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8586                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3184620250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1298025000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8052214000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12267.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31017.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              175357                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73213                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       139052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.406697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.539796                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.079450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73878     53.13%     53.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37070     26.66%     79.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11182      8.04%     87.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5343      3.84%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3138      2.26%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1957      1.41%     95.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1368      0.98%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          984      0.71%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4132      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       139052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16614720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8193216                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              176.402469                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.989340                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       494180820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       262663335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      930734700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     334685520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7434685440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26845379490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13560956640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49863285945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.410471                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34977936250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3144960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56063540750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       498664740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       265039005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      922845000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     333573660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7434685440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27109686780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13338382080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49902876705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.830815                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34395924500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3144960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56645552500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             150482                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128044                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123862                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109622                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109622                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150482                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       772120                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       772120                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 772120                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24841472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24841472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24841472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            260110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  260110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              260110                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           256048000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          325130000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4426198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       789914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3636315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          471296                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2033                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           221005                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          221005                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3638708                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       787491                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10911546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3029042                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13940588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    465461632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106903424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              572365056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          255410                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8334592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4902463                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003692                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060670                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4884369     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18088      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4902463                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  94186437000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8944953000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5459305505                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1514460098                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
