# RISC-V

[![Build Status](https://travis-ci.org/meetshah1995/riscv.svg?branch=master)](https://travis-ci.org/meetshah1995/riscv)
[![Code Health](https://landscape.io/github/meetshah1995/riscv/master/landscape.svg?style=flat)](https://landscape.io/github/meetshah1995/riscv/master)
[![Coverage Status](https://coveralls.io/repos/github/meetshah1995/riscv/badge.svg?branch=dev)](https://coveralls.io/github/meetshah1995/riscv?branch=dev)
[![Documentation Status](https://readthedocs.org/projects/riscv/badge/?version=latest)](http://riscv.readthedocs.io/en/latest/?badge=latest)

## RISC-V implementation and tools.

### Available tools : 

* Pure Python RISC-V 2.0 decoder 
* myHDL based decoder module

### In Progress : 
* RISC-V core supporting RV32I 
=======
