
# ATPG Files
<!-- ~/Dropbox/CSOC-DFT-Tests/dft-psynth/atpg/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.data.logic.ex1.ts2
~/Dropbox/CSOC-DFT-Tests/dft-psynth/atpg/testresults/verilog/VER.FULLSCAN.capeta_soc_pads_atpg.data.scan.ex1.ts1 -->

- `VER.FULLSCAN.capeta_soc_pads_atpg.data.logic.ex1.ts2`
- `VER.FULLSCAN.capeta_soc_pads_atpg.data.scan.ex1.ts1`

# ATPG Commnads
Codigos de comando dentro do arquivo de ATPG (Cadence ET)
- `000`: 
- `100`: 
- `200`: 
- `201`: 
- `202`: 
- `203`: 
- `300`: 
- `301`: 
- `400`: 
- `500`: 
- `501`: 
- `600`: 
- `100`: 
- `900`: 
- `901`: 

<!-- # Setup
<img src="samples/verilog/csoc_test/setup.svg"  width="600px"> -->

<!-- # FPGA
<img src="samples/verilog/csoc_test/blocks.svg" width="600px"> -->