# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HA_IP.ip_user_files/bd/design_1/ipshared/139e/src/ha.v" \
"../../../../HA_IP.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_0/sim/design_1_Half_adder_0_0.v" \
"../../../../HA_IP.ip_user_files/bd/design_1/ip/design_1_Half_adder_0_1/sim/design_1_Half_adder_0_1.v" \
"../../../../HA_IP.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../../HA_IP.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../HA_IP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
