Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 09:20:13 2020
| Host         : LAPTOP-2DFO2ARR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[0]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.095        0.000                      0                 7701        0.038        0.000                      0                 7701        4.020        0.000                       0                  3454  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.095        0.000                      0                 7696        0.038        0.000                      0                 7696        4.020        0.000                       0                  3454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.173        0.000                      0                    5        2.655        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 1.324ns (15.602%)  route 7.162ns (84.398%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.616     5.838    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I3_O)        0.124     5.962 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_6/O
                         net (fo=2, routed)           0.913     6.875    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_6_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.999 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_2/O
                         net (fo=1, routed)           0.452     7.451    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_2_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_1/O
                         net (fo=19, routed)          1.192     8.767    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[3]
    SLICE_X57Y61         LUT3 (Prop_lut3_I2_O)        0.124     8.891 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][3]_i_2/O
                         net (fo=9, routed)           0.820     9.711    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[3]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.835 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][3]_i_2/O
                         net (fo=10, routed)          0.680    10.515    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[3]
    SLICE_X52Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.639 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][3]_i_1/O
                         net (fo=3, routed)           0.874    11.513    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][3]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.529    12.708    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X56Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][3]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.061    12.608    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][3]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.622ns (19.766%)  route 6.584ns (80.234%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.732     3.026    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X62Y49         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDSE (Prop_fdse_C_Q)         0.518     3.544 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__1/Q
                         net (fo=128, routed)         1.372     4.916    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__1_n_0
    SLICE_X48Y49         LUT3 (Prop_lut3_I1_O)        0.152     5.068 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][5]_i_14/O
                         net (fo=1, routed)           1.097     6.165    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][5]_i_14_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.326     6.491 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][5]_i_5/O
                         net (fo=1, routed)           1.047     7.538    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][5]_i_5_n_0
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.662 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][5]_i_2/O
                         net (fo=17, routed)          1.201     8.863    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_175_in[5]
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.150     9.013 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[76][5]_i_1/O
                         net (fo=9, routed)           1.192    10.205    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_177_out[5]
    SLICE_X52Y66         LUT3 (Prop_lut3_I0_O)        0.352    10.557 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[92][5]_i_1/O
                         net (fo=1, routed)           0.675    11.232    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[92][5]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.461    12.640    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X51Y63         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][5]/C
                         clock pessimism              0.115    12.755    
                         clock uncertainty           -0.154    12.601    
    SLICE_X51Y63         FDRE (Setup_fdre_C_D)       -0.260    12.341    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][5]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 1.324ns (15.687%)  route 7.116ns (84.313%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.673     5.895    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124     6.019 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6/O
                         net (fo=2, routed)           0.782     6.800    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2/O
                         net (fo=1, routed)           0.442     7.367    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.491 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_1/O
                         net (fo=19, routed)          1.277     8.768    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[4]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.892 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][4]_i_2/O
                         net (fo=9, routed)           0.917     9.809    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[4]
    SLICE_X58Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.933 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][4]_i_2/O
                         net (fo=10, routed)          0.781    10.714    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[4]
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.838 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][4]_i_1/O
                         net (fo=3, routed)           0.629    11.467    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][4]_i_1_n_0
    SLICE_X55Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.528    12.707    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][4]/C
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.061    12.607    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][4]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 1.893ns (23.370%)  route 6.207ns (76.630%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__5/Q
                         net (fo=126, routed)         0.921     4.404    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__5_n_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.528 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_6/O
                         net (fo=129, routed)         0.654     5.182    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_6_n_0
    SLICE_X63Y48         LUT4 (Prop_lut4_I2_O)        0.124     5.306 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_9/O
                         net (fo=16, routed)          0.566     5.872    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_9_n_0
    SLICE_X60Y48         MUXF7 (Prop_muxf7_S_O)       0.276     6.148 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[160][0]_i_4/O
                         net (fo=1, routed)           0.474     6.622    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[160][0]_i_4_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I3_O)        0.299     6.921 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][0]_i_1/O
                         net (fo=159, routed)         1.178     8.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_169_in[0]
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[152][0]_i_2/O
                         net (fo=17, routed)          0.907     9.129    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_175_in[0]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.117     9.246 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[76][0]_i_1/O
                         net (fo=9, routed)           1.168    10.414    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_177_out[0]
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.373    10.787 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[92][0]_i_1/O
                         net (fo=1, routed)           0.340    11.127    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[92][0]_i_1_n_0
    SLICE_X48Y65         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.471    12.650    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X48Y65         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][0]/C
                         clock pessimism              0.115    12.765    
                         clock uncertainty           -0.154    12.611    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.289    12.322    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[92][0]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 1.324ns (15.877%)  route 7.015ns (84.123%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.616     5.838    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I3_O)        0.124     5.962 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_6/O
                         net (fo=2, routed)           0.913     6.875    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_6_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.999 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_2/O
                         net (fo=1, routed)           0.452     7.451    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_2_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_1/O
                         net (fo=19, routed)          1.192     8.767    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[3]
    SLICE_X57Y61         LUT3 (Prop_lut3_I2_O)        0.124     8.891 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][3]_i_2/O
                         net (fo=9, routed)           0.820     9.711    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[3]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.835 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][3]_i_2/O
                         net (fo=10, routed)          0.680    10.515    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[3]
    SLICE_X52Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.639 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][3]_i_1/O
                         net (fo=3, routed)           0.727    11.366    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][3]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.526    12.705    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y68         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][3]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.081    12.585    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][3]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.323ns  (logic 1.324ns (15.908%)  route 6.999ns (84.092%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.616     5.838    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I3_O)        0.124     5.962 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_6/O
                         net (fo=2, routed)           0.913     6.875    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_6_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.999 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_2/O
                         net (fo=1, routed)           0.452     7.451    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_2_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.575 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][3]_i_1/O
                         net (fo=19, routed)          1.192     8.767    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[3]
    SLICE_X57Y61         LUT3 (Prop_lut3_I2_O)        0.124     8.891 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][3]_i_2/O
                         net (fo=9, routed)           0.820     9.711    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[3]
    SLICE_X55Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.835 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][3]_i_2/O
                         net (fo=10, routed)          0.680    10.515    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[3]
    SLICE_X52Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.639 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][3]_i_1/O
                         net (fo=3, routed)           0.711    11.350    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][3]_i_1_n_0
    SLICE_X55Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.528    12.707    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][3]/C
                         clock pessimism              0.115    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)       -0.081    12.587    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143][3]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -11.350    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 1.324ns (15.934%)  route 6.985ns (84.066%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.673     5.895    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124     6.019 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6/O
                         net (fo=2, routed)           0.782     6.800    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2/O
                         net (fo=1, routed)           0.442     7.367    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.491 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_1/O
                         net (fo=19, routed)          1.277     8.768    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[4]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.892 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][4]_i_2/O
                         net (fo=9, routed)           0.917     9.809    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[4]
    SLICE_X58Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.933 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][4]_i_2/O
                         net (fo=10, routed)          0.781    10.714    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[4]
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.838 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][4]_i_1/O
                         net (fo=3, routed)           0.498    11.336    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][4]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.526    12.705    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y68         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][4]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.061    12.605    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][4]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.324ns (15.923%)  route 6.991ns (84.077%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.673     5.895    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124     6.019 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6/O
                         net (fo=2, routed)           0.782     6.800    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2/O
                         net (fo=1, routed)           0.442     7.367    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.491 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_1/O
                         net (fo=19, routed)          1.277     8.768    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[4]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.892 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][4]_i_2/O
                         net (fo=9, routed)           0.917     9.809    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[4]
    SLICE_X58Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.933 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][4]_i_2/O
                         net (fo=10, routed)          0.781    10.714    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[4]
    SLICE_X54Y67         LUT3 (Prop_lut3_I1_O)        0.124    10.838 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][4]_i_1/O
                         net (fo=3, routed)           0.504    11.342    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][4]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.529    12.708    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X56Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][4]/C
                         clock pessimism              0.115    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.058    12.611    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31][4]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 1.350ns (16.158%)  route 7.005ns (83.842%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.673     5.895    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X41Y65         LUT5 (Prop_lut5_I3_O)        0.124     6.019 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6/O
                         net (fo=2, routed)           0.782     6.800    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_6_n_0
    SLICE_X48Y63         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2/O
                         net (fo=1, routed)           0.442     7.367    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_2_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.491 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][4]_i_1/O
                         net (fo=19, routed)          1.277     8.768    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[4]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.124     8.892 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][4]_i_2/O
                         net (fo=9, routed)           0.917     9.809    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[4]
    SLICE_X58Y69         LUT2 (Prop_lut2_I0_O)        0.124     9.933 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][4]_i_2/O
                         net (fo=10, routed)          1.299    11.232    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[4]
    SLICE_X51Y67         LUT3 (Prop_lut3_I2_O)        0.150    11.382 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][4]_i_1/O
                         net (fo=1, routed)           0.000    11.382    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][4]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.458    12.637    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X51Y67         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key_reg[3][4]/C
                         clock pessimism              0.115    12.752    
                         clock uncertainty           -0.154    12.598    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)        0.075    12.673    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key_reg[3][4]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.324ns (15.997%)  route 6.953ns (84.003%))
  Logic Levels:           7  (LUT2=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.733     3.027    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X64Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDSE (Prop_fdse_C_Q)         0.456     3.483 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3/Q
                         net (fo=128, routed)         0.615     4.098    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__3_n_0
    SLICE_X64Y48         LUT3 (Prop_lut3_I1_O)        0.124     4.222 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3/O
                         net (fo=217, routed)         1.753     5.975    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[70][7]_i_3_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I3_O)        0.124     6.099 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][5]_i_6/O
                         net (fo=2, routed)           0.802     6.901    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][5]_i_6_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.025 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][5]_i_2/O
                         net (fo=1, routed)           0.282     7.308    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][5]_i_2_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.432 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[67][5]_i_1/O
                         net (fo=19, routed)          1.074     8.505    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_202_in[5]
    SLICE_X65Y62         LUT3 (Prop_lut3_I2_O)        0.124     8.629 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[123][5]_i_2/O
                         net (fo=9, routed)           0.668     9.297    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_208_in[5]
    SLICE_X59Y68         LUT2 (Prop_lut2_I0_O)        0.124     9.421 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key[3][5]_i_2/O
                         net (fo=10, routed)          0.898    10.319    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_210_out[5]
    SLICE_X52Y66         LUT3 (Prop_lut3_I1_O)        0.124    10.443 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][5]_i_1/O
                         net (fo=3, routed)           0.861    11.304    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[31][5]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.526    12.705    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y68         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][5]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.058    12.608    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79][5]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -11.304    
  -------------------------------------------------------------------
                         slack                                  1.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.889%)  route 0.202ns (52.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.551     0.887    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X48Y85         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[2][0]/Q
                         net (fo=3, routed)           0.202     1.230    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[2]_59[0]
    SLICE_X51Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.275 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4[2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_122_out[1]
    SLICE_X51Y86         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.815     1.181    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X51Y86         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[2][1]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.091     1.237    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[142][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.184%)  route 0.235ns (55.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.583     0.919    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y49         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep/Q
                         net (fo=126, routed)         0.235     1.294    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.339 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[142][0]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[142][0]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[142][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.846     1.212    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X55Y50         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[142][0]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.091     1.273    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[142][0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.225%)  route 0.234ns (52.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.548     0.884    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X50Y86         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[0][7]/Q
                         net (fo=6, routed)           0.234     1.281    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[0]_62[7]
    SLICE_X49Y86         LUT2 (Prop_lut2_I1_O)        0.045     1.326 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/p_120_out[1]
    SLICE_X49Y86         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.819     1.185    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X49Y86         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[0][1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091     1.241    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF4_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.219%)  route 0.397ns (73.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.551     0.887    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.397     1.424    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__6/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[116][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.724%)  route 0.260ns (58.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.586     0.922    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X67Y48         FDSE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDSE (Prop_fdse_C_Q)         0.141     1.063 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__6/Q
                         net (fo=128, routed)         0.260     1.322    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[0]_rep__6_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.367 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[116][3]_i_1/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[116][3]_i_1_n_0
    SLICE_X63Y51         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[116][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.849     1.215    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X63Y51         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[116][3]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.091     1.276    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[116][3]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[135][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.181%)  route 0.244ns (53.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.586     0.922    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X62Y49         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0/Q
                         net (fo=126, routed)         0.244     1.329    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter_reg[2]_rep__0_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.374 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[135][4]_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[135][4]_i_1_n_0
    SLICE_X59Y55         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[135][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.847     1.213    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aclk
    SLICE_X59Y55         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[135][4]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.091     1.274    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[135][4]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.287%)  route 0.314ns (65.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.551     0.887    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.314     1.365    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.264    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.052     1.086    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[7]
    SLICE_X36Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.131 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y97         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[5][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.564     0.900    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y79         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y79         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6_reg[15]/Q
                         net (fo=1, routed)           0.054     1.095    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/key[47]
    SLICE_X26Y79         LUT5 (Prop_lut5_I4_O)        0.045     1.140 r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key[5][7]_i_1/O
                         net (fo=1, routed)           0.000     1.140    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key[5][7]_i_1_n_0
    SLICE_X26Y79         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.832     1.198    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X26Y79         FDRE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[5][7]/C
                         clock pessimism             -0.285     0.913    
    SLICE_X26Y79         FDRE (Hold_fdre_C_D)         0.121     1.034    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key_reg[5][7]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X29Y71    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y74    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y74    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y74    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X28Y72    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y74    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[13][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y73    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[13][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y74    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[14][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y75    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF2_reg[14][1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 0.580ns (9.361%)  route 5.616ns (90.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.699     2.993    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.073     4.522    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         4.542     9.189    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X29Y71         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.513    12.692    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X29Y71         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X29Y71         FDCE (Recov_fdce_C_CLR)     -0.405    12.362    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.580ns (9.535%)  route 5.503ns (90.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.699     2.993    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.073     4.522    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         4.430     9.076    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y72         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.511    12.690    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X28Y72         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.580ns (9.852%)  route 5.307ns (90.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.699     2.993    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.073     4.522    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         4.234     8.880    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y74         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.508    12.687    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y74         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.580ns (9.852%)  route 5.307ns (90.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.699     2.993    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.073     4.522    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         4.234     8.880    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y74         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.508    12.687    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y74         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.580ns (9.852%)  route 5.307ns (90.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.699     2.993    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.073     4.522    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         4.234     8.880    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y74         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        1.508    12.687    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y74         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/C
                         clock pessimism              0.229    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X28Y74         FDCE (Recov_fdce_C_CLR)     -0.405    12.357    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.655ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.186ns (7.206%)  route 2.395ns (92.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.576     0.912    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.457     1.510    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         1.938     3.493    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y74         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.828     1.194    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y74         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.264     0.930    
    SLICE_X28Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.186ns (7.206%)  route 2.395ns (92.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.576     0.912    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.457     1.510    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         1.938     3.493    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y74         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.828     1.194    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y74         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/C
                         clock pessimism             -0.264     0.930    
    SLICE_X28Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.655ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.186ns (7.206%)  route 2.395ns (92.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.576     0.912    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.457     1.510    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         1.938     3.493    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y74         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.828     1.194    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y74         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/C
                         clock pessimism             -0.264     0.930    
    SLICE_X28Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.838    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.764ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.186ns (6.907%)  route 2.507ns (93.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.576     0.912    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.457     1.510    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         2.050     3.605    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X28Y72         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.831     1.197    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X28Y72         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.264     0.933    
    SLICE_X28Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.841    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           3.605    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.795ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.186ns (6.827%)  route 2.539ns (93.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.576     0.912    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y95         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.457     1.510    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn
    SLICE_X32Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.555 f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_awready_i_1/O
                         net (fo=668, routed)         2.081     3.636    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]_0
    SLICE_X29Y71         FDCE                                         f  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3454, routed)        0.832     1.198    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/s00_axi_aclk
    SLICE_X29Y71         FDCE                                         r  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.264     0.934    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  2.795    





