set SynModuleInfo {
  {SRCNAME basic_arith_array MODELNAME basic_arith_array RTLNAME basic_arith_array IS_TOP 1
    SUBMODULES {
      {MODELNAME sdiv_32ns_8s_32_36_1 RTLNAME basic_arith_array_sdiv_32ns_8s_32_36_1 BINDTYPE op TYPE sdiv IMPL auto LATENCY 35 ALLOW_PRAGMA 1}
      {MODELNAME srem_64ns_8s_64_68_1 RTLNAME basic_arith_array_srem_64ns_8s_64_68_1 BINDTYPE op TYPE srem IMPL auto LATENCY 67 ALLOW_PRAGMA 1}
      {MODELNAME mul_mul_16s_8s_24_4_1 RTLNAME basic_arith_array_mul_mul_16s_8s_24_4_1 BINDTYPE op TYPE mul IMPL dsp LATENCY 3 ALLOW_PRAGMA 1}
    }
  }
}
