<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>2.EP4CE10F17的ADC设计 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="2.EP4CE10F17的ADC设计" />
<meta property="og:description" content="前记：师夷长技以自强
P285
1.基本概念 ADC:Analog to Digital Conver，是将模拟信号转变为数字信号的电子元件。分为间接ADC和直接ADC两种，实验中使用的ADC128S022是逐次逼近型属于直接ADC。
ADC128S022:主要特性是8通道12位转换速度为50Ksps~200Ksps，输出的数据兼容SPI,QSPI,等接口的二进制数据。
2.ADC128S022电气特性 2.1封装和结构 实验中的ADC芯片共16管脚，采用双排直插式封装，
了解它内部的结构有助于更好地掌握芯片的使用方式，基本上分为三大块：多路选择子模块、逐次逼近转换子模块和逻辑控制模块
可以看出，与FPGA有关的只有SCLK、\CS、DIN、DOUT。
2.2时序 首先一次采样有16个SCLK时钟，前3个时钟ADC处于采用模式，后13个为保持模式。其中DIN的输入发生在SCLK的上升沿，DOUT的输出发生在SCLK的下降沿，上图中的DOUT应该往右移半拍。
DIN的8个控制寄存器只用了其中的3位：
Bit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0DONTCDONTCADD2ADD1ADD0DONTCDONTCDONTC 其中的ADD2,ADD1,ADD0组成的3位二进制数代表了IN的通道号。
由于SCLK的工作频率是0.8~3.2MHz，系统频率为50MHz，这里定义ADC的工作频率为1.92MHz，为了完成线性序列机的设计，需要一个两倍的时钟SCLK2X=3.84MHz，大概经过系统时钟13分频得到。下面先列出信号随时间的操作表：
计数值对应信号操作0\CS = 0;1SCLK = 0;2SCLK = 1;3 SCLK = 0;
4SCLK = 1;5SCLK = 0;DIN = ADD2;6SCLK = 1;7SCLK =0,DIN = ADD1;8 SCLK = 1;
9SCLK = 0;DIN = ADD0;10SCLK = 1;r_data[11] = DOUT;11SCLK = 0;12SCLK = 1;r_data[10] = DOUT;13SCLK = 0;14SCLK = 1;r_data[9] = DOUT;15SCLK = 0;16SCLK = 1;r_data[8] = DOUT;17SCLK = 0;18SCLK = 1;r_data[7] = DOUT;19SCLK = 0;20SCLK = 1;r_data[6] = DOUT;21SCLK = 0;22SCLK = 1;r_data[5] = DOUT;23SCLK = 0;24SCLK = 1;r_data[4] = DOUT;25SCLK = 0;26SCLK = 1;r_data[3] = DOUT;27SCLK = 0;28SCLK = 1;r_data[2] = DOUT;29SCLK = 0;30SCLK = 1;r_data[1] = DOUT;31SCLK = 0;32SCLK = 1;r_data[0] = DOUT;33CS_N = 1; 3." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/9b128f579ae5292c2a53f22c6544a097/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2019-07-08T22:55:40+08:00" />
<meta property="article:modified_time" content="2019-07-08T22:55:40+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">2.EP4CE10F17的ADC设计</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <p>前记：师夷长技以自强</p> 
<hr> 
<p>                                                                                                                                                              P285</p> 
<h2>1.基本概念</h2> 
<p><strong>ADC</strong>:Analog to Digital Conver，是将模拟信号转变为数字信号的电子元件。分为间接ADC和直接ADC两种，实验中使用的ADC128S022是逐次逼近型属于直接ADC。</p> 
<p><strong>ADC128S022</strong>:主要特性是8通道12位转换速度为50Ksps~200Ksps，输出的数据兼容SPI,QSPI,等接口的二进制数据。</p> 
<h2>2.ADC128S022电气特性</h2> 
<h3>2.1封装和结构</h3> 
<p>实验中的ADC芯片共16管脚，采用双排直插式封装，</p> 
<p><img alt="" class="has" src="https://images2.imgbox.com/ff/b6/u2wrtr7W_o.jpg"></p> 
<p>了解它内部的结构有助于更好地掌握芯片的使用方式，基本上分为三大块：多路选择子模块、逐次逼近转换子模块和逻辑控制模块</p> 
<p style="text-align:center;"><img alt="" class="has" src="https://images2.imgbox.com/72/4d/TDfVWuNP_o.jpg"></p> 
<p>可以看出，与FPGA有关的只有SCLK、\CS、DIN、DOUT。</p> 
<p style="text-align:center;"><img alt="" class="has" src="https://images2.imgbox.com/cd/ec/Ik9nsUe3_o.jpg"></p> 
<h3>2.2时序</h3> 
<p style="text-align:center;"><img alt="" class="has" src="https://images2.imgbox.com/b4/1e/KFZNaJb2_o.jpg"></p> 
<p>首先一次采样有16个SCLK时钟，前3个时钟ADC处于采用模式，后13个为保持模式。其中DIN的输入发生在SCLK的上升沿，DOUT的输出发生在SCLK的下降沿，上图中的DOUT应该往右移半拍。</p> 
<p>DIN的8个控制寄存器只用了其中的3位：</p> 
<table border="1" cellpadding="1" cellspacing="1" style="width:500px;"><tbody><tr><td>Bit7</td><td>Bit6</td><td>Bit5</td><td>Bit4</td><td>Bit3</td><td>Bit2</td><td>Bit1</td><td>Bit0</td></tr><tr><td>DONTC</td><td>DONTC</td><td>ADD2</td><td>ADD1</td><td>ADD0</td><td>DONTC</td><td>DONTC</td><td>DONTC</td></tr></tbody></table> 
<p>其中的ADD2,ADD1,ADD0组成的3位二进制数代表了IN的通道号。</p> 
<p>由于SCLK的工作频率是0.8~3.2MHz，系统频率为50MHz，这里定义ADC的工作频率为1.92MHz，为了完成线性序列机的设计，需要一个两倍的时钟SCLK2X=3.84MHz，大概经过系统时钟13分频得到。下面先列出信号随时间的操作表：</p> 
<table border="1" cellpadding="1" cellspacing="1" style="width:500px;"><tbody><tr><td>计数值</td><td>对应信号操作</td></tr><tr><td>0</td><td>\CS = 0;</td></tr><tr><td>1</td><td>SCLK = 0;</td></tr><tr><td>2</td><td>SCLK = 1;</td></tr><tr><td>3</td><td> <p>SCLK = 0;</p> </td></tr><tr><td>4</td><td>SCLK = 1;</td></tr><tr><td>5</td><td>SCLK = 0;DIN = ADD2;</td></tr><tr><td>6</td><td>SCLK = 1;</td></tr><tr><td>7</td><td>SCLK =0,DIN = ADD1;</td></tr><tr><td>8</td><td> <p>SCLK = 1;</p> </td></tr><tr><td>9</td><td>SCLK = 0;DIN = ADD0;</td></tr><tr><td>10</td><td>SCLK = 1;r_data[11] = DOUT;</td></tr><tr><td>11</td><td>SCLK = 0;</td></tr><tr><td>12</td><td>SCLK = 1;r_data[10] = DOUT;</td></tr><tr><td>13</td><td>SCLK = 0;</td></tr><tr><td>14</td><td>SCLK = 1;r_data[9] = DOUT;</td></tr><tr><td>15</td><td>SCLK = 0;</td></tr><tr><td>16</td><td>SCLK = 1;r_data[8] = DOUT;</td></tr><tr><td>17</td><td>SCLK = 0;</td></tr><tr><td>18</td><td>SCLK = 1;r_data[7] = DOUT;</td></tr><tr><td>19</td><td>SCLK = 0;</td></tr><tr><td>20</td><td>SCLK = 1;r_data[6] = DOUT;</td></tr><tr><td>21</td><td>SCLK = 0;</td></tr><tr><td>22</td><td>SCLK = 1;r_data[5] = DOUT;</td></tr><tr><td>23</td><td>SCLK = 0;</td></tr><tr><td>24</td><td>SCLK = 1;r_data[4] = DOUT;</td></tr><tr><td>25</td><td>SCLK = 0;</td></tr><tr><td>26</td><td>SCLK = 1;r_data[3] = DOUT;</td></tr><tr><td>27</td><td>SCLK = 0;</td></tr><tr><td>28</td><td>SCLK = 1;r_data[2] = DOUT;</td></tr><tr><td>29</td><td>SCLK = 0;</td></tr><tr><td>30</td><td>SCLK = 1;r_data[1] = DOUT;</td></tr><tr><td>31</td><td>SCLK = 0;</td></tr><tr><td>32</td><td>SCLK = 1;r_data[0] = DOUT;</td></tr><tr><td>33</td><td>CS_N = 1;</td></tr></tbody></table> 
<h2>3.ADC驱动设计</h2> 
<h3>3.1模块框图</h3> 
<p>基本的信号应该包含：</p> 
<p>1.基本时序信号：Clk,Rst_n,SCLK,CS_N,DIN,DOUT</p> 
<p>2.数据输入输出信号：Div_PARAM[7:0],Channel[3:0] ,Start ，Data[11:0]</p> 
<p>3.芯片标志信号：ADC_STATE,Conv_Done</p> 
<p>ADC128S022在FPGA中的驱动模块应如下图所示：</p> 
<p style="text-align:center;"><img alt="" class="has" src="https://images2.imgbox.com/0a/12/yGUu9QIL_o.jpg"></p> 
<p> </p> 
<h3>3.2代码设计</h3> 
<p>同样在代码中加了一个表示ADC在工作的变量en，对输入的数据Channel暂存的变量r_Channel,对输出的数据Data暂存的变量r_data。为了对Clk分频需要一个时钟信号SCLK2X，为了对Clk和SCLK2X时钟计数，需要Clk_CNT和SCLK2X_CNT变量。ADC模块的驱动代码如下：</p> 
<blockquote> 
 <p>module ADC(<br>     input Clk,<br>     input Rst_n,<br>     input [7:0]DIV_PARAM,<br>     input [2:0]Channel,<br>     input Start,<br>     input DOUT,<br>     output reg Conv_Done,<br>     output ADC_STATE,  //0-idle,1-busy<br>     output reg [11:0]Data,<br>     output reg SCLK,<br>     output reg DIN,<br>     output reg CS_N<br> );<br>     reg SCLK2X;<br>     reg en;<br>     reg [7:0]Clk_CNT;<br>     reg [2:0]r_Channel;<br>     reg [5:0]SCLK2X_CNT;<br>     reg [11:0]r_data;<br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         Clk_CNT &lt;= 0;<br>     else if(en)<br>         if(Clk_CNT == DIV_PARAM - 8'b1)<br>             Clk_CNT &lt;= 0;<br>         else<br>             Clk_CNT &lt;= Clk_CNT + 8'b1;<br>     else <br>         Clk_CNT &lt;= 0;<br>         <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         SCLK2X &lt;= 0;<br>     else if(en&amp;&amp;(Clk_CNT == DIV_PARAM - 8'b1))<br>         SCLK2X &lt;= 1;<br>     else<br>         SCLK2X &lt;= 0;<br>         <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         en &lt;= 0;<br>     else if(Start)<br>         en &lt;= 1;<br>     else if(Conv_Done)<br>         en &lt;= 0;<br>     else <br>         en &lt;= en;<br>         <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         r_Channel &lt;= 3'b0;<br>     else if(Start)<br>         r_Channel &lt;= Channel;<br>     else<br>         r_Channel &lt;= r_Channel;<br>         <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         SCLK2X_CNT &lt;= 0;<br>     else if(en&amp;&amp;SCLK2X)<br>         if(SCLK2X_CNT == 33)<br>             SCLK2X_CNT &lt;= 0;<br>         else<br>             SCLK2X_CNT &lt;= SCLK2X_CNT + 6'b1;<br>     else<br>         SCLK2X_CNT &lt;= SCLK2X_CNT;<br>     <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)begin<br>         r_data &lt;= 12'b0;<br>         SCLK &lt;= 1;<br>         DIN &lt;= 1;<br>         CS_N &lt;= 1;<br>     end<br>     else if(en)begin<br>         case(SCLK2X_CNT)<br>             0:<br>                 CS_N &lt;= 0;<br>             1,3,11,13,15,17,19,21,23,25,27,29,31:<br>                 SCLK &lt;= 0;<br>             2,4,6,8:<br>                 SCLK &lt;= 1;<br>             5:<br>                 begin<br>                     SCLK &lt;= 0;<br>                     DIN &lt;= r_Channel[2];<br>                 end<br>             7:<br>                 begin<br>                     SCLK &lt;= 0;<br>                     DIN &lt;= r_Channel[1];<br>                 end<br>             9:<br>                 begin<br>                     SCLK &lt;= 0;<br>                     DIN &lt;= r_Channel[0];<br>                 end<br>             10,12,14,16,18,20,22,24,26,28,30,32:<br>                 begin<br>                     SCLK &lt;= 1;<br>                     r_data &lt;= {r_data[10:0],DIN};<br>                 end<br>             33:<br>                 CS_N &lt;= 1;<br>         <br>         endcase<br>     end<br>     <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         Conv_Done &lt;= 0;<br>     else if(en&amp;&amp;(SCLK2X_CNT == 33)&amp;&amp;SCLK2X)<br>         Conv_Done &lt;= 1;<br>     else<br>         Conv_Done &lt;= 0;<br>     <br>     always@(posedge Clk,negedge Rst_n)<br>     if(!Rst_n)<br>         Data &lt;= 11'b0;<br>     else if(en&amp;&amp;(SCLK2X_CNT == 33)&amp;&amp;SCLK2X)<br>         Data &lt;= r_data;<br>     else<br>         Data &lt;= Data;<br>         <br>     assign ADC_STATE = CS_N;</p> 
 <p>endmodule</p> 
</blockquote> 
<h3>3.3仿真测试</h3> 
<p>在Quatus 中仿真只能看到时序图，由于没有真实的ADCx芯片和采样点，因此DOUT是没有数据输出的。</p> 
<blockquote> 
 <p>`timescale 1ns/1ns<br> `define period 20</p> 
 <p>module ADC_tb();<br>     reg Clk;<br>     reg Rst_n;<br>     reg [7:0]DIV_PARAM;<br>     reg [2:0]Channel;<br>     reg Start;<br>     reg DOUT;<br>     wire Conv_Done;<br>     wire ADC_STATE;  //0-idle,1-busy<br>     wire [11:0]Data;<br>     wire SCLK;<br>     wire DIN;<br>     wire CS_N;<br>     ADC ADC1(<br>         .Clk(Clk),<br>         .Rst_n(Rst_n),<br>         .DIV_PARAM(DIV_PARAM),<br>         .Channel(Channel),<br>         .Start(Start),<br>         .DOUT(DOUT),<br>         .Conv_Done(Conv_Done),<br>         .ADC_STATE(ADC_STATE),  //0-idle,1-busy<br>         .Data(Data),<br>         .SCLK(SCLK),<br>         .DIN(DIN),<br>         .CS_N(CS_N)<br>     );<br>     <br>     initial Clk = 0;<br>     always #10 Clk = ~Clk;<br>     <br>     initial begin<br>         Rst_n &lt;= 0;<br>         Start &lt;= 0;<br>         #`period;<br>         Rst_n &lt;= 1;<br>         DIV_PARAM &lt;= 8'd13;<br>         Channel &lt;= 3'b1;<br>         Start &lt;= 1;<br>         #2000;<br>         Start &lt;= 0;<br>         #20000;<br>         $stop;<br>     end<br>     <br> endmodule<br>  </p> 
</blockquote> 
<p>仿真后得到的时序图如下</p> 
<p><img alt="" class="has" src="https://images2.imgbox.com/e0/be/tdiiG7NF_o.jpg"></p> 
<p> </p> 
<p> </p> 
<p>明天的你会感谢今天努力的自己！</p> 
<p style="text-align:center;"><img alt="" class="has" src="https://images2.imgbox.com/cd/39/9yZGNvwi_o.jpg"></p> 
<p> </p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/17b8c1706d3281dacf97e88a6f26889c/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">海思Hi3516EV300调试笔记</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/60407844ae97fd1c9753a68460499839/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">【Android】EventBus事件接收不到的几种情况</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>