(pcb "C:\Users\yanat\Documents\GitHub\PC-8001mk2_SD\Kicad\1_1\PC-8001mk2_SD.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  184658 -70739  187579 -70739  187579 -154940  87630 -154940
            87630 -70739  90678 -70739  90678 -59944  184658 -59944  184658 -70739)
    )
    (via "Via[0-1]_500:300_um")
    (rule
      (width 200)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (place C4 105689 -99563 front 90 (PN 0.1uF))
    )
    (component "Package_DIP:DIP-40_W15.24mm_LongPads"
      (place U3 158369 -90583 front 270 (PN 8255))
    )
    (component MountingHole:MountingHole_3.2mm_M3
      (place MH4 92630 -77940 front 0 (PN MountingHole_3.2mm_M3))
      (place MH3 182630 -77940 front 0 (PN MountingHole_3.2mm_M3))
      (place MH2 182630 -149940 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component MountingHole:MountingHole_3.2mm_M3::1
      (place MH1 92630 -149940 front 0 (PN MountingHole_3.2mm_M3))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 168910 -79375 front 0 (PN 100uF))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (place C2 129032 -79280 front 270 (PN 0.1uF))
    )
    (component Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::2
      (place C3 153797 -79280 front 270 (PN 0.1uF))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U2 149987 -76740 front 270 (PN 74LS30))
    )
    (component pc8001mk2:BUS_PC8001MK2
      (place J1 93218 -66548 back 0 (PN Conn_02x36_Row_Letter_First))
    )
    (component "Kicad2-2:AE-microSD-LLCNV"
      (place J2 144780 -124460 front 90 (PN Micro_SD_Card_Kit))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (place U1 125222 -76740 front 270 (PN 74LS04))
    )
    (component "Kicad2-2:Arduino_Pro_Mini"
      (place U4 121285 -150495 front 180 (PN Arduino_Pro_Mini_5V))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J3 161290 -113792 front 270 (PN "MicroSD Card Adapter"))
    )
  )
  (library
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  3550 1500  -1050 1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_LongPads"
      (outline (path signal 50  16700 1550  -1500 1550))
      (outline (path signal 50  16700 -49800  16700 1550))
      (outline (path signal 50  -1500 -49800  16700 -49800))
      (outline (path signal 50  -1500 1550  -1500 -49800))
      (outline (path signal 120  13680 1330  8620 1330))
      (outline (path signal 120  13680 -49590  13680 1330))
      (outline (path signal 120  1560 -49590  13680 -49590))
      (outline (path signal 120  1560 1330  1560 -49590))
      (outline (path signal 120  6620 1330  1560 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_2400x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2400x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2400x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 0 -30480)
      (pin Oval[A]Pad_2400x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 0 -33020)
      (pin Oval[A]Pad_2400x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 0 -35560)
      (pin Oval[A]Pad_2400x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 0 -38100)
      (pin Oval[A]Pad_2400x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 0 -40640)
      (pin Oval[A]Pad_2400x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 0 -43180)
      (pin Oval[A]Pad_2400x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 0 -45720)
      (pin Oval[A]Pad_2400x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 0 -48260)
      (pin Oval[A]Pad_2400x1600_um 40 15240 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image MountingHole:MountingHole_3.2mm_M3::1
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 100  -750 1250  -750 -1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  3550 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Rect_L4.0mm_W2.5mm_P2.50mm::2
      (outline (path signal 50  3550 1500  -1050 1500))
      (outline (path signal 50  3550 -1500  3550 1500))
      (outline (path signal 50  -1050 -1500  3550 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  3370 -665  3370 -1370))
      (outline (path signal 120  3370 1370  3370 665))
      (outline (path signal 120  -870 -665  -870 -1370))
      (outline (path signal 120  -870 1370  -870 665))
      (outline (path signal 120  -870 -1370  3370 -1370))
      (outline (path signal 120  -870 1370  3370 1370))
      (outline (path signal 100  3250 1250  -750 1250))
      (outline (path signal 100  3250 -1250  3250 1250))
      (outline (path signal 100  -750 -1250  3250 -1250))
      (outline (path signal 100  -750 1250  -750 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image pc8001mk2:BUS_PC8001MK2
      (outline (path signal 50  12700 -4060  -102870 -4060))
      (outline (path signal 50  12700 -4060  12700 6985))
      (outline (path signal 50  -102870 6985  12700 6985))
      (outline (path signal 100  2540 6350  2540 -3810))
      (outline (path signal 100  -91440 6350  2540 6350))
      (outline (path signal 100  2540 -3810  -91440 -3810))
      (outline (path signal 100  -91440 6350  -91440 -3810))
      (outline (path signal 50  -102870 -4060  -102870 6985))
      (pin Rect[T]Pad_1780x10000_um a1 -88900 1270)
      (pin Rect[T]Pad_1780x10000_um a2 -86360 1270)
      (pin Rect[T]Pad_1780x10000_um a3 -83820 1270)
      (pin Rect[T]Pad_1780x10000_um a4 -81280 1270)
      (pin Rect[T]Pad_1780x10000_um a5 -78740 1270)
      (pin Rect[T]Pad_1780x10000_um a6 -76200 1270)
      (pin Rect[T]Pad_1780x10000_um a7 -73660 1270)
      (pin Rect[T]Pad_1780x10000_um a8 -71120 1270)
      (pin Rect[T]Pad_1780x10000_um a9 -68580 1270)
      (pin Rect[T]Pad_1780x10000_um a10 -66040 1270)
      (pin Rect[T]Pad_1780x10000_um a11 -63500 1270)
      (pin Rect[T]Pad_1780x10000_um a12 -60960 1270)
      (pin Rect[T]Pad_1780x10000_um a13 -58420 1270)
      (pin Rect[T]Pad_1780x10000_um a14 -55880 1270)
      (pin Rect[T]Pad_1780x10000_um a15 -53340 1270)
      (pin Rect[T]Pad_1780x10000_um a16 -50800 1270)
      (pin Rect[T]Pad_1780x10000_um a17 -48260 1270)
      (pin Rect[T]Pad_1780x10000_um a18 -45720 1270)
      (pin Rect[T]Pad_1780x10000_um a19 -43180 1270)
      (pin Rect[T]Pad_1780x10000_um a20 -40640 1270)
      (pin Rect[T]Pad_1780x10000_um a21 -38100 1270)
      (pin Rect[T]Pad_1780x10000_um a22 -35560 1270)
      (pin Rect[B]Pad_1780x10000_um b1 -88900 1270)
      (pin Rect[B]Pad_1780x10000_um b2 -86360 1270)
      (pin Rect[B]Pad_1780x10000_um b3 -83820 1270)
      (pin Rect[B]Pad_1780x10000_um b4 -81280 1270)
      (pin Rect[B]Pad_1780x10000_um b5 -78740 1270)
      (pin Rect[B]Pad_1780x10000_um b6 -76200 1270)
      (pin Rect[B]Pad_1780x10000_um b7 -73660 1270)
      (pin Rect[B]Pad_1780x10000_um b8 -71120 1270)
      (pin Rect[B]Pad_1780x10000_um b9 -68580 1270)
      (pin Rect[B]Pad_1780x10000_um b10 -66040 1270)
      (pin Rect[B]Pad_1780x10000_um b11 -63500 1270)
      (pin Rect[B]Pad_1780x10000_um b12 -60960 1270)
      (pin Rect[B]Pad_1780x10000_um b13 -58420 1270)
      (pin Rect[B]Pad_1780x10000_um b14 -55880 1270)
      (pin Rect[B]Pad_1780x10000_um b15 -53340 1270)
      (pin Rect[B]Pad_1780x10000_um b16 -50800 1270)
      (pin Rect[B]Pad_1780x10000_um b17 -48260 1270)
      (pin Rect[B]Pad_1780x10000_um b18 -45720 1270)
      (pin Rect[B]Pad_1780x10000_um b19 -43180 1270)
      (pin Rect[B]Pad_1780x10000_um b20 -40640 1270)
      (pin Rect[B]Pad_1780x10000_um b21 -38100 1270)
      (pin Rect[B]Pad_1780x10000_um b22 -35560 1270)
      (pin Rect[B]Pad_1780x10000_um b23 -33020 1270)
      (pin Rect[B]Pad_1780x10000_um b24 -30480 1270)
      (pin Rect[B]Pad_1780x10000_um b25 -27940 1270)
      (pin Rect[B]Pad_1780x10000_um b26 -25400 1270)
      (pin Rect[B]Pad_1780x10000_um b27 -22860 1270)
      (pin Rect[B]Pad_1780x10000_um b28 -20320 1270)
      (pin Rect[B]Pad_1780x10000_um b29 -17780 1270)
      (pin Rect[B]Pad_1780x10000_um b30 -15240 1270)
      (pin Rect[B]Pad_1780x10000_um b31 -12700 1270)
      (pin Rect[B]Pad_1780x10000_um b32 -10160 1270)
      (pin Rect[B]Pad_1780x10000_um b33 -7620 1270)
      (pin Rect[B]Pad_1780x10000_um b34 -5080 1270)
      (pin Rect[B]Pad_1780x10000_um b35 -2540 1270)
      (pin Rect[B]Pad_1780x10000_um b36 0 1270)
      (pin Rect[T]Pad_1780x10000_um a23 -33020 1270)
      (pin Rect[T]Pad_1780x10000_um a24 -30480 1270)
      (pin Rect[T]Pad_1780x10000_um a25 -27940 1270)
      (pin Rect[T]Pad_1780x10000_um a26 -25400 1270)
      (pin Rect[T]Pad_1780x10000_um a27 -22860 1270)
      (pin Rect[T]Pad_1780x10000_um a28 -20320 1270)
      (pin Rect[T]Pad_1780x10000_um a29 -17780 1270)
      (pin Rect[T]Pad_1780x10000_um a30 -15240 1270)
      (pin Rect[T]Pad_1780x10000_um a31 -12700 1270)
      (pin Rect[T]Pad_1780x10000_um a32 -10160 1270)
      (pin Rect[T]Pad_1780x10000_um a33 -7620 1270)
      (pin Rect[T]Pad_1780x10000_um a34 -5080 1270)
      (pin Rect[T]Pad_1780x10000_um a35 -2540 1270)
      (pin Rect[T]Pad_1780x10000_um a36 0 1270)
    )
    (image "Kicad2-2:AE-microSD-LLCNV"
      (outline (path signal 120  1700 -22000  1700 1700))
      (outline (path signal 120  -30100 -22000  1700 -22000))
      (outline (path signal 120  -30100 1700  -30100 -22000))
      (outline (path signal 120  1700 1700  -30100 1700))
      (outline (path signal 50  1800 1800  -30200 1800))
      (outline (path signal 50  1800 -22100  1800 1800))
      (outline (path signal 50  -30200 -22100  1800 -22100))
      (outline (path signal 50  -30200 1800  -30200 -22100))
      (outline (path signal 120  1330 -21650  0 -21650))
      (outline (path signal 120  1330 -20320  1330 -21650))
      (outline (path signal 120  1330 -19050  -1330 -19050))
      (outline (path signal 120  -1330 -19050  -1330 1330))
      (outline (path signal 120  1330 -19050  1330 1330))
      (outline (path signal 120  1330 1330  -1330 1330))
      (outline (path signal 100  1270 -20955  635 -21590))
      (outline (path signal 100  1270 1270  1270 -20955))
      (outline (path signal 100  -1270 1270  1270 1270))
      (outline (path signal 100  -1270 -21590  -1270 1270))
      (outline (path signal 100  635 -21590  -1270 -21590))
      (pin Rect[A]Pad_1700x1700_um (rotate 180) 1 0 -20320)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 2 0 -17780)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 3 0 -15240)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 4 0 -12700)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 6 0 -7620)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 7 0 -5080)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 8 0 -2540)
      (pin Oval[A]Pad_1700x1700_um (rotate 180) 9 0 0)
      (pin Oval[A]Pad_1700x1700_um @1 -27940 0)
      (pin Oval[A]Pad_1700x1700_um @2 -25400 0)
      (pin Oval[A]Pad_1700x1700_um @3 -27940 -20320)
      (pin Oval[A]Pad_1700x1700_um @4 -25400 -20320)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  9100 1550  -1450 1550))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Kicad2-2:Arduino_Pro_Mini"
      (outline (path signal 50  16764 -29464  -1524 -29464))
      (outline (path signal 50  16764 -29464  16764 4064))
      (outline (path signal 50  -1524 4064  -1524 -29464))
      (outline (path signal 50  -1524 4064  16764 4064))
      (outline (path signal 100  16510 3810  16510 -29210))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  -1270 -29210  -1270 2540))
      (outline (path signal 100  16510 -29210  -1270 -29210))
      (outline (path signal 120  16637 3937  -1397 3937))
      (outline (path signal 120  16637 -29337  16637 3937))
      (outline (path signal 120  1270 -1270  1270 -29337))
      (outline (path signal 120  1270 -1270  -1397 -1270))
      (outline (path signal 120  -1397 -29337  16640 -29337))
      (outline (path signal 120  13970 1270  13970 -29337))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  -1397 3937  -1397 1270))
      (outline (path signal 120  -1397 -1270  -1397 -29337))
      (outline (path signal 120  1270 1270  -1397 1270))
      (outline (path signal 120  1270 -1270  1270 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
      (pin Oval[A]Pad_1600x1600_um A5 12700 -8890)
      (pin Oval[A]Pad_1600x1600_um A4 12700 -11430)
      (pin Oval[A]Pad_1600x1600_um A7 12700 -19050)
      (pin Oval[A]Pad_1600x1600_um A6 12700 -21590)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x10000_um
      (shape (rect B.Cu -890 -5000 890 5000))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x10000_um
      (shape (rect F.Cu -890 -5000 890 5000))
      (attach off)
    )
    (padstack "Via[0-1]_500:300_um"
      (shape (circle F.Cu 500))
      (shape (circle B.Cu 500))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C4-1 U3-26 C1-1 C2-2 C3-2 U2-12 U2-14 J1-a3 J1-a4 J1-b3 J1-b4 J2-1 U1-14
        U4-21 J3-2)
    )
    (net GND
      (pins C4-2 U3-7 C1-2 C2-1 C3-1 U2-7 J1-a1 J1-a2 J1-b1 J1-b2 J2-4 U1-7 U1-5 U1-3
        U1-1 U4-23 J3-1)
    )
    (net "Net-(U1-Pad12)"
      (pins U3-35 U1-12)
    )
    (net /D0
      (pins U3-34 J1-b13)
    )
    (net /D1
      (pins U3-33 J1-b14)
    )
    (net /D2
      (pins U3-32 J1-b15)
    )
    (net /D3
      (pins U3-31 J1-b16)
    )
    (net /D4
      (pins U3-30 J1-b17)
    )
    (net /D5
      (pins U3-29 J1-b18)
    )
    (net /D6
      (pins U3-28 J1-b19)
    )
    (net /D7
      (pins U3-27 J1-b20)
    )
    (net /A0
      (pins U3-9 J1-a5)
    )
    (net /A1
      (pins U3-8 J1-a6)
    )
    (net /A2
      (pins U2-6 J1-a7)
    )
    (net /A3
      (pins U2-5 J1-a8)
    )
    (net /A4
      (pins U2-4 J1-a9)
    )
    (net /A5
      (pins U2-3 J1-a10)
    )
    (net /A6
      (pins U2-2 J1-a11)
    )
    (net /A7
      (pins J1-a12 U1-11)
    )
    (net /~RD
      (pins U3-5 J1-a21)
    )
    (net /~RESET
      (pins J1-a32 U1-13 U4-3)
    )
    (net /~WR
      (pins U3-36 J1-a22)
    )
    (net /~IOREQ
      (pins J1-a24 U1-9)
    )
    (net "Net-(U1-Pad8)"
      (pins U2-11 U1-8)
    )
    (net "Net-(U2-Pad8)"
      (pins U3-6 U2-8)
    )
    (net "Net-(U1-Pad10)"
      (pins U2-1 U1-10)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1 U4-A5)
    )
    (net "Net-(U3-Pad21)"
      (pins U3-21 U4-8)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2 U4-A4)
    )
    (net "Net-(U3-Pad22)"
      (pins U3-22 U4-9)
    )
    (net "Net-(U3-Pad3)"
      (pins U3-3 U4-20)
    )
    (net "Net-(U3-Pad23)"
      (pins U3-23 U4-10)
    )
    (net "Net-(U3-Pad4)"
      (pins U3-4 U4-19)
    )
    (net "Net-(U3-Pad24)"
      (pins U3-24 U4-11)
    )
    (net "Net-(U3-Pad25)"
      (pins U3-25 U4-12)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-10 U4-17)
    )
    (net "Net-(U3-Pad16)"
      (pins U3-16 U4-18)
    )
    (net "Net-(U3-Pad18)"
      (pins U3-18 U4-5)
    )
    (net "Net-(U3-Pad19)"
      (pins U3-19 U4-6)
    )
    (net "Net-(U3-Pad20)"
      (pins U3-20 U4-7)
    )
    (net /SCK
      (pins J2-5 U4-16 J3-5)
    )
    (net /MISO
      (pins J2-6 U4-15 J3-3)
    )
    (net /MOSI
      (pins J2-7 U4-14 J3-4)
    )
    (net /CS
      (pins J2-8 U4-13 J3-6)
    )
    (class kicad_default "" /A0 /A1 /A2 /A3 /A4 /A5 /A6 /A7 /CS /D0 /D1 /D2
      /D3 /D4 /D5 /D6 /D7 /MISO /MOSI /SCK /~IOREQ /~RD /~RESET /~WR "Net-(U1-Pad10)"
      "Net-(U1-Pad12)" "Net-(U1-Pad8)" "Net-(U2-Pad8)" "Net-(U3-Pad1)" "Net-(U3-Pad10)"
      "Net-(U3-Pad16)" "Net-(U3-Pad18)" "Net-(U3-Pad19)" "Net-(U3-Pad2)" "Net-(U3-Pad20)"
      "Net-(U3-Pad21)" "Net-(U3-Pad22)" "Net-(U3-Pad23)" "Net-(U3-Pad24)"
      "Net-(U3-Pad25)" "Net-(U3-Pad3)" "Net-(U3-Pad4)"
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 200)
        (clearance 200.1)
      )
    )
    (class +5V +5V
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_500:300_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path F.Cu 400  174498 -73787  174498 -65278)(net +5V)(type protect))
    (wire (path F.Cu 400  177038 -71247  174308 -73977.5)(net +5V)(type protect))
    (wire (path F.Cu 400  177038 -65278  177038 -71247)(net +5V)(type protect))
    (wire (path F.Cu 400  174308 -73977.5  174498 -73787)(net +5V)(type protect))
    (wire (path F.Cu 400  168910 -79375  174308 -73977.5)(net +5V)(type protect))
    (wire (path F.Cu 400  152567 -81780  149987 -84360)(net +5V)(type protect))
    (wire (path F.Cu 400  153797 -81780  152567 -81780)(net +5V)(type protect))
    (wire (path F.Cu 400  146507 -82760  144907 -84360)(net +5V)(type protect))
    (wire (path F.Cu 400  148387 -82760  146507 -82760)(net +5V)(type protect))
    (wire (path F.Cu 400  149987 -84360  148387 -82760)(net +5V)(type protect))
    (wire (path F.Cu 400  127802 -81780  125222 -84360)(net +5V)(type protect))
    (wire (path F.Cu 400  129032 -81780  127802 -81780)(net +5V)(type protect))
    (wire (path F.Cu 400  116549 -99563  122809 -105823)(net +5V)(type protect))
    (wire (path F.Cu 400  105689 -99563  116549 -99563)(net +5V)(type protect))
  )
)
