# DESIGN-VERIFY
A repository featuring advanced digital circuit design in Verilog, along with layered testbenches for comprehensive verification. Includes RTL designs, simulation setups, and reusable verification environments to streamline ASIC/FPGA design workflows.
