{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7555, "design__instance__area": 110640, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 14, "power__internal__total": 0.009606077335774899, "power__switching__total": 0.004453293979167938, "power__leakage__total": 1.8212045915788622e-06, "power__total": 0.014061192981898785, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5729902270395048, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.636014370283148, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.589293075461084, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.216603852096526, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.589293, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 28, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8258558515249858, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9271306207401435, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.317824553448858, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.24512770285191, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.317825, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.780472, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4599967481566689, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.5054404815525892, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26739466953045005, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.752694483601395, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.267395, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 36, "design__max_fanout_violation__count": 174, "design__max_cap_violation__count": 20, "clock__skew__worst_hold": -0.454989031551318, "clock__skew__worst_setup": 0.4961681206332845, "timing__hold__ws": 0.265382612286017, "timing__setup__ws": 41.64025331293335, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265383, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.282486, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7555, "design__instance__area__stdcell": 110640, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.388465, "design__instance__utilization__stdcell": 0.388465, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 216, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2490, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 44844.8, "design__instance__displacement__mean": 5.9355, "design__instance__displacement__max": 86.24, "route__wirelength__estimated": 146208, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 270, "design__instance__count__class:clock_buffer": 142, "design__instance__count__class:clock_inverter": 50, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1842, "route__net": 3523, "route__net__special": 2, "route__drc_errors__iter:1": 766, "route__wirelength__iter:1": 179145, "route__drc_errors__iter:2": 177, "route__wirelength__iter:2": 177728, "route__drc_errors__iter:3": 109, "route__wirelength__iter:3": 177342, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 177229, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 177229, "route__drc_errors": 0, "route__wirelength": 177229, "route__vias": 26954, "route__vias__singlecut": 26954, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1087.79, "design__instance__count__class:fill_cell": 11271, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 12, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5655898132149628, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6232029513281543, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5860512241374927, "timing__setup__ws__corner:min_tt_025C_5v00": 50.505279610231774, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.586051, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 16, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8137546422589309, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.9065835005976886, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3119583568654363, "timing__setup__ws__corner:min_ss_125C_4v50": 42.74839803139689, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.311958, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.197319, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.454989031551318, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4961681206332845, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.265382612286017, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.94248755911799, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.265383, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 19, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5816111090695343, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6512908174894326, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5929510383860732, "timing__setup__ws__corner:max_tt_025C_5v00": 49.86853027228553, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.592951, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 36, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 20, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8403380451569905, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9517802371192199, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3240264814844216, "timing__setup__ws__corner:max_ss_125C_4v50": 41.64025331293335, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.324026, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.282486, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 18, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4659732731562831, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.516422697000477, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26983815945445416, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.52404893019462, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.269838, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99979, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000214802, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000225322, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.97478e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000225322, "design_powergrid__voltage__worst": 0.000225322, "design_powergrid__voltage__worst__net:VDD": 4.99979, "design_powergrid__drop__worst": 0.000225322, "design_powergrid__drop__worst__net:VDD": 0.000214802, "design_powergrid__voltage__worst__net:VSS": 0.000225322, "design_powergrid__drop__worst__net:VSS": 0.000225322, "ir__voltage__worst": 5, "ir__drop__avg": 3.88e-05, "ir__drop__worst": 0.000215, "design__xor_difference__count": 0}