

================================================================
== Vitis HLS Report for 'word_width_manual'
================================================================
* Date:           Sun Jun  9 03:14:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   409604|  1228804|  4.096 ms|  12.288 ms|  409605|  1228805|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                            |                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                  Instance                  |              Module              |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_word_width_manual_Pipeline_WRITE_fu_94  |word_width_manual_Pipeline_WRITE  |   409602|   409602|   4.096 ms|   4.096 ms|   409602|   409602|       no|
        |grp_word_width_manual_Pipeline_LOAD_fu_107  |word_width_manual_Pipeline_LOAD   |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
        +--------------------------------------------+----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     262|    1040|    0|
|Memory           |      550|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      550|     0|     345|    1114|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       88|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                             |control_s_axi                     |        0|   0|   50|   44|    0|
    |grp_word_width_manual_Pipeline_LOAD_fu_107  |word_width_manual_Pipeline_LOAD   |        0|   0|  119|  644|    0|
    |grp_word_width_manual_Pipeline_WRITE_fu_94  |word_width_manual_Pipeline_WRITE  |        0|   0|   93|  352|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                  |        0|   0|  262| 1040|    0|
    +--------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |x_x_V_U  |x_x_V_RAM_1P_BRAM_1R1W  |      550|  0|   0|    0|  409600|   24|     1|      9830400|
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total    |                        |      550|  0|   0|    0|  409600|   24|     1|      9830400|
    +---------+------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |x_x_V_address0  |  14|          3|   19|         57|
    |x_x_V_ce0       |  14|          3|    1|          3|
    |x_x_V_we0       |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  72|         15|   23|         69|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   4|   0|    4|          0|
    |ap_done_reg                                              |   1|   0|    1|          0|
    |ap_rst_n_inv                                             |   1|   0|    1|          0|
    |ap_rst_reg_1                                             |   1|   0|    1|          0|
    |ap_rst_reg_2                                             |   1|   0|    1|          0|
    |grp_word_width_manual_Pipeline_LOAD_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |grp_word_width_manual_Pipeline_WRITE_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |x_idx_V                                                  |  21|   0|   21|          0|
    |x_read3_V                                                |  24|   0|   24|          0|
    |x_sel_rd_V                                               |   2|   0|    2|          0|
    |x_sel_wr_V                                               |   2|   0|    2|          0|
    |x_write3_V                                               |  24|   0|   24|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    |  83|   0|   83|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|            control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  word_width_manual|  return value|
|x_in_Addr_A            |  out|   32|           bram|               x_in|         array|
|x_in_EN_A              |  out|    1|           bram|               x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|               x_in|         array|
|x_in_Din_A             |  out|    8|           bram|               x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|               x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|               x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|               x_in|         array|
|y_Addr_A               |  out|   32|           bram|                  y|         array|
|y_EN_A                 |  out|    1|           bram|                  y|         array|
|y_WEN_A                |  out|    1|           bram|                  y|         array|
|y_Din_A                |  out|    8|           bram|                  y|         array|
|y_Dout_A               |   in|    8|           bram|                  y|         array|
|y_Clk_A                |  out|    1|           bram|                  y|         array|
|y_Rst_A                |  out|    1|           bram|                  y|         array|
+-----------------------+-----+-----+---------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.47>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %load"   --->   Operation 5 'read' 'load_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 't_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read3_V_new_0_loc = alloca i64 1"   --->   Operation 7 'alloca' 'x_read3_V_new_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_read3_V_flag_0_loc = alloca i64 1"   --->   Operation 8 'alloca' 'x_read3_V_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_loc = alloca i64 1"   --->   Operation 10 'alloca' 'p_Val2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc = alloca i64 1"   --->   Operation 11 'alloca' 'x_idx_V_new_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc = alloca i64 1"   --->   Operation 12 'alloca' 'x_idx_V_flag_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_in"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %y"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i24 %x_x_V, i64 666, i64 18, i64 18446744073709551615" [../src/word_width_manual.cpp:14]   --->   Operation 23 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %load_read, void %codeRepl1, void %codeRepl" [../src/word_width_manual.cpp:18]   --->   Operation 24 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_sel_rd_V_load = load i2 %x_sel_rd_V" [../src/ww_read_mem.hpp:17]   --->   Operation 25 'load' 'x_sel_rd_V_load' <Predicate = (!load_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_read3_V_load = load i24 %x_read3_V"   --->   Operation 26 'load' 'x_read3_V_load' <Predicate = (!load_read)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.42ns)   --->   "%call_ln674 = call void @word_width_manual_Pipeline_WRITE, i24 %x_read3_V_load, i2 %x_sel_rd_V_load, i8 %y, i1 %x_read3_V_flag_0_loc, i24 %x_read3_V_new_0_loc, i2 %t_V_loc, i24 %x_x_V"   --->   Operation 27 'call' 'call_ln674' <Predicate = (!load_read)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_sel_wr_V_load = load i2 %x_sel_wr_V" [../src/ww_write_mem.hpp:15]   --->   Operation 28 'load' 'x_sel_wr_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_write3_V_load = load i24 %x_write3_V"   --->   Operation 29 'load' 'x_write3_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_idx_V_load = load i21 %x_idx_V"   --->   Operation 30 'load' 'x_idx_V_load' <Predicate = (load_read)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.47ns)   --->   "%call_ln923 = call void @word_width_manual_Pipeline_LOAD, i21 %x_idx_V_load, i24 %x_write3_V_load, i2 %x_sel_wr_V_load, i8 %x_in, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i24 %p_Val2_loc, i2 %p_loc, i24 %x_x_V"   --->   Operation 31 'call' 'call_ln923' <Predicate = (load_read)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.50>
ST_2 : Operation 32 [1/2] (1.50ns)   --->   "%call_ln674 = call void @word_width_manual_Pipeline_WRITE, i24 %x_read3_V_load, i2 %x_sel_rd_V_load, i8 %y, i1 %x_read3_V_flag_0_loc, i24 %x_read3_V_new_0_loc, i2 %t_V_loc, i24 %x_x_V"   --->   Operation 32 'call' 'call_ln674' <Predicate = true> <Delay = 1.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%x_read3_V_flag_0_loc_load = load i1 %x_read3_V_flag_0_loc"   --->   Operation 33 'load' 'x_read3_V_flag_0_loc_load' <Predicate = (!load_read)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%x_read3_V_new_0_loc_load = load i24 %x_read3_V_new_0_loc"   --->   Operation 34 'load' 'x_read3_V_new_0_loc_load' <Predicate = (!load_read)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%t_V_loc_load = load i2 %t_V_loc"   --->   Operation 35 'load' 't_V_loc_load' <Predicate = (!load_read)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln17 = store i2 %t_V_loc_load, i2 %x_sel_rd_V" [../src/ww_read_mem.hpp:17]   --->   Operation 36 'store' 'store_ln17' <Predicate = (!load_read)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %x_read3_V_flag_0_loc_load, void %.loopexit.loopexit96.new, void %mergeST1"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!load_read)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln15 = store i24 %x_read3_V_new_0_loc_load, i24 %x_read3_V" [../src/ww_read_mem.hpp:15]   --->   Operation 38 'store' 'store_ln15' <Predicate = (!load_read & x_read3_V_flag_0_loc_load)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.loopexit96.new"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!load_read & x_read3_V_flag_0_loc_load)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.loopexit" [../src/word_width_manual.cpp:29]   --->   Operation 40 'br' 'br_ln29' <Predicate = (!load_read)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%x_idx_V_flag_0_loc_load = load i1 %x_idx_V_flag_0_loc"   --->   Operation 41 'load' 'x_idx_V_flag_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%x_idx_V_new_0_loc_load = load i21 %x_idx_V_new_0_loc"   --->   Operation 42 'load' 'x_idx_V_new_0_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_loc_load = load i24 %p_Val2_loc"   --->   Operation 43 'load' 'p_Val2_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_loc_load = load i2 %p_loc"   --->   Operation 44 'load' 'p_loc_load' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln15 = store i2 %p_loc_load, i2 %x_sel_wr_V" [../src/ww_write_mem.hpp:15]   --->   Operation 45 'store' 'store_ln15' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln414 = store i24 %p_Val2_loc_load, i24 %x_write3_V"   --->   Operation 46 'store' 'store_ln414' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %x_idx_V_flag_0_loc_load, void %.loopexit.loopexit.new, void %mergeST"   --->   Operation 47 'br' 'br_ln0' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln885 = store i21 %x_idx_V_new_0_loc_load, i21 %x_idx_V"   --->   Operation 48 'store' 'store_ln885' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.loopexit.new"   --->   Operation 49 'br' 'br_ln0' <Predicate = (load_read & x_idx_V_flag_0_loc_load)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.loopexit" [../src/word_width_manual.cpp:29]   --->   Operation 50 'br' 'br_ln29' <Predicate = (load_read)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [../src/word_width_manual.cpp:29]   --->   Operation 51 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 1.06>
ST_4 : Operation 52 [1/2] (1.06ns)   --->   "%call_ln923 = call void @word_width_manual_Pipeline_LOAD, i21 %x_idx_V_load, i24 %x_write3_V_load, i2 %x_sel_wr_V_load, i8 %x_in, i1 %x_idx_V_flag_0_loc, i21 %x_idx_V_new_0_loc, i24 %p_Val2_loc, i2 %p_loc, i24 %x_x_V"   --->   Operation 52 'call' 'call_ln923' <Predicate = true> <Delay = 1.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_sel_wr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_write3_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_x_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ x_sel_rd_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ x_read3_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
load_read                 (read         ) [ 01111]
t_V_loc                   (alloca       ) [ 01111]
x_read3_V_new_0_loc       (alloca       ) [ 01111]
x_read3_V_flag_0_loc      (alloca       ) [ 01111]
p_loc                     (alloca       ) [ 01111]
p_Val2_loc                (alloca       ) [ 01111]
x_idx_V_new_0_loc         (alloca       ) [ 01111]
x_idx_V_flag_0_loc        (alloca       ) [ 01111]
spectopmodule_ln0         (spectopmodule) [ 00000]
specinterface_ln0         (specinterface) [ 00000]
specinterface_ln0         (specinterface) [ 00000]
specbitsmap_ln0           (specbitsmap  ) [ 00000]
specinterface_ln0         (specinterface) [ 00000]
specbitsmap_ln0           (specbitsmap  ) [ 00000]
specbitsmap_ln0           (specbitsmap  ) [ 00000]
specinterface_ln0         (specinterface) [ 00000]
specinterface_ln0         (specinterface) [ 00000]
specinterface_ln0         (specinterface) [ 00000]
specmemcore_ln14          (specmemcore  ) [ 00000]
br_ln18                   (br           ) [ 00000]
x_sel_rd_V_load           (load         ) [ 00100]
x_read3_V_load            (load         ) [ 00100]
x_sel_wr_V_load           (load         ) [ 00001]
x_write3_V_load           (load         ) [ 00001]
x_idx_V_load              (load         ) [ 00001]
call_ln674                (call         ) [ 00000]
x_read3_V_flag_0_loc_load (load         ) [ 00010]
x_read3_V_new_0_loc_load  (load         ) [ 00000]
t_V_loc_load              (load         ) [ 00000]
store_ln17                (store        ) [ 00000]
br_ln0                    (br           ) [ 00000]
store_ln15                (store        ) [ 00000]
br_ln0                    (br           ) [ 00000]
br_ln29                   (br           ) [ 00000]
x_idx_V_flag_0_loc_load   (load         ) [ 00010]
x_idx_V_new_0_loc_load    (load         ) [ 00000]
p_Val2_loc_load           (load         ) [ 00000]
p_loc_load                (load         ) [ 00000]
store_ln15                (store        ) [ 00000]
store_ln414               (store        ) [ 00000]
br_ln0                    (br           ) [ 00000]
store_ln885               (store        ) [ 00000]
br_ln0                    (br           ) [ 00000]
br_ln29                   (br           ) [ 00000]
ret_ln29                  (ret          ) [ 00000]
call_ln923                (call         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_sel_wr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_wr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_write3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_write3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_idx_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_idx_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_sel_rd_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_rd_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_read3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_width_manual_Pipeline_WRITE"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_width_manual_Pipeline_LOAD"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="t_V_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_read3_V_new_0_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_read3_V_new_0_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_read3_V_flag_0_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_read3_V_flag_0_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_Val2_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_idx_V_new_0_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_new_0_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_idx_V_flag_0_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_idx_V_flag_0_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="load_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="load_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_word_width_manual_Pipeline_WRITE_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="24" slack="0"/>
<pin id="101" dir="0" index="6" bw="2" slack="0"/>
<pin id="102" dir="0" index="7" bw="24" slack="0"/>
<pin id="103" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln674/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_word_width_manual_Pipeline_LOAD_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="21" slack="0"/>
<pin id="110" dir="0" index="2" bw="24" slack="0"/>
<pin id="111" dir="0" index="3" bw="2" slack="0"/>
<pin id="112" dir="0" index="4" bw="8" slack="0"/>
<pin id="113" dir="0" index="5" bw="1" slack="0"/>
<pin id="114" dir="0" index="6" bw="21" slack="0"/>
<pin id="115" dir="0" index="7" bw="24" slack="0"/>
<pin id="116" dir="0" index="8" bw="2" slack="0"/>
<pin id="117" dir="0" index="9" bw="24" slack="0"/>
<pin id="118" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln923/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_sel_rd_V_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_sel_rd_V_load/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="x_read3_V_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="0"/>
<pin id="129" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="x_sel_wr_V_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_sel_wr_V_load/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="x_write3_V_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_write3_V_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_idx_V_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="21" slack="0"/>
<pin id="144" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_read3_V_flag_0_loc_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="2"/>
<pin id="149" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_flag_0_loc_load/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_read3_V_new_0_loc_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="2"/>
<pin id="152" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_new_0_loc_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="t_V_loc_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="2"/>
<pin id="155" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_loc_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln17_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln15_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_idx_V_flag_0_loc_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="2"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_flag_0_loc_load/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="x_idx_V_new_0_loc_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="21" slack="2"/>
<pin id="173" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_idx_V_new_0_loc_load/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Val2_loc_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="2"/>
<pin id="176" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_loc_load/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_loc_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="2"/>
<pin id="179" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln15_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln414_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln885_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="21" slack="0"/>
<pin id="194" dir="0" index="1" bw="21" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="load_read_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="load_read "/>
</bind>
</comp>

<comp id="202" class="1005" name="t_V_loc_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t_V_loc "/>
</bind>
</comp>

<comp id="208" class="1005" name="x_read3_V_new_0_loc_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="x_read3_V_new_0_loc "/>
</bind>
</comp>

<comp id="214" class="1005" name="x_read3_V_flag_0_loc_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x_read3_V_flag_0_loc "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_loc_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="226" class="1005" name="p_Val2_loc_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_loc "/>
</bind>
</comp>

<comp id="232" class="1005" name="x_idx_V_new_0_loc_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="21" slack="0"/>
<pin id="234" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_new_0_loc "/>
</bind>
</comp>

<comp id="238" class="1005" name="x_idx_V_flag_0_loc_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="x_idx_V_flag_0_loc "/>
</bind>
</comp>

<comp id="250" class="1005" name="x_sel_wr_V_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x_sel_wr_V_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="x_write3_V_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="24" slack="1"/>
<pin id="257" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="x_write3_V_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="x_idx_V_load_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="21" slack="1"/>
<pin id="262" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_idx_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="107" pin=4"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="107" pin=9"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="107" pin=3"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="171" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="88" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="60" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="211"><net_src comp="64" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="217"><net_src comp="68" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="223"><net_src comp="72" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="107" pin=8"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="229"><net_src comp="76" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="107" pin=7"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="235"><net_src comp="80" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="107" pin=6"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="241"><net_src comp="84" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="107" pin=5"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="253"><net_src comp="132" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="107" pin=3"/></net>

<net id="258"><net_src comp="137" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="263"><net_src comp="142" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {1 2 }
	Port: x_sel_wr_V | {3 }
	Port: x_write3_V | {3 }
	Port: x_idx_V | {3 }
	Port: x_x_V | {1 4 }
	Port: x_sel_rd_V | {3 }
	Port: x_read3_V | {3 }
 - Input state : 
	Port: word_width_manual : x_in | {1 4 }
	Port: word_width_manual : load | {1 }
	Port: word_width_manual : x_sel_wr_V | {1 }
	Port: word_width_manual : x_write3_V | {1 }
	Port: word_width_manual : x_idx_V | {1 }
	Port: word_width_manual : x_x_V | {1 2 }
	Port: word_width_manual : x_sel_rd_V | {1 }
	Port: word_width_manual : x_read3_V | {1 }
  - Chain level:
	State 1
		call_ln674 : 1
		call_ln923 : 1
	State 2
	State 3
		store_ln17 : 1
		br_ln0 : 1
		store_ln15 : 1
		store_ln15 : 1
		store_ln414 : 1
		br_ln0 : 1
		store_ln885 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   call   | grp_word_width_manual_Pipeline_WRITE_fu_94 |  0.427  |   155   |   294   |
|          | grp_word_width_manual_Pipeline_LOAD_fu_107 |  0.427  |   136   |   384   |
|----------|--------------------------------------------|---------|---------|---------|
|   read   |            load_read_read_fu_88            |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |  0.854  |   291   |   678   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|x_x_V|   550  |    0   |    0   |
+-----+--------+--------+--------+
|Total|   550  |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      load_read_reg_198     |    1   |
|     p_Val2_loc_reg_226     |   24   |
|        p_loc_reg_220       |    2   |
|       t_V_loc_reg_202      |    2   |
| x_idx_V_flag_0_loc_reg_238 |    1   |
|    x_idx_V_load_reg_260    |   21   |
|  x_idx_V_new_0_loc_reg_232 |   21   |
|x_read3_V_flag_0_loc_reg_214|    1   |
| x_read3_V_new_0_loc_reg_208|   24   |
|   x_sel_wr_V_load_reg_250  |    2   |
|   x_write3_V_load_reg_255  |   24   |
+----------------------------+--------+
|            Total           |   123  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
| grp_word_width_manual_Pipeline_LOAD_fu_107 |  p1  |   2  |  21  |   42   ||    9    |
| grp_word_width_manual_Pipeline_LOAD_fu_107 |  p2  |   2  |  24  |   48   ||    9    |
| grp_word_width_manual_Pipeline_LOAD_fu_107 |  p3  |   2  |   2  |    4   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   94   ||  1.281  ||    27   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   291  |   678  |
|   Memory  |   550  |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   123  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   550  |    2   |   414  |   705  |
+-----------+--------+--------+--------+--------+
