[
  {
    "author": [
      {
        "family": "Weber",
        "given": "I.] S."
      }
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "1996-02-19"
    ],
    "issue": [
      "ue: 889"
    ],
    "title": [
      "Part 1: Mobile Computing - Computer Design"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "F."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on Communications"
    ],
    "date": [
      "1980-11"
    ],
    "pages": [
      "1849–1858,"
    ],
    "title": [
      "*'Charge-pump phase-lock loops"
    ],
    "type": "article-journal",
    "volume": [
      "COM-28"
    ]
  },
  {
    "author": [
      {
        "family": "Wolaver",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, New Jersey"
    ],
    "publisher": [
      "Prentice-Hall Inc"
    ],
    "title": [
      "Phase-Locked Loop Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Best",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York",
      "New York"
    ],
    "publisher": [
      "McGraw-Hill Inc"
    ],
    "title": [
      "Phase-locked Loops: Theoryy Design, and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "7. ofSolid-State Circuits"
    ],
    "date": [
      "1996-03"
    ],
    "pages": [
      "331–343,"
    ],
    "title": [
      "A Study of Phase Noise in CMOS Oscillators"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Vaucher",
        "given": "C."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Architectures for RF Frequency Synthesizers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Phase-Lock Techniques"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jacobs",
        "given": "O."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Introduction to Control Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hein",
        "given": "J."
      },
      {
        "family": "Scott",
        "given": "J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "1988-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1393–1400,"
    ],
    "title": [
      "z-Domain Model for Discrete-Time PLL's"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Oppenheim",
        "given": "A."
      },
      {
        "family": "Schafer",
        "given": "R."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Discrete-time Signal Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "II] A. M. Fahim and M. I. Elmasry"
      }
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "2003-02"
    ],
    "pages": [
      "63–72,"
    ],
    "title": [
      "A Fast Lock Digital Phase-Locked Loop Architecture for Wireless Applications"
    ],
    "type": "article-journal",
    "volume": [
      "II"
    ]
  },
  {
    "author": [
      {
        "family": "Hess",
        "given": "D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Transactions on Communication Technology"
    ],
    "date": [
      "1968-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "255–260,"
    ],
    "title": [
      "Cycle Slipping in a First-Order Phase-Locked Loop"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Egan",
        "given": "W."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Malabar, FL"
    ],
    "publisher": [
      "R.E. KriegerPub.Co"
    ],
    "title": [
      "Frequency Synthesis by phase lock"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Soyuer",
        "given": "M."
      },
      {
        "family": "Meyer",
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Solid-State Circuits",
      "IEEE"
    ],
    "date": [
      "1990-08"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1019–1022,"
    ],
    "title": [
      "Frequency Limitations of a Conventional Phase-Frequency Detector"
    ],
    "type": "article-journal",
    "volume": [
      "7",
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "I.] Y."
      },
      {
        "family": "Ning",
        "given": "T."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge Press University"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley& Sons, Inc"
    ],
    "title": [
      "MOSFET Models for SPICE Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Power Digital VLSI Design: Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Analog Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Schlogl",
        "given": "F."
      },
      {
        "family": "Dietrich",
        "given": "H."
      },
      {
        "family": "Zimmermann",
        "given": "H."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE International Systems-on-a-Chip (SOC) Conference"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "121–124,"
    ],
    "title": [
      "120nm CMOS operational amplifier with high gain down to ±0.3V supply"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rajput",
        "given": "S."
      },
      {
        "family": "Jamuar",
        "given": "S."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Circuits and Systems Magazine"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "ue 1"
    ],
    "title": [
      "Low voltage analog circuit design techniques"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "P.K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "YLSi;'IEEE Electron Device Letters"
    ],
    "date": [
      "1980-10"
    ],
    "pages": [
      "220–223,"
    ],
    "title": [
      "The Impact of Scaling Laws on the Choise of N-Channel or P-Channel for MOS"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-1"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "L."
      },
      {
        "family": "Nelson",
        "given": "D."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "pages": [
      "327–330,2001"
    ],
    "title": [
      "A l.OV GHz Range 0.13um CMOS Frequency Synthesizer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "You",
        "given": "F."
      },
      {
        "family": "Embabi",
        "given": "S."
      },
      {
        "family": "Sanchez-Sinencio",
        "given": "E."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1998-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "915–920,"
    ],
    "title": [
      "Low-Voltage Class AB Buffers with Quiescent Current Control"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "literal": "II] Y. Fouzar, Y. Savaria, and M. Sawan"
      }
    ],
    "container-title": [
      "International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "177–180,"
    ],
    "title": [
      "A CMOS Phase-Locked Loop with an Auto-calibrated VCO"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Peluso",
        "given": "V."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1997-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "943–952,"
    ],
    "title": [
      "A 900-mV low-power AE modulator with 12-b dynamic range using the switched-opamp technique"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1437–1444,"
    ],
    "title": [
      "A CMOS Self-Calibrating Frequency Synthesizer"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1993-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1273–1283,"
    ],
    "title": [
      "Precise delay generation using coupled oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Yong",
        "given": "I."
      },
      {
        "family": "Greason",
        "given": "J."
      },
      {
        "family": "Wong",
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1992-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1599 – 1607,"
    ],
    "title": [
      "A PLL Clock Generator with 5 to 100 MHz of Lock Range of Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Allen",
        "given": "P."
      },
      {
        "family": "Holdberg",
        "given": "D."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Oxford Press"
    ],
    "publisher": [
      "New York"
    ],
    "title": [
      "CMOS Analog Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      },
      {
        "family": "Microelectronics",
        "given": "R.F."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "River, NJ"
    ],
    "title": [
      "Prentice Hall: Upper Saddle"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Leung",
        "given": "N."
      },
      {
        "family": "Mok",
        "given": "P."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2002-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "526–530,"
    ],
    "title": [
      "A Sub-l-V 15-ppm/^C CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Margeson",
        "given": "T."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Technology Symposiums"
    ],
    "type": null,
    "url": [
      "http://www.tektronix.com"
    ]
  },
  {
    "author": [
      {
        "family": "Spiegel",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Mathematical Handbook of Formulas and Tables"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wark",
        "given": "K."
      },
      {
        "family": "Richards",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1999"
    ],
    "edition": [
      "6th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Thermodynamics"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Leeson",
        "given": "D.B."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1966-02"
    ],
    "pages": [
      "329–154,"
    ],
    "title": [
      "A Simple Model of Feedback Oscillator Noises Spectrum"
    ],
    "type": "paper-conference",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Cutler",
        "given": "L.S."
      },
      {
        "family": "Searle",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1966-02"
    ],
    "pages": [
      "136–154,"
    ],
    "title": [
      "Some aspects of the theory and measurement of frequency fluctuations in frequency standards"
    ],
    "type": "paper-conference",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Haykin",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Digital Communications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Design of Low Noise Oscillators"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1273–1283, 993"
    ],
    "title": [
      "Precise delay generation using coupled oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "1999-05"
    ],
    "pages": [
      "717–724,"
    ],
    "title": [
      "Design Issues in CMOS Differential LC Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Wolaver",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, New Jersey"
    ],
    "publisher": [
      "Prentice-Hall Inc"
    ],
    "title": [
      "Phase-Locked Loop Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Invited paper. Proceedings of the IEEE"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "3–14"
    ],
    "title": [
      "Clock Distribution Networks in Synchronous Digital Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Larsson",
        "given": "P."
      },
      {
        "family": "Svensson",
        "given": "C."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "1994-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "655–662,"
    ],
    "title": [
      "Noise in Digital Dynamic CMOS Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "McGraw-Hill"
    ],
    "publisher": [
      "Boston"
    ],
    "title": [
      "Design ofAnalog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Power Digital VLSI Design: Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Larsson",
        "given": "P."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1113–1119,"
    ],
    "title": [
      "Measurements and Analysis of PLL Jitter Caused by Digital Switching Noise"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "McNeill",
        "given": "J."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "1997-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "870–879,"
    ],
    "title": [
      "Jitter in Ring Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Barton",
        "given": "N."
      },
      {
        "family": "Ozis",
        "given": "D."
      },
      {
        "family": "Fiez",
        "given": "T."
      },
      {
        "family": "Marayam",
        "given": "K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "505–508,"
    ],
    "title": [
      "The Effect of Supply and Substrate Noise on Jitter in Ring Oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1998-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "179–194,"
    ],
    "title": [
      "A General Theory of Phase Noise in Electrical Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Heydari",
        "given": "P."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "19",
      "20"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2001",
      "2001"
    ],
    "pages": [
      "1–6,",
      "209–213,"
    ],
    "title": [
      "Noise in Phase-Locked Loops",
      "Jitter-Induced Power/Ground Noise in CMOS PLLs: A Design Perspective"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Herzel",
        "given": "F."
      },
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "IEEE Trans. On Circuits and Systems"
    ],
    "date": [
      "1999-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "56–62,"
    ],
    "title": [
      "A Study of Oscillator Jitter Due to Supply and Substrate Noise"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Welch",
        "given": "R."
      },
      {
        "family": "Yang",
        "given": "A."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE Int'l Symposium on Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "94–97,"
    ],
    "title": [
      "Substrate Coupling Analysis and Simulation for an Industrial Phase-Locked Loop"
    ],
    "type": "article-journal",
    "volume": [
      "VI"
    ]
  },
  {
    "author": [
      {
        "family": "Dai",
        "given": "L."
      },
      {
        "family": "Harjani",
        "given": "R."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Trans. On Circuits and Systems"
    ],
    "date": [
      "2002-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [],
    "title": [
      "Design of Low-Phase-Noise CMOS Ring Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Limotyrakis",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1999-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "790–801,"
    ],
    "title": [
      "Jitter and Phase Noise in Ring Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Limotyrakis",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "49–52,"
    ],
    "title": [
      "Phase Noise in Multi-Gigahertz CMOS Ring Oscillators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "B."
      },
      {
        "family": "Weigandt",
        "given": "T."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Int'l Symposium on Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "31–34,"
    ],
    "title": [
      "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1996-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "331–343,"
    ],
    "title": [
      "A Study of Phase Noise in CMOS Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "C.W."
      },
      {
        "family": "Forbes",
        "given": "L."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Int'l Symposium on Circuits and Systems"
    ],
    "pages": [
      "308–311"
    ],
    "title": [
      "Timing Jitter in a 1,35-GHz Single-Ended Ring Oscillator"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Mansuri",
        "given": "M."
      },
      {
        "family": "Yang",
        "given": "C."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1375–1382,"
    ],
    "title": [
      "Jitter Optimization Based on Phase-Locked Loop Design Parameters"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Koneru",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "E."
      },
      {
        "family": "Geiger",
        "given": "R."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Int 7 Symposium on Circuits and Systems"
    ],
    "pages": [
      "176–179"
    ],
    "title": [
      "Effects of Random Jitter on High-Speed CMOS Oscillators"
    ],
    "type": "paper-conference",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley&Sons, Inc"
    ],
    "title": [
      "MOSFET Models for SPICE Simulation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ingino",
        "given": "J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1693–1698,"
    ],
    "title": [
      "A 4-GHz Clock System for a High-Performance System-ona-Chip Design"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Ham",
        "given": "D."
      },
      {
        "family": "Hajimiri",
        "given": "A."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "896–909,"
    ],
    "title": [
      "Concepts and Methods in Optimization of Integrated LC VCOs"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "34"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "University Press"
    ],
    "title": [
      "The Design of CMOS Radio-Frequency Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Allan",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "647–654,"
    ],
    "title": [
      "Time and Frequency (Time-Domain) Characterization, Estimation, and Prediction of Precision Clocks and Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "UFFC-34,pp"
    ]
  },
  {
    "author": [
      {
        "family": "Sahu",
        "given": "D."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "VLSI Design Conference"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in System on Chip Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Novof",
        "given": "I."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE 1 of Solid-State Circuits"
    ],
    "date": [
      "1995-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1259–1266,"
    ],
    "title": [
      "Fully Integrated CMOS Phase-Locked Loop with 15 to 240MHz Locking Range and ±50 ps Jitter"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Lakshmikumar",
        "given": "K."
      },
      {
        "family": "Hadaway",
        "given": "R."
      },
      {
        "family": "Copeland",
        "given": "M."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "1986-12"
    ],
    "pages": [
      "1057–1066,"
    ],
    "title": [
      "Characterization and Modeling of Mismatches in MOS Transistors for Precision Analog Design"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Manassewitsch",
        "given": "V."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Frequency Synthesizers, Theory and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Boerstler",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "513–519,"
    ],
    "title": [
      "A Low-Jitter PLL Clock Generator for Microprocessors with Lock Range of 340-612 MHz"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Ahn",
        "given": "H."
      },
      {
        "family": "AUstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "2000-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "450–454,"
    ],
    "title": [
      "A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Ingino",
        "given": "J."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1693–1698,"
    ],
    "title": [
      "A 4-GHz Clock System for a High-Performance System-ona-Chip Design"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Ingino",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Intl Solid-State Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "392–393,469,"
    ],
    "title": [
      "A 4GHz 40dB PSRR PLL for an SOC Application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rhee",
        "given": "W."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Int'l Symposium on Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "520–523,"
    ],
    "title": [
      "Design of Low-Jitter 1-GHz Phase-Locked Loops for Digital Clock Generation"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Intl Symposium on Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "233–236,"
    ],
    "title": [
      "Design of Low Jitter PLL for Clock Generator with Supply Noise Insensitive VCO"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kaenel",
        "given": "V."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1998-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1634–1639,"
    ],
    "title": [
      "A High-Speed, Low-Power Clock Generator for a Microprocessor Application"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Int'l Conference on VLSI and CAD"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "346–349,"
    ],
    "title": [
      "A 3V 200MHz PLL with a Low-Noise VCO Based on a Power-Efficient Low-Ripple DC-DC Converter"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kaenel",
        "given": "V."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1715–1722,"
    ],
    "title": [
      "A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation"
    ],
    "type": null,
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kaenel",
        "given": "V."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Int 7 Solid-State Circuits Conference"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "132–133,"
    ],
    "title": [
      "A 320MHz, 1.5mW at 1.35V CMOS PLL for Microprocessor Clock Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "al",
        "given": "J.Alvarez",
        "particle": "et."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Symposium on VLSI Circuits"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "37–38,"
    ],
    "title": [
      "A Wide-Bandwidth Low-Voltage PLL for PowerPC^^ Microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Montanaro",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1703–1714,"
    ],
    "title": [
      "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Ahn",
        "given": "H."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2000-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "450–454,"
    ],
    "title": [
      "A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Ahn",
        "given": "H."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "303–306,"
    ],
    "title": [
      "A +-25ps 1.9V CMOS PLL for UltraSPARC microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Alvarez",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1995-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "383–391,"
    ],
    "title": [
      "A Wide-Bandwidth Low-Voltage PLL for PowerPC^^ Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "F."
      },
      {
        "family": "Wells",
        "given": "J."
      },
      {
        "family": "Berta",
        "given": "E."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "The Core Clock System on the Next Generation Itanium^^ Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "L."
      },
      {
        "family": "Mar",
        "given": "M."
      },
      {
        "family": "Bhushan",
        "given": "B."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "330–331,"
    ],
    "title": [
      "A 0.35um CMOS 3-880MHz PLL N/2 Clock Multiplier and Distribution Network with Low Jitter for Microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kaenel",
        "given": "V."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "896–897,"
    ],
    "title": [
      "A 600MHz CMOS PLL Microprocessor Clock Generator with a 1.2GHz VCO"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "McClellan",
        "given": "K."
      },
      {
        "family": "Choma",
        "given": "J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1453–1463,"
    ],
    "title": [
      "A Supply-Noise-Insensitive CMOS PLL with a Voltage Regulator Using DC-DC Capacitive Converter"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "al",
        "given": "J.Kim",
        "particle": "et."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Trans. On Circuits and Systems"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "860–869,"
    ],
    "title": [
      "Design of CMOS Adaptive-Bandwidth PLL/DLLs: A General Approach"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Mansuri",
        "given": "M."
      },
      {
        "family": "Hadiashar",
        "given": "A."
      },
      {
        "family": "Yang",
        "given": "C."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Trans, On Circuits and Systems"
    ],
    "date": [
      "2003-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "870–878,"
    ],
    "title": [
      "Methodology for on-Chip Adaptive Jitter Minimization in Phase-Locked Loops"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "B."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1137–1145,"
    ],
    "title": [
      "A Low-Noise Fast-Lock Phase-Locked Loop with Adaptive Bandwidth Control"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Bayer",
        "given": "M."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "171–174,"
    ],
    "title": [
      "A Low Noise CMOS Frequency Synthesizer with Dynamic Bandwidth Control"
    ],
    "type": "article-journal",
    "volume": [
      "^^"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "B."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Int'I Solid-State Circuits Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "346–347,"
    ],
    "title": [
      "A 250MHz Low Jitter Adaptive Bandwidth PLL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "B."
      },
      {
        "family": "Weigandt",
        "given": "T."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Int'I Symposium on Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "31–34,"
    ],
    "title": [
      "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Sato",
        "given": "H."
      },
      {
        "family": "Kato",
        "given": "K."
      },
      {
        "family": "Sase",
        "given": "T."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Electronics and Communications in Japan, Part"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "41–50,"
    ],
    "title": [
      "A Fast Pull-in PLL IC Using Two-Mode Pull-in Technique"
    ],
    "type": "article-journal",
    "volume": [
      "75"
    ]
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1996-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1723–1732,"
    ],
    "title": [
      "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Maxim",
        "given": "A."
      },
      {
        "family": "l",
        "particle": "et. a"
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "394–395,"
    ],
    "title": [
      "A Low Jitter 125-1250MHz Process Independent 0.1 Sum CMOS PLL Based on a Sample-Reset Loop Filter"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "McGraw-Hill"
    ],
    "publisher": [
      "Boston"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Maxim",
        "given": "A."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Intl Symposium on Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "766–769,"
    ],
    "title": [
      "Sample-Reset Loop Filter Architecture for Process Independent and Ripple-Pole-Less Low Jitter CMOS Charge-Pump PLLs"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Birru",
        "given": "D."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "lEE Trans, On Consumer Electronics"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1319–1322,1998"
    ],
    "title": [
      "A Novel Delay-Locked Loop Based CMOS Clock Multiplier"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Foley",
        "given": "D."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "371–374,"
    ],
    "title": [
      "CMOS DLL Based 2V, 3.2ps Jitter, IGHz Clock Synthesizer and Temperature Compensated Tunable Oscillator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Susplugas",
        "given": "O."
      },
      {
        "family": "Philippe",
        "given": "P."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "2003-02-20"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "347–349,"
    ],
    "title": [
      "Multimode clock generation using delay-locked loop"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "M."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2003-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "614–621,"
    ],
    "title": [
      "Jitter Transfer Characteristics of Delay-Locked Loops -Theories and Design Techniques"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Foley",
        "given": "D."
      },
      {
        "family": "Flynn",
        "given": "M."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "IEEE J of Solid-State Circuits"
    ],
    "date": [
      "2001-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "417–423,"
    ],
    "title": [
      "CMOS DLL-Based 2-V 3.2-ps Jitter 1-GHz Clock Synthesizer and Temperature-Compensated Tunable Oscillator"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chion",
        "given": "G."
      },
      {
        "family": "Gray",
        "given": "P."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Int*l Solid-State Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "202–203,"
    ],
    "title": [
      "A 900MHz Local Oscillator using a DLL-Based Frequency Multiplier Technique for PCS Application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "She",
        "given": "H."
      },
      {
        "family": "Hu",
        "given": "R."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Int'l Conference on Electronics, Circuits, and Systems,Yo\\"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "69–72,"
    ],
    "title": [
      "A 1.2 GHz Programmable DLL-Based Frequency Multiplier for Wireless Applications"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Beek",
        "given": "R."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Trans. On Circuits and Systems"
    ],
    "date": [
      "2002-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "555–566,"
    ],
    "title": [
      "Low-Jitter Clock Multiplication: A Comparison Between PLLs and DLLs"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Frajad-Rad",
        "given": "R."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE J, of Solid-state Circuits"
    ],
    "date": [
      "2002-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1804–1812,"
    ],
    "title": [
      "A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Begueret",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "pages": [
      "485–488,2001"
    ],
    "title": [
      "Clock Generator using factorial DLL for Video Application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2002-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1414–1420,"
    ],
    "title": [
      "A Low-Power Small-Area ±7.28-ps-Jitter 1-Ghz DLL-Based Clock Generator"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Hwang",
        "given": "I."
      },
      {
        "family": "Kang",
        "given": "S."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "title": [
      "Low-Power Small-Area ±7.28-ps-Jitter 1-GHz DLL-Based Clock Generator"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Han",
        "given": "S."
      },
      {
        "family": "Yoo",
        "given": "H."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "352–353,"
    ],
    "title": [
      "A 330MHz Low-Jitter and Fast-Locking Direct Skew Compensation DLL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Roh",
        "given": "G."
      },
      {
        "family": "Lee",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "B."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "1997-09"
    ],
    "pages": [
      "729–740,"
    ],
    "title": [
      "An optimum phase-acquisition technique for charge-pump phase-locked loops"
    ],
    "type": "article-journal",
    "volume": [
      "II, vol. 44"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Kim",
        "given": "B."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Int'I Solid-State Circuits Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "346–347,"
    ],
    "title": [
      "A 250MHz Low Jitter Adaptive Bandwidth PLL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "citation-number": [
      "49"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Analog Integrated Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dickson",
        "given": "J.F."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1976-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "374–378"
    ],
    "title": [
      "On-Chip High Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "J."
      },
      {
        "family": "Chang",
        "given": "K."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "592–597,"
    ],
    "title": [
      "MOS Charge Pumps for Low-Voltage Operation"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Moisiadis",
        "given": "Y."
      },
      {
        "family": "Bouras",
        "given": "I."
      },
      {
        "family": "Arapoyanni",
        "given": "A."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "IEEE Int'I Symposium on Circuits and Systems"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "577–580,"
    ],
    "title": [
      "A CMOS charge pump for low voltage operation"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "S."
      },
      {
        "family": "Wang",
        "given": "J."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "IEEE Int'I Symposium on Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "406–409,"
    ],
    "title": [
      "A High-efficiency CMOS charge pump circuit"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "I.] L."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2001-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1574–1581,"
    ],
    "title": [
      "A Digitally Controlled Phase-Locked Loop with a Digital Phase-Frequency Detector"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "C."
      },
      {
        "family": "Lee",
        "given": "C."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "347–351,"
    ],
    "title": [
      "An All-Digital Phase-Locked Loop for High-Speed Clock Generation"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Power Digital VLSI Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tien-Yu",
        "given": "W.et al"
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "lEEEJSSC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "68–72"
    ],
    "title": [
      "A Low Glitch 10-bit 75MHz CMOS Video D/A Converter"
    ],
    "type": "article-journal",
    "volume": [
      "Jan"
    ]
  },
  {
    "author": [
      {
        "family": "Maneatis",
        "given": "J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "ZS^'CC"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "130–131"
    ],
    "title": [
      "Low-jitter and process independent DLL and PLL based on self biased techniques"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "M.Fahim",
        "given": "A."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "European Solid-State Circuits Conference"
    ],
    "date": [
      "September 16-18,2003"
    ],
    "pages": [
      "101–104,"
    ],
    "title": [
      "A Low-Area, Low-Power Digital PLL Clock Generator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ahn",
        "given": "H."
      },
      {
        "family": "Allstot",
        "given": "D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2000-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "450–454,"
    ],
    "title": [
      "A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Taur",
        "given": "Y."
      },
      {
        "family": "Ning",
        "given": "T."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge"
    ],
    "publisher": [
      "Cambridge Press University"
    ],
    "title": [
      "Fundamentals of Modern VLSI Devices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rincon-Mora",
        "given": "G."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Voltage References"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "II] A.Hastings"
      }
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Art of Analog Layout"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Holzer",
        "given": "R."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Int'l Solid- State Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "16 5,"
    ],
    "title": [
      "A IV CMOS PLL Designed in High-Leakage CMOS Process Operating at 10-700MHz"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kobayashi",
        "given": "F."
      },
      {
        "family": "Haratsu",
        "given": "M."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Int'l Symposium on Circuits and System"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "191–194,"
    ],
    "title": [
      "A Digital PLL with Finite Impulse Responses"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Z."
      },
      {
        "family": "Wu",
        "given": "J."
      },
      {
        "family": "He",
        "given": "X."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "INTELEC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "321–325,"
    ],
    "title": [
      "Digital PLL with Controllable Frequency Response Time and Overshoot"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Inoue",
        "given": "T."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Int'l Symposium on Circuits and Systems"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "2084–2087,"
    ],
    "title": [
      "Interference Suppression Using DPLL with Notch Frequency Characteristic"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "J."
      },
      {
        "family": "Chen",
        "given": "K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Int'l Symposium on Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "554–557,"
    ],
    "title": [
      "A 3.3V All Digital Phase-Locked Loopo with Small DCO Hardware and Fast Phase Lock"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "N."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Trans. On Circuits and Systems"
    ],
    "date": [
      "1999-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1192–1204,"
    ],
    "title": [
      "Design of ADPLL for Both Large Lock-IN Range and Good Tracking Performance"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Olsoon",
        "given": "T."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "275–278,"
    ],
    "title": [
      "An all-Digital PLL Clock Multiplier"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fried",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Ninth Annual IEEE ASIC Conference and Exhibit"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "291–294,"
    ],
    "title": [
      "Low-Power Digital PLL with One Cycle Frequency Lock-In Time for Clock Syntheses up to lOOMHz Using 32,768 Hz Reference Clock"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fried",
        "given": "R."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "lEEE-CAS Workshop on Analog and Mixed IC Design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "60–65,"
    ],
    "title": [
      "High-efficiency low-power on-clock solutions for multiclock chips and systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lorenzo-Ginori",
        "given": "J."
      },
      {
        "family": "Naranjo-Bouzas",
        "given": "J."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "1997-08-28"
    ],
    "issue": [
      "18"
    ],
    "pages": [
      "1519–1521"
    ],
    "title": [
      "All-Digital PLL with extended tracking capabilities"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Watanabe",
        "given": "T."
      },
      {
        "family": "Yamauchi",
        "given": "S."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "198–204,"
    ],
    "title": [
      "An All-Digital PLL for Frequency Multiplications by 4 to 1022 with Seven-Cycle Lock Time"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Savoj",
        "given": "J."
      },
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "121–124,"
    ],
    "title": [
      "Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ramezani",
        "given": "M."
      },
      {
        "family": "Salama",
        "given": "C."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Int'l Symposium on Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "715–718,"
    ],
    "title": [
      "An Improved Bang-bang Phase Detector for Clock and Data Recovery Applications"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Bogdan",
        "given": "R."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "– ,"
    ],
    "title": [
      "All-Digital Phase-Domain TX Frequency Synthesizer for Bluetooth Radios in 0.13um CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dunning",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "412–422,"
    ],
    "title": [
      "An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Hein",
        "given": "J."
      },
      {
        "family": "Scott",
        "given": "J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Trans, On Circuits and Systems"
    ],
    "date": [
      "1988-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1393–1399,"
    ],
    "title": [
      "z-Domain Model for Discrete-Time PLL's"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Gardner",
        "given": "F."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IEEE Trans, On Communications"
    ],
    "date": [
      "1980-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1849–1856,"
    ],
    "title": [
      "Charge-Pump Phase-Lock Loops"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Olsson",
        "given": "T."
      },
      {
        "family": "Nilsson",
        "given": "P."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Electronics Letters"
    ],
    "date": [
      "2001-02-15"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "211–212,"
    ],
    "title": [
      "Fully Integrated standard cell digital PLL"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Oppenheim",
        "given": "A."
      },
      {
        "family": "Schafer",
        "given": "R."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Englewood Cliffs, New Jersey"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Discrete-time Signal Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Norsworthy",
        "given": "S."
      },
      {
        "family": "Schreier",
        "given": "R."
      },
      {
        "family": "Temes",
        "given": "G."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Delta-Sigma Data Converters"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Candy",
        "given": "J."
      },
      {
        "family": "Temes",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "IEEE Press"
    ],
    "title": [
      "Oversampled Delta-Sigma Data Converters"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dalt",
        "given": "N."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Trans. Circuits and Systems /"
    ],
    "date": [
      "2002-09"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1354–1360,"
    ],
    "title": [
      "On the Jitter Requirements of the Sampling Clock for Analog-to-Digital Converters"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Haykin",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Digital Communications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Razavi",
        "given": "B."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Design of Analog CMOS Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hajimiri",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "T."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE 1 of Solid-State Circuits"
    ],
    "date": [
      "1998-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "179–194,"
    ],
    "title": [
      "A General Theory of Phase Noise in Electrical Oscillators"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Larsson",
        "given": "P."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE J, of Solid-State Circuits"
    ],
    "date": [
      "2001-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1113–1119,"
    ],
    "title": [
      "Measurements and Analysis of PLL Jitter Caused by Digital Switching Noise"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Kroupa",
        "given": "V."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Instrumentation and Measurement"
    ],
    "date": [
      "2001-10"
    ],
    "pages": [
      "1241–1243"
    ],
    "title": [
      "Jitter and phase noise in frequency dividers"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Crockett",
        "given": "J."
      },
      {
        "family": "Siccardi",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Int'l Frequency Control Symposium"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "699–702"
    ],
    "title": [
      "Power supply noise conversion to phase noise in CMOS frequency digital divider"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yamaguchi",
        "given": "T."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE VLSI Test Symposium"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "207–212"
    ],
    "title": [
      "Timing jitter measurement of 10 Gbps bit clock signals using frequency division"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Levantino",
        "given": "S."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE J. ofSolid-State Circuits"
    ],
    "date": [
      "2004-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "775–784"
    ],
    "title": [
      "Phase noise in digital frequency dividers"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Llopis",
        "given": "O."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Trans. On Ultrasonics, Ferroelectrics and Frequency Control"
    ],
    "date": [
      "1999-07"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "935–940"
    ],
    "title": [
      "Phase noise performance of microwave analog frequency dividers: application to the characterization of oscillators up to the millimetre-wave range"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Rubiola",
        "given": "E."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Trans. On Instrumentation and Measurement"
    ],
    "date": [
      "1992-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "353–360"
    ],
    "title": [
      "Phase noise in regenerative frequency dividers"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Driscoll",
        "given": "M."
      },
      {
        "family": "Merrell",
        "given": "T."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Proc. Of Frequency Control Symposium"
    ],
    "date": [
      "1992-05"
    ],
    "pages": [
      "193–200"
    ],
    "title": [
      "Spectral performance of frequency multipliers and dividers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "SenGupta",
        "given": "A."
      },
      {
        "family": "Walls",
        "given": "F."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Proc. Of Frequency Control Symposium"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "541–548"
    ],
    "title": [
      "Effect of aliasing on spurs and PM noise in frequency dividers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fahim",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE International Ultrasonics, Ferroelectrics and Frequency Control Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Jitter Analysis of Digital Frequency Dividers in Communication Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Crawford",
        "given": "J."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Norwood, MA"
    ],
    "publisher": [
      "Artech House"
    ],
    "title": [
      "Frequency Synthesizer Design Handbook"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "B."
      },
      {
        "family": "Conley",
        "given": "R."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Trans. Instrum. Meas"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "578–583,"
    ],
    "title": [
      "A Multiple Modulator Fractional Divider"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Perrott",
        "given": "M."
      },
      {
        "family": "Tewksbury",
        "given": "T."
      },
      {
        "family": "Sodini",
        "given": "C."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1997-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2048–2060,"
    ],
    "title": [
      "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Rhee",
        "given": "W."
      },
      {
        "family": "Ali",
        "given": "A."
      },
      {
        "family": "Song",
        "given": "B."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "198–199,"
    ],
    "title": [
      "A l.lGHz CMOS Fractional-N Frequency Synthesizer with a 3b 3^^-order EA Modulator"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Riley",
        "given": "T."
      },
      {
        "family": "Copeland",
        "given": "M."
      },
      {
        "family": "Kwasniewski",
        "given": "T."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "IEEE J, Solid-State Circuits"
    ],
    "date": [
      "1993-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "553–559,"
    ],
    "title": [
      "Delta-sigma modulation in fractional-N frequency synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Nakagawa",
        "given": "T."
      },
      {
        "family": "Nosaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "1997-05"
    ],
    "pages": [
      "766–770"
    ],
    "title": [
      "A Direct Digital Synthesizer with Interpolation Circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yamagishi",
        "given": "A."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE Transactions on Microwave Theory and Techniques"
    ],
    "date": [
      "2000-06"
    ],
    "pages": [
      "905–909"
    ],
    "title": [
      "A Phase-Interpolation Direct Digital Synthesizer with an Adaptive Integrator"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ingino",
        "given": "J."
      },
      {
        "given": "Kaenel"
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "lEEEJSSC"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "1693–1698"
    ],
    "title": [
      "A 4-GHz Clock System for a High-Performance SoC Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ercegovac",
        "given": "M."
      },
      {
        "family": "Lang",
        "given": "T."
      },
      {
        "family": "Arithmetic",
        "given": "Digital"
      }
    ],
    "citation-number": [
      "26"
    ],
    "date": [
      "2004"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "al",
        "given": "H.Nosaka",
        "particle": "et."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE JSSC"
    ],
    "date": [
      "2001-08"
    ],
    "pages": [
      "1281–1285"
    ],
    "title": [
      "A low-power direct digital synthesizer using selfadjusting phase-interpolation technique"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Johns",
        "given": "D."
      },
      {
        "family": "Martin",
        "given": "K."
      }
    ],
    "citation-number": [
      "28"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Analog Integrated Circuit Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tien-Yu",
        "given": "W.et al"
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "lEEEJSSC"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "68–72"
    ],
    "title": [
      "A Low Glitch 10-bit 75MHz CMOS Video D/A Converter"
    ],
    "type": "article-journal",
    "volume": [
      "Jan"
    ]
  },
  {
    "author": [
      {
        "family": "M",
        "given": "A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "European Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Fahim \"A Low-Power Clock Generator for System-on-a-Chip (SOC) Processors"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      ""
    ],
    "container-title": [
      "Application Note"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "1 ] \"Tektronix TDSJIT3 Seminar"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "2"
    ],
    "genre": [
      "Application Note 200-3,"
    ],
    "publisher": [
      "Agilent Technologies"
    ],
    "title": [
      "Fundamentals of Time Interval Measurements"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Soma",
        "given": "M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Trans, On Circuits and Systems"
    ],
    "date": [
      "2001-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "141–150,"
    ],
    "title": [
      "An All-Digital Built-in Self-Test for High-Speed Phase-Locked Loops"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "A."
      },
      {
        "family": "Roberts",
        "given": "G."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2004-01"
    ],
    "issue": [
      "21"
    ],
    "pages": [
      "79–95,"
    ],
    "title": [
      "A Jitter Characterization System Using a Component-Invariant Vernier Delay Line"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Egan",
        "given": "T."
      },
      {
        "family": "Mourad",
        "given": "S."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Trans. On Instrumentation and Measurement"
    ],
    "date": [
      "2002-12"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1234–1239,"
    ],
    "title": [
      "A Framework for the Characterization and Verification of Embedded Phase-Locked Loops"
    ],
    "type": "article-journal",
    "volume": [
      "51"
    ]
  },
  {
    "author": [
      {
        "family": "Veillette",
        "given": "B."
      },
      {
        "family": "Roberts",
        "given": "G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Int'l Test Conference"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "776–785,"
    ],
    "title": [
      "On-Chip Measurement of the Jitter Transfer Function of Charge-Pump Phase-Locked Loops"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jenkins",
        "given": "K."
      },
      {
        "family": "Eckhardt",
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Design & Test of Computers"
    ],
    "date": [
      "2000-04"
    ],
    "pages": [
      "86–93,"
    ],
    "title": [
      "Measuring Jitter and Phase Error in Microprocessor Phase-Locked Loops"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yamaguchi",
        "given": "T."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Int'l Test Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "955–964,"
    ],
    "title": [
      "Jitter Measurements of a PowerPC^'^ Microprocessor Using an Analytic Signal Method"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamaguchi",
        "given": "T."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Int'l Test Conference"
    ],
    "pages": [
      "102–110,2001"
    ],
    "title": [
      "A Method for Measuring the Cycle-to-Cycle Period Jitter of High-Frequency Clock Signals"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Crouch",
        "given": "A."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Int'l Test Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "913–922,"
    ],
    "title": [
      "The Testability Features of the 3*^^ Generation Coldfire® Family of Microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Petrich",
        "given": "D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Intl Test Conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "691–700,"
    ],
    "title": [
      "Achieving ±30ps Accuracy in the ATE Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Int'l Test Conference"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "646–652,"
    ],
    "title": [
      "A Discussion of Methods for Measuring Low-Amplitude Jitter"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Arkin",
        "given": "B."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "348–349,"
    ],
    "title": [
      "Realizing a Production ATE Custom Processor and Timing IC Containing 400 Independent Low-Power and High-Linearity Timing YQmiQYS,''"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Atriss",
        "given": "A."
      },
      {
        "family": "Beterson",
        "given": "B."
      },
      {
        "family": "Parker",
        "given": "L."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE 3f^ Midwest Symposium on Circuits and Systems"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "594–596,"
    ],
    "title": [
      "Enhanced Voltage-Controlled Oscillator and Lock Detect Circuit"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Technical Bulletin"
    ],
    "location": [
      "Wavecrest"
    ],
    "title": [
      "A New Method for Jitter Decomposition Through Distribution Tailfitting"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Invited paper, Proc. Of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "3–14"
    ],
    "title": [
      "Clock Distribution Networks in Synchronous Digital Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "R.Y."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Workshop on VLSI",
      "IEEE Electron Device Letters"
    ],
    "date": [
      "1980-10"
    ],
    "pages": [
      "48–53",
      "20–223,"
    ],
    "title": [
      "Clock Power Issues in System-on-a-Chip Designs",
      "Clock Partitioning and Skew Control 239 3] P.K. Chatterjee, et a l , \"The Impact of Scaling Laws on the Choice of N-Channel or P-Channel for MOS VLSI"
    ],
    "type": "article-journal",
    "volume": [
      "EDL-1"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "X."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "J. of Solid-State Circuits"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "457–463,"
    ],
    "title": [
      "Loop-Based Interconnect Modeling and Optimization Approach for Multigigahertz Clock Network Design"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "G."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New Jersey"
    ],
    "title": [
      "Microwave Transistor Amplifiers: Analysis and Design, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Friedman",
        "given": "E."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Invited paper, Proc, Of the IEEE"
    ],
    "date": [
      "2001-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "3–14"
    ],
    "title": [
      "Clock Distribution Networks in Synchronous Digital Integrated Circuits"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "I."
      },
      {
        "family": "l",
        "particle": "et a"
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "ISSCCYQh"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "330–331"
    ],
    "title": [
      "A 0.35um CMOS 3-880MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "H."
      },
      {
        "family": "Ishibashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "1998-02"
    ],
    "pages": [
      "404–405"
    ],
    "title": [
      "A Noise-Immune GHz-Clock Distribution Scheme Using Synchronous Distributed Oscillators"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "lEEEJSSC"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "1545–1552"
    ],
    "title": [
      "Clock Generation and Distribution for the First IA-64 Microprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Tam",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2004-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "636–642"
    ],
    "title": [
      "Clock Generation and Distribution for the 130-nm Itanium 2 Processor with 6-MB On-Die L3 Cache"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Bellaouar",
        "given": "A."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "11"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Low-Power Digital VLSI Design: Circuits and Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mizuno",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "ISSCC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "336–337"
    ],
    "title": [
      "On-Chip Multi-GHz Clocking with Transmission Lines"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "O'Mahony",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "ISSCC, Feb"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "428–504"
    ],
    "title": [
      "lOGHz Clock Distribution Using Coupled Standing-Wave Oscillators"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mule",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "582–594"
    ],
    "title": [
      "Electrical and Optical Clock Distributino Networks for Gigascale Microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "W."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "MOSFET Models for SPICE Simulation including BSIM3v3 andBSIM4"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Elgebaly",
        "given": "M."
      },
      {
        "family": "Fahim",
        "given": "A.M."
      },
      {
        "family": "Kang",
        "given": "I."
      },
      {
        "family": "Sachdev",
        "given": "M."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE International SOC Conference"
    ],
    "date": [
      "September 17-20, 2003"
    ],
    "pages": [
      "155–158,"
    ],
    "title": [
      "Efficient Dynamic Voltage Scaling Architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "R."
      },
      {
        "family": "Lien",
        "given": "W."
      },
      {
        "family": "Burleson",
        "given": "W."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits",
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "1990-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "78–91,1995"
    ],
    "title": [
      "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas",
      "Wave-domino logic: Theory and Applications"
    ],
    "type": "article-journal",
    "volume": [
      "18",
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Suzuki",
        "given": "A."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Int'l Symposium on Circuits and Systems"
    ],
    "pages": [
      ", 105–108"
    ],
    "title": [
      "A Digitally Skew Correctable Multi-Phase Clock Generator Using a Master-Slave DLL"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "P."
      },
      {
        "family": "Wang",
        "given": "J."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "Solid-State Circuits"
    ],
    "date": [
      "2002-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1348–1351,"
    ],
    "title": [
      "Low-Voltage Pulsewidth Control Loops for SoC Applications,\"/£'£'£'y"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Matano",
        "given": "T."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Symposium on VLSI Circuits"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "112–113,"
    ],
    "title": [
      "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and slew-rate-controlled output buffer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "pages": [
      "68–69,2001"
    ],
    "title": [
      "Digitally-Controlled DLL and I/O Circuits for 500Mb/s/pin xl6 DDR SDRAM"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hamamoto",
        "given": "T."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Symposium on VLSI Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "76–77,"
    ],
    "title": [
      "A Skew Jitter Suppressed DLL Architecture for high frequency DDR SDRAMs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2000-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1430–1436,"
    ],
    "title": [
      "A Low-Jitter Mixed-Mode DLL for High-Speed DRAM Applications,''"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Int'I Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "342–343,"
    ],
    "title": [
      "A 4.6GHz Resonant Global Clock Distribution Network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brynjolfson",
        "given": "L."
      },
      {
        "family": "Zilic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "117–121,"
    ],
    "title": [
      "MCSoC: A Platform for Clock Managed Systems on a Chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "J."
      },
      {
        "family": "Koo",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "W."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "72'^ International Conference on VLSI Design"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      ",5 5 ,"
    ],
    "title": [
      "A Semi-Digital Delay Locked Loop for Clock Skew Minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "H."
      },
      {
        "family": "Nguyen",
        "given": "H."
      },
      {
        "family": "Potter",
        "given": "D."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "ASIC/SOC Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "248–252,"
    ],
    "title": [
      "Design of Self-Synchronized Clock Distribution Netowrks in an SoC ASIC Using DLL with Remote Clock FQQdhsick,''Int'l"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Waizman",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Int'I Solid-State Circuits Conference"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "298–299,"
    ],
    "title": [
      "A Delay Line Loop for Frequency Synthesis of De-Skewed Clock"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dehng",
        "given": "G."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "2000-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1128–1136,"
    ],
    "title": [
      "Clock-Deskew Buffer Using a SAR-ControUed Delay-Locked Loop"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "S."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Tsao",
        "given": "H."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1999-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "554–558,"
    ],
    "title": [
      "Low-Power Clock-Deskew Buffer for High-Speed Digital Circuits"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Tanoi",
        "given": "S."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE J. of Solid-State Circuits"
    ],
    "date": [
      "1996-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "487–493,"
    ],
    "title": [
      "A 250-62 MHz Deskew and Jitter-Suppressed Clock Buffer Using Two-Loop Architecture"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Akui",
        "given": "S."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "64–65,"
    ],
    "title": [
      "Dynamic Voltage and Frequency Management for a Low-Power Embedded Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lichtenau",
        "given": "C."
      },
      {
        "family": "al",
        "particle": "et."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "356–357,"
    ],
    "title": [
      "PowerTune: Advanced Frequency and Power Scaling on 64b PowerPC Microprocessor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nose",
        "given": "K."
      },
      {
        "family": "Mizuno",
        "given": "M."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Int'l Solid-State Circuits Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "344–345,"
    ],
    "title": [
      "Parallel Clocking: A Multi-Phase Clock-Network for lOGHz SoC",
      "Index"
    ],
    "type": "paper-conference"
  }
]
