/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [12:0] _03_;
  reg [12:0] _04_;
  wire [13:0] _05_;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_1z[11] & celloutsig_1_10z[0]);
  assign celloutsig_0_5z = !(celloutsig_0_1z[1] ? celloutsig_0_1z[2] : celloutsig_0_1z[0]);
  assign celloutsig_1_15z = ~(celloutsig_1_4z[4] | celloutsig_1_6z[5]);
  assign celloutsig_1_19z = ~(celloutsig_1_16z | celloutsig_1_8z[1]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z[1] | celloutsig_0_3z[2]) & _01_);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[6] ^ celloutsig_1_5z[4]);
  assign celloutsig_1_0z = in_data[169:167] + in_data[98:96];
  assign celloutsig_1_10z = { celloutsig_1_3z[3:0], celloutsig_1_8z } + in_data[129:123];
  reg [13:0] _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 14'h0000;
    else _14_ <= in_data[60:47];
  assign { _05_[13], _03_[12:11], _01_, _03_[9:5], _02_, _00_, _03_[0] } = _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 13'h0000;
    else _04_ <= { _03_[12:11], _01_, _03_[9:5], _02_, _00_, _03_[0] };
  reg [5:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 6'h00;
    else _16_ <= { _04_[6:2], celloutsig_0_7z };
  assign out_data[37:32] = _16_;
  assign celloutsig_0_11z = { celloutsig_0_1z[2:1], celloutsig_0_7z, celloutsig_0_5z } === _04_[12:9];
  assign celloutsig_1_18z = { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_16z } === { celloutsig_1_13z[3], celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_3z = { _03_[6:5], _02_ } | { _03_[11], _01_, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[136:130], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } | { in_data[105:101], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = & { celloutsig_1_11z, celloutsig_1_10z[6:2], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_5z[4:1], celloutsig_1_15z };
  assign celloutsig_1_2z = ^ { celloutsig_1_1z[6:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[40:38] << _02_;
  assign celloutsig_1_1z = in_data[179:167] >> in_data[146:134];
  assign celloutsig_1_4z = in_data[187:183] >> { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z[6:5], celloutsig_1_0z } >>> { in_data[106:103], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_1z[2:0] >>> celloutsig_1_6z[4:2];
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_11z } - in_data[161:156];
  assign celloutsig_1_6z = { celloutsig_1_4z[4:1], celloutsig_1_4z } ^ { celloutsig_1_1z[8:6], celloutsig_1_5z, celloutsig_1_2z };
  assign { _03_[10], _03_[4:1] } = { _01_, _02_, _00_ };
  assign _05_[12:0] = { _03_[12:11], _01_, _03_[9:5], _02_, _00_, _03_[0] };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
