{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713037144939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713037144940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 13:39:04 2024 " "Processing started: Sat Apr 13 13:39:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713037144940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037144940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaController -c vgaController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037144941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713037145581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713037145582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clock " "Found entity 1: vga_clock" {  } { { "vga_clock.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/vga_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037156987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037156987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updateindex.sv 1 1 " "Found 1 design units, including 1 entities, in source file updateindex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 updateIndex " "Found entity 1: updateIndex" {  } { { "updateIndex.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/updateIndex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037156994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037156994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START FSM.sv(4) " "Verilog HDL Declaration information at FSM.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/FSM.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713037157000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "player_turn PLAYER_TURN FSM.sv(10) " "Verilog HDL Declaration information at FSM.sv(10): object \"player_turn\" differs only in case from object \"PLAYER_TURN\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/FSM.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713037157000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc_turn PC_TURN FSM.sv(11) " "Verilog HDL Declaration information at FSM.sv(11): object \"pc_turn\" differs only in case from object \"PC_TURN\" in the same scope" {  } { { "FSM.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/FSM.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713037157001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 1 1 " "Found 1 design units, including 1 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/controls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 0 0 " "Found 0 design units, including 0 entities, in source file rectgen.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037157048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037157048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "player_turn Battleship.sv(31) " "Verilog HDL Implicit Net warning at Battleship.sv(31): created implicit net for \"player_turn\"" {  } { { "Battleship.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_turn Battleship.sv(32) " "Verilog HDL Implicit Net warning at Battleship.sv(32): created implicit net for \"pc_turn\"" {  } { { "Battleship.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_victory Battleship.sv(33) " "Verilog HDL Implicit Net warning at Battleship.sv(33): created implicit net for \"is_victory\"" {  } { { "Battleship.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157050 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_defeat Battleship.sv(34) " "Verilog HDL Implicit Net warning at Battleship.sv(34): created implicit net for \"is_defeat\"" {  } { { "Battleship.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Battleship " "Elaborating entity \"Battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713037157241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clock vga_clock:clkdiv " "Elaborating entity \"vga_clock\" for hierarchy \"vga_clock:clkdiv\"" {  } { { "Battleship.sv" "clkdiv" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "Battleship.sv" "fsm" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state FSM.sv(27) " "Verilog HDL or VHDL warning at FSM.sv(27): object \"next_state\" assigned a value but never read" {  } { { "FSM.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/FSM.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157255 "|Battleship|FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls controls:movement_controls " "Elaborating entity \"controls\" for hierarchy \"controls:movement_controls\"" {  } { { "Battleship.sv" "movement_controls" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controls.sv(23) " "Verilog HDL assignment warning at controls.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "controls.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/controls.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713037157261 "|Battleship|controls:movement_controls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controls.sv(24) " "Verilog HDL assignment warning at controls.sv(24): truncated value with size 32 to match size of target (3)" {  } { { "controls.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/controls.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713037157261 "|Battleship|controls:movement_controls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controls.sv(25) " "Verilog HDL assignment warning at controls.sv(25): truncated value with size 32 to match size of target (3)" {  } { { "controls.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/controls.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713037157261 "|Battleship|controls:movement_controls"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controls.sv(26) " "Verilog HDL assignment warning at controls.sv(26): truncated value with size 32 to match size of target (3)" {  } { { "controls.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/controls.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713037157262 "|Battleship|controls:movement_controls"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateIndex updateIndex:updateIJ " "Elaborating entity \"updateIndex\" for hierarchy \"updateIndex:updateIJ\"" {  } { { "Battleship.sv" "updateIJ" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_mov updateIndex.sv(7) " "Verilog HDL or VHDL warning at updateIndex.sv(7): object \"enable_mov\" assigned a value but never read" {  } { { "updateIndex.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/updateIndex.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157266 "|Battleship|updateIndex:updateIJ"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk updateIndex.sv(9) " "Verilog HDL Event Control warning at updateIndex.sv(9): posedge or negedge of vector \"clk\" depends solely on its least-significant bit" {  } { { "updateIndex.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/updateIndex.sv" 9 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1713037157267 "|Battleship|updateIndex:updateIJ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "Battleship.sv" "vga" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga:vga\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga:vga\|pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/vga.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga:vga\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga:vga\|vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen vga:vga\|videoGen:vgavideoGen " "Elaborating entity \"videoGen\" for hierarchy \"vga:vga\|videoGen:vgavideoGen\"" {  } { { "vga.sv" "vgavideoGen" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037157283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numberFrameX videoGen.sv(15) " "Verilog HDL or VHDL warning at videoGen.sv(15): object \"numberFrameX\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157287 "|vga|videoGen:vgavideoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numberFrameY videoGen.sv(15) " "Verilog HDL or VHDL warning at videoGen.sv(15): object \"numberFrameY\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157287 "|vga|videoGen:vgavideoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segmentWidth videoGen.sv(15) " "Verilog HDL or VHDL warning at videoGen.sv(15): object \"segmentWidth\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157287 "|vga|videoGen:vgavideoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numberSizeX videoGen.sv(16) " "Verilog HDL or VHDL warning at videoGen.sv(16): object \"numberSizeX\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157287 "|vga|videoGen:vgavideoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "numberSizeY videoGen.sv(16) " "Verilog HDL or VHDL warning at videoGen.sv(16): object \"numberSizeY\" assigned a value but never read" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713037157287 "|vga|videoGen:vgavideoGen"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga\|videoGen:vgavideoGen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga\|videoGen:vgavideoGen\|Div0\"" {  } { { "videoGen.sv" "Div0" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713037158501 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:vga\|videoGen:vgavideoGen\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:vga\|videoGen:vgavideoGen\|Div1\"" {  } { { "videoGen.sv" "Div1" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713037158501 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713037158501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga\|videoGen:vgavideoGen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga:vga\|videoGen:vgavideoGen\|lpm_divide:Div0\"" {  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037158636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga\|videoGen:vgavideoGen\|lpm_divide:Div0 " "Instantiated megafunction \"vga:vga\|videoGen:vgavideoGen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713037158636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713037158636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713037158636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713037158636 ""}  } { { "videoGen.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/videoGen.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713037158636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037158789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037158789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037158846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037158846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713037158910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037158910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713037159300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713037159898 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713037160492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/output_files/vgaController.map.smsg " "Generated suppressed messages file C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/output_files/vgaController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037160584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713037160995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713037160995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Battleship.sv" "" { Text "C:/Users/jespinoz/Documents/TEC/Taller/backup/jVargas_kZheng_jEspinoza_digital_design_lab_2024/Lab 3 - Sequential Logic and Controllers/VgaController/Battleship.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713037161433 "|Battleship|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713037161433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "377 " "Implemented 377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713037161436 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713037161436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713037161436 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713037161436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713037161436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713037161525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 13:39:21 2024 " "Processing ended: Sat Apr 13 13:39:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713037161525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713037161525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713037161525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713037161525 ""}
