/*
    This file is part of MutekH.
    
    MutekH is free software; you can redistribute it and/or modify it
    under the terms of the GNU Lesser General Public License as
    published by the Free Software Foundation; version 2.1 of the
    License.
    
    MutekH is distributed in the hope that it will be useful, but
    WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
    Lesser General Public License for more details.
    
    You should have received a copy of the GNU Lesser General Public
    License along with MutekH; if not, write to the Free Software
    Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
    02110-1301 USA.

    Copyright Nicolas Pouillon <nipo@ssji.net> (c) 2009

*/

#include "uart-us6089c.h"

#include "uart-us6089c-private.h"

#include <device/icu.h>
#include <hexo/types.h>
#include <device/device.h>
#include <device/driver.h>
#include <hexo/iospace.h>
#include <mutek/mem_alloc.h>
#include <hexo/interrupt.h>

#define BR    38400 			/* Baud Rate */
#define MCK  47923200
#define BRD  (MCK/16/BR)	/* Baud Rate Divisor */

static void try_send(struct device_s *dev, bool_t continuous)
{
	struct uart_us6089c_context_s *pv = dev->drv_pv;
	uintptr_t registers = (uintptr_t)dev->addr[0];
	struct dev_char_rq_s *txrq = dev_char_queue_head(&pv->write_q);

	while ((cpu_mem_read_32(registers + US_CSR) & US6089C_TXRDY) && txrq)
	{
		assert( txrq->size );
		cpu_mem_write_32(registers + US_THR, (uint32_t)*(txrq->data));
			
		++(txrq->data);
		--(txrq->size);

		if (txrq->callback(dev, txrq, 1) || txrq->size == 0)
		{
			dev_char_queue_remove(&pv->write_q, txrq);

			// Take the next request
			txrq = dev_char_queue_head(&pv->write_q);
			if (!txrq)
			{
				cpu_mem_write_32(registers + US_IDR, US6089C_TXRDY);
				break;
			}
		}
		if ( !continuous )
			break;
	}
}

static void try_recv(struct device_s *dev, bool_t continuous)
{
	struct uart_us6089c_context_s *pv = dev->drv_pv;
	uintptr_t registers = (uintptr_t)dev->addr[0];
	struct dev_char_rq_s *rxrq = dev_char_queue_head(&pv->read_q);

	while ((cpu_mem_read_32(registers + US_CSR) & US6089C_RXRDY) && rxrq)
	{
		assert( rxrq->size );
		uint32_t d = cpu_mem_read_32(registers + US_RHR);

		*rxrq->data = d;

		++(rxrq->data);
		--(rxrq->size);

		if (rxrq->callback(dev, rxrq, 1) || rxrq->size == 0)
		{
			dev_char_queue_remove(&pv->read_q, rxrq);

			// Take the next request
			rxrq = dev_char_queue_head(&pv->read_q);
			if ( !rxrq )
			{
				cpu_mem_write_32(registers + US_IDR, US6089C_RXRDY);
				break;
			}
		}
		if ( !continuous )
			break;
	}
	if (!rxrq && (cpu_mem_read_32(registers + US_CSR) & US6089C_RXRDY))
		cpu_mem_read_32(registers + US_RHR);
}

DEVCHAR_REQUEST(uart_us6089c_request)
{
	struct uart_us6089c_context_s	*pv = dev->drv_pv;
	uintptr_t registers = (uintptr_t)dev->addr[0];

	if (rq->size == 0) {
		if (rq->callback)
			rq->callback(dev, rq, 0);
		return;
	}

	LOCK_SPIN_IRQ(&dev->lock);

	switch (rq->type)
    {
    case DEV_CHAR_READ:
		dev_char_queue_pushback(&pv->read_q, rq);
		cpu_mem_write_32(registers + US_IER, US6089C_RXRDY);
		try_recv(dev, 0);
		break;

    case DEV_CHAR_WRITE:
		dev_char_queue_pushback(&pv->write_q, rq);
		cpu_mem_write_32(registers + US_IER, US6089C_TXRDY);
		try_send(dev, 0);
		break;
    }

	LOCK_RELEASE_IRQ(&dev->lock);
}

/* 
 * device close operation
 */

DEV_CLEANUP(uart_us6089c_cleanup)
{
	struct uart_us6089c_context_s	*pv = dev->drv_pv;

	DEV_ICU_UNBIND(dev->icudev, dev, dev->irq, uart_us6089c_irq);

	dev_char_queue_destroy(&pv->write_q);
	dev_char_queue_destroy(&pv->read_q);

	mem_free(pv);
}

/*
 * device irq
 */

DEV_IRQ(uart_us6089c_irq)
{
	lock_spin(&dev->lock);

	try_send(dev, 1);
	try_recv(dev, 1);

	lock_release(&dev->lock);

	return 1;
}

/* 
 * device open operation
 */

#ifdef CONFIG_DRIVER_ENUM_FDT
static const struct devenum_ident_s	uart_us6089c_ids[] =
{
	DEVENUM_FDTNAME_ENTRY("us6889c", 0, 0),
	{ 0 }
};
#endif

const struct driver_s	uart_us6089c_drv =
{
    .class      = device_class_char,
#ifdef CONFIG_DRIVER_ENUM_FDT
    .id_table   = uart_us6089c_ids,
#endif
    .f_init     = uart_us6089c_init,
    .f_cleanup  = uart_us6089c_cleanup,
    .f_irq      = uart_us6089c_irq,
    .f.chr = {
        .f_request = uart_us6089c_request,
    }
};

#ifdef CONFIG_DRIVER_ENUM_FDT
REGISTER_DRIVER(uart_us6089c_drv);
#endif

DEV_INIT(uart_us6089c_init)
{
	struct uart_us6089c_context_s	*pv;
	uintptr_t registers = (uintptr_t)dev->addr[0];

	dev->drv = &uart_us6089c_drv;

	/* alocate private driver data */
	pv = mem_alloc(sizeof(*pv), (mem_scope_sys));

	if (!pv)
		return -1;

	// set up the USART0 register
	cpu_mem_write_32(registers + US_CR, 0
        | US6089C_RSTRX
		| US6089C_RSTTX
		| US6089C_RXDIS
		| US6089C_TXDIS
        );

	// set char size
	cpu_mem_write_32(registers + US_MR, 0
		| US6089C_PAR_NONE
		| (0x3 << 6)
		| 2 // Hardware handshaking
		);

	// no interupt
	cpu_mem_write_32(registers + US_IDR, 0xFFFF);

	// configure to 9600 bauds
	cpu_mem_write_32(registers + US_BRGR, BRD);
	cpu_mem_write_32(registers + US_RTOR, 0);
	cpu_mem_write_32(registers + US_TTGR, 0);
	cpu_mem_write_32(registers + US_FIDI, 0);
	cpu_mem_write_32(registers + US_IF, 0);

	dev_icu_sethndl(dev->icudev, dev->irq, uart_us6089c_irq, dev);
	dev_icu_enable(dev->icudev, dev->irq, 1, 0x4);

	// enable receiver and transmitter
	cpu_mem_write_32(registers + US_CR, US6089C_RXEN | US6089C_TXEN);

	dev->drv_pv = pv;

	dev_char_queue_init(&pv->read_q);
	dev_char_queue_init(&pv->write_q);

	return 0;
}

