Analysis & Synthesis report for TecTacToe
Mon Oct 21 15:24:43 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |TecTacToe|Game:game|GameController:gc|current_state_o
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Game:game|timer30:t30s
 14. Parameter Settings for Inferred Entity Instance: VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0
 15. Port Connectivity Checks: "Game:game|Board:b"
 16. Port Connectivity Checks: "Game:game|RandomPosition:rp|randomNumber:randomN"
 17. Port Connectivity Checks: "Game:game|RandomPosition:rp"
 18. Port Connectivity Checks: "Game:game"
 19. Port Connectivity Checks: "VGA_MODULE:vga"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 21 15:24:43 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; TecTacToe                                   ;
; Top-level Entity Name           ; TecTacToe                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 142                                         ;
; Total pins                      ; 36                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TecTacToe          ; TecTacToe          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; VGA_MODULE.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv          ;         ;
; CLK_DIVIDER.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLK_DIVIDER.sv         ;         ;
; SIGNAL_SYNC.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv         ;         ;
; V_COUNTER.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER.sv           ;         ;
; H_COUNTER.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv           ;         ;
; randomNumber.sv                  ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv        ;         ;
; CursorController.sv              ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv    ;         ;
; TecTacToe.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv           ;         ;
; Board.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv               ;         ;
; DetectGameEnd.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv       ;         ;
; DetectGameEndAux.sv              ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv    ;         ;
; GameController.sv                ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv      ;         ;
; Game.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv                ;         ;
; timer30.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv             ;         ;
; GameDrawer.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc              ;         ;
; db/lpm_divide_iho.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_divide_iho.tdf  ;         ;
; db/abs_divider_obg.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/abs_divider_obg.tdf ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/alt_u_div_00f.tdf   ;         ;
; db/lpm_abs_on9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_on9.tdf     ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_4p9.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 500       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 913       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 83        ;
;     -- 5 input functions                    ; 133       ;
;     -- 4 input functions                    ; 204       ;
;     -- <=3 input functions                  ; 492       ;
;                                             ;           ;
; Dedicated logic registers                   ; 142       ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 73        ;
; Total fan-out                               ; 3671      ;
; Average fan-out                             ; 3.26      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                               ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name      ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |TecTacToe                                  ; 913 (0)             ; 142 (0)                   ; 0                 ; 0          ; 36   ; 0            ; |TecTacToe                                                                                                                               ; TecTacToe        ; work         ;
;    |Game:game|                              ; 154 (1)             ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game                                                                                                                     ; Game             ; work         ;
;       |Board:b|                             ; 74 (74)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|Board:b                                                                                                             ; Board            ; work         ;
;       |CursorController:cc|                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|CursorController:cc                                                                                                 ; CursorController ; work         ;
;       |DetectGameEnd:ge|                    ; 13 (9)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|DetectGameEnd:ge                                                                                                    ; DetectGameEnd    ; work         ;
;          |DetectGameEndAux:comb_5|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|DetectGameEnd:ge|DetectGameEndAux:comb_5                                                                            ; DetectGameEndAux ; work         ;
;          |DetectGameEndAux:comb_6|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|DetectGameEnd:ge|DetectGameEndAux:comb_6                                                                            ; DetectGameEndAux ; work         ;
;          |DetectGameEndAux:comb_8|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|DetectGameEnd:ge|DetectGameEndAux:comb_8                                                                            ; DetectGameEndAux ; work         ;
;          |DetectGameEndAux:comb_9|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|DetectGameEnd:ge|DetectGameEndAux:comb_9                                                                            ; DetectGameEndAux ; work         ;
;       |GameController:gc|                   ; 17 (17)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|GameController:gc                                                                                                   ; GameController   ; work         ;
;       |timer30:t30s|                        ; 44 (44)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|Game:game|timer30:t30s                                                                                                        ; timer30          ; work         ;
;    |VGA_MODULE:vga|                         ; 759 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga                                                                                                                ; VGA_MODULE       ; work         ;
;       |CLK_DIVIDER:testclk|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|CLK_DIVIDER:testclk                                                                                            ; CLK_DIVIDER      ; work         ;
;       |GameDrawer:comb_3|                   ; 670 (67)            ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3                                                                                              ; GameDrawer       ; work         ;
;          |lpm_divide:Mod0|                  ; 603 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0                                                                              ; lpm_divide       ; work         ;
;             |lpm_divide_iho:auto_generated| ; 603 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0|lpm_divide_iho:auto_generated                                                ; lpm_divide_iho   ; work         ;
;                |abs_divider_obg:divider|    ; 603 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0|lpm_divide_iho:auto_generated|abs_divider_obg:divider                        ; abs_divider_obg  ; work         ;
;                   |alt_u_div_00f:divider|   ; 563 (563)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0|lpm_divide_iho:auto_generated|abs_divider_obg:divider|alt_u_div_00f:divider  ; alt_u_div_00f    ; work         ;
;                   |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0|lpm_divide_iho:auto_generated|abs_divider_obg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9      ; work         ;
;       |SIGNAL_SYNC:sync|                    ; 87 (3)              ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync                                                                                               ; SIGNAL_SYNC      ; work         ;
;          |H_COUNTER:h_signal|               ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal                                                                            ; H_COUNTER        ; work         ;
;          |V_COUNTER:v_signal|               ; 42 (42)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync|V_COUNTER:v_signal                                                                            ; V_COUNTER        ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TecTacToe|Game:game|GameController:gc|current_state_o                                                                                                        ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; current_state_o.110 ; current_state_o.101 ; current_state_o.100 ; current_state_o.011 ; current_state_o.010 ; current_state_o.001 ; current_state_o.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; current_state_o.000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; current_state_o.001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; current_state_o.010 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; current_state_o.011 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; current_state_o.100 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; current_state_o.101 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; current_state_o.110 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Game:game|Board:b|board_status_o[0][1]              ; Game:game|Board:b|board_status_o[0][1] ; yes                    ;
; Game:game|Board:b|board_status_o[1][1]              ; Game:game|Board:b|board_status_o[1][1] ; yes                    ;
; Game:game|Board:b|board_status_o[2][1]              ; Game:game|Board:b|board_status_o[2][1] ; yes                    ;
; Game:game|Board:b|board_status_o[3][1]              ; Game:game|Board:b|board_status_o[3][1] ; yes                    ;
; Game:game|Board:b|board_status_o[4][1]              ; Game:game|Board:b|board_status_o[4][1] ; yes                    ;
; Game:game|Board:b|board_status_o[5][1]              ; Game:game|Board:b|board_status_o[5][1] ; yes                    ;
; Game:game|Board:b|board_status_o[6][1]              ; Game:game|Board:b|board_status_o[6][1] ; yes                    ;
; Game:game|Board:b|board_status_o[7][1]              ; Game:game|Board:b|board_status_o[7][1] ; yes                    ;
; Game:game|Board:b|board_status_o[8][1]              ; Game:game|Board:b|board_status_o[8][1] ; yes                    ;
; Game:game|Board:b|board_status_o[1][0]              ; Game:game|Board:b|board_status_o[1][1] ; yes                    ;
; Game:game|Board:b|board_status_o[2][0]              ; Game:game|Board:b|board_status_o[2][1] ; yes                    ;
; Game:game|Board:b|board_status_o[0][0]              ; Game:game|Board:b|board_status_o[0][1] ; yes                    ;
; Game:game|Board:b|board_status_o[4][0]              ; Game:game|Board:b|board_status_o[4][1] ; yes                    ;
; Game:game|Board:b|board_status_o[5][0]              ; Game:game|Board:b|board_status_o[5][1] ; yes                    ;
; Game:game|Board:b|board_status_o[3][0]              ; Game:game|Board:b|board_status_o[3][1] ; yes                    ;
; Game:game|Board:b|board_status_o[7][0]              ; Game:game|Board:b|board_status_o[7][1] ; yes                    ;
; Game:game|Board:b|board_status_o[8][0]              ; Game:game|Board:b|board_status_o[8][1] ; yes                    ;
; Game:game|Board:b|board_status_o[6][0]              ; Game:game|Board:b|board_status_o[6][1] ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------+
; Register name                                   ; Reason for Removal                                          ;
+-------------------------------------------------+-------------------------------------------------------------+
; Game:game|GameController:gc|reset_board_o       ; Merged with Game:game|GameController:gc|current_screen_o[0] ;
; Game:game|GameController:gc|current_state_o~9   ; Lost fanout                                                 ;
; Game:game|GameController:gc|current_state_o~10  ; Lost fanout                                                 ;
; Game:game|GameController:gc|current_state_o~11  ; Lost fanout                                                 ;
; Game:game|GameController:gc|current_state_o.101 ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 5           ;                                                             ;
+-------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 142   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TecTacToe|Game:game|timer30:t30s|sec[1]          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |TecTacToe|Game:game|Board:b|board_status_o[0][1] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |TecTacToe|Game:game|GameController:gc|Selector4  ;
; 25:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |TecTacToe|Game:game|Board:b|Mux0                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Game:game|timer30:t30s ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; clk_frequency  ; 25    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                 ;
; LPM_WIDTHD             ; 9              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_iho ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Game:game|Board:b"                                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; current_pos_available_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "Game:game|RandomPosition:rp|randomNumber:randomN" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; ini_value ; Input ; Info     ; Stuck at VCC                                  ;
+-----------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Game:game|RandomPosition:rp"                                                                                           ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[3..1]" have no fanouts ;
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Game:game"                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; board_status_o[8..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_status_o[0][1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; winner_move_o          ; Output ; Info     ; Explicitly unconnected                                                              ;
; tie_o                  ; Output ; Info     ; Explicitly unconnected                                                              ;
; current_screen_o[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; current_player_o       ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "VGA_MODULE:vga"               ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; current_screen_i[2..1] ; Input ; Info     ; Stuck at GND ;
; board_status_i[8..1]   ; Input ; Info     ; Stuck at GND ;
; board_status_i[0][1]   ; Input ; Info     ; Stuck at GND ;
+------------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 142                         ;
;     CLR               ; 5                           ;
;     CLR SCLR          ; 32                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 32                          ;
;     plain             ; 41                          ;
; arriav_lcell_comb     ; 914                         ;
;     arith             ; 408                         ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 217                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 96                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 505                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 136                         ;
;         3 data inputs ; 42                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 133                         ;
;         6 data inputs ; 83                          ;
; boundary_port         ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 75.80                       ;
; Average LUT depth     ; 46.81                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 21 15:24:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sprite_cars.v
    Info (12023): Found entity 1: sprite_cars File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file VGA_MODULE.sv
    Info (12023): Found entity 1: VGA_MODULE File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv
    Info (12023): Found entity 1: CLOCK_DIVIDER File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLOCK_DIVIDER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv
    Info (12023): Found entity 1: CLK_DIVIDER File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLK_DIVIDER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv
    Info (12023): Found entity 1: SIGNAL_SYNC File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv
    Info (12023): Found entity 1: VGA_MODULE_TB File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE_TB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V_COUNTER.sv
    Info (12023): Found entity 1: V_COUNTER File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv
    Info (12023): Found entity 1: H_COUNTER_TB File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spriteDrawer.sv
    Info (12023): Found entity 1: spriteDrawer File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file H_COUNTER.sv
    Info (12023): Found entity 1: H_COUNTER File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DrawSquare.sv
    Info (12023): Found entity 1: DrawSquare File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgaController.sv
    Info (12023): Found entity 1: vgaController File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv
    Info (12023): Found entity 1: V_COUNTER_TB File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_clock.v
    Info (12023): Found entity 1: pll_clock File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/pll_clock.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tb_timer30.sv
    Info (12023): Found entity 1: tb_timer30 File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/tb_timer30.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file randomNumber.sv
    Info (12023): Found entity 1: RandomPosition File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv Line: 1
    Info (12023): Found entity 2: randomNumber File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv Line: 13
    Info (12023): Found entity 3: FF_D File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file CursorController.sv
    Info (12023): Found entity 1: CursorController File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file CursorController_tb.sv
Info (12021): Found 1 design units, including 1 entities, in source file TecTacToe.sv
    Info (12023): Found entity 1: TecTacToe File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Board.sv
    Info (12023): Found entity 1: Board File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DetectGameEnd.sv
    Info (12023): Found entity 1: DetectGameEnd File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DetectGameEndAux.sv
    Info (12023): Found entity 1: DetectGameEndAux File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv Line: 1
Warning (10229): Verilog HDL Expression warning at DetectGameEndAux_tb.sv(21): truncated literal to match 1 bits File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file DetectGameEndAux_tb.sv
    Info (12023): Found entity 1: DetectGameEndAux_tb File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file GameController.sv
    Info (12023): Found entity 1: GameController File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Game.sv
    Info (12023): Found entity 1: Game File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer30.sv
    Info (12023): Found entity 1: timer30 File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file GameDrawer.sv
    Info (12023): Found entity 1: GameDrawer File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file GameController_tb.sv
    Info (12023): Found entity 1: GameController_tb File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController_tb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at VGA_MODULE.sv(24): created implicit net for "line_a" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at VGA_MODULE.sv(25): created implicit net for "line_b" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at VGA_MODULE.sv(26): created implicit net for "line_c" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 26
Warning (10236): Verilog HDL Implicit Net warning at VGA_MODULE.sv(27): created implicit net for "line_d" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 27
Warning (10236): Verilog HDL Implicit Net warning at TecTacToe.sv(25): created implicit net for "current_screen_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at TecTacToe.sv(25): created implicit net for "board_status_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(14): created implicit net for "confirm_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for "current_pos_available" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for "reset" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for "out_random" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(16): created implicit net for "confirm_random" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(25): created implicit net for "reset_board_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(25): created implicit net for "enable_board_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(26): created implicit net for "current_pos_available_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 26
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(26): created implicit net for "valid_move_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 26
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(29): created implicit net for "game_end_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(29): created implicit net for "winner_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(33): created implicit net for "timer_30s_i" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at Game.sv(35): created implicit net for "cursor_select_o" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 35
Critical Warning (10846): Verilog HDL Instantiation warning at VGA_MODULE.sv(19): instance has no name File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at DetectGameEnd.sv(12): instance has no name File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 12
Critical Warning (10846): Verilog HDL Instantiation warning at DetectGameEnd.sv(16): instance has no name File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 16
Critical Warning (10846): Verilog HDL Instantiation warning at DetectGameEnd.sv(19): instance has no name File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 19
Critical Warning (10846): Verilog HDL Instantiation warning at DetectGameEnd.sv(20): instance has no name File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 20
Info (12127): Elaborating entity "TecTacToe" for the top level hierarchy
Info (12128): Elaborating entity "VGA_MODULE" for hierarchy "VGA_MODULE:vga" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at VGA_MODULE.sv(24): object "line_a" assigned a value but never read File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 24
Warning (10036): Verilog HDL or VHDL warning at VGA_MODULE.sv(25): object "line_b" assigned a value but never read File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at VGA_MODULE.sv(26): object "line_c" assigned a value but never read File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 26
Warning (10036): Verilog HDL or VHDL warning at VGA_MODULE.sv(27): object "line_d" assigned a value but never read File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 27
Warning (10230): Verilog HDL assignment warning at VGA_MODULE.sv(24): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 24
Warning (10230): Verilog HDL assignment warning at VGA_MODULE.sv(25): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 25
Warning (10230): Verilog HDL assignment warning at VGA_MODULE.sv(26): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 26
Warning (10230): Verilog HDL assignment warning at VGA_MODULE.sv(27): truncated value with size 32 to match size of target (1) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 27
Warning (10034): Output port "SYNC_N" at VGA_MODULE.sv(3) has no driver File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 3
Info (12128): Elaborating entity "CLK_DIVIDER" for hierarchy "VGA_MODULE:vga|CLK_DIVIDER:testclk" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 13
Info (12128): Elaborating entity "SIGNAL_SYNC" for hierarchy "VGA_MODULE:vga|SIGNAL_SYNC:sync" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 15
Info (12128): Elaborating entity "H_COUNTER" for hierarchy "VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv Line: 8
Warning (10036): Verilog HDL or VHDL warning at H_COUNTER.sv(6): object "BACK_PORCH" assigned a value but never read File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv Line: 6
Info (12128): Elaborating entity "V_COUNTER" for hierarchy "VGA_MODULE:vga|SIGNAL_SYNC:sync|V_COUNTER:v_signal" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv Line: 9
Info (12128): Elaborating entity "GameDrawer" for hierarchy "VGA_MODULE:vga|GameDrawer:comb_3" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv Line: 19
Warning (10230): Verilog HDL assignment warning at GameDrawer.sv(27): truncated value with size 32 to match size of target (8) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv Line: 27
Info (10264): Verilog HDL Case Statement information at GameDrawer.sv(31): all case item expressions in this case statement are onehot File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv Line: 31
Info (12128): Elaborating entity "Game" for hierarchy "Game:game" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv Line: 31
Info (12128): Elaborating entity "CursorController" for hierarchy "Game:game|CursorController:cc" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 14
Warning (10230): Verilog HDL assignment warning at CursorController.sv(13): truncated value with size 32 to match size of target (4) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 13
Info (12128): Elaborating entity "RandomPosition" for hierarchy "Game:game|RandomPosition:rp" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 16
Info (12128): Elaborating entity "randomNumber" for hierarchy "Game:game|RandomPosition:rp|randomNumber:randomN" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv Line: 3
Info (12128): Elaborating entity "FF_D" for hierarchy "Game:game|RandomPosition:rp|randomNumber:randomN|FF_D:FFD0" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv Line: 17
Info (12128): Elaborating entity "Board" for hierarchy "Game:game|Board:b" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 26
Warning (10240): Verilog HDL Always Construct warning at Board.sv(9): inferring latch(es) for variable "current_pos_available_o", which holds its previous value in one or more paths through the always construct File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 9
Info (10041): Inferred latch for "current_pos_available_o" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[0][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[0][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[1][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[1][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[2][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[2][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[3][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[3][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[4][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[4][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[5][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[5][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[6][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[6][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[7][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[7][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[8][0]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (10041): Inferred latch for "board_status_o[8][1]" at Board.sv(32) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
Info (12128): Elaborating entity "DetectGameEnd" for hierarchy "Game:game|DetectGameEnd:ge" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 29
Warning (10270): Verilog HDL Case Statement warning at DetectGameEnd.sv(36): incomplete case statement has no default case item File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Warning (10240): Verilog HDL Always Construct warning at DetectGameEnd.sv(36): inferring latch(es) for variable "winner_move_o", which holds its previous value in one or more paths through the always construct File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[0]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[1]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[2]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[3]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[4]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[5]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[6]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[7]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (10041): Inferred latch for "winner_move_o[8]" at DetectGameEnd.sv(36) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 36
Info (12128): Elaborating entity "DetectGameEndAux" for hierarchy "Game:game|DetectGameEnd:ge|DetectGameEndAux:comb_3" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv Line: 12
Info (12128): Elaborating entity "GameController" for hierarchy "Game:game|GameController:gc" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 36
Info (12128): Elaborating entity "timer30" for hierarchy "Game:game|timer30:t30s" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv Line: 40
Warning (10230): Verilog HDL assignment warning at timer30.sv(18): truncated value with size 32 to match size of target (4) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv Line: 18
Warning (10230): Verilog HDL assignment warning at timer30.sv(23): truncated value with size 32 to match size of target (4) File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv Line: 23
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_MODULE:vga|GameDrawer:comb_3|Mod0" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv Line: 27
Info (12130): Elaborated megafunction instantiation "VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0" File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv Line: 27
Info (12133): Instantiated megafunction "VGA_MODULE:vga|GameDrawer:comb_3|lpm_divide:Mod0" with the following parameter: File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv Line: 27
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_iho.tdf
    Info (12023): Found entity 1: lpm_divide_iho File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_divide_iho.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf
    Info (12023): Found entity 1: abs_divider_obg File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/abs_divider_obg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/alt_u_div_00f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf
    Info (12023): Found entity 1: lpm_abs_on9 File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_on9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_4p9.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Game:game|Board:b|board_status_o[0][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[1][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[2][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[3][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[4][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[5][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[6][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[7][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[8][1] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|CursorController:cc|position_o[0] File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv Line: 8
Warning (13012): Latch Game:game|Board:b|board_status_o[1][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[2][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[0][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[4][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[5][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[3][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[7][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[8][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13012): Latch Game:game|Board:b|board_status_o[6][0] has unsafe behavior File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Game:game|GameController:gc|enable_board_o File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv Line: 7
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SYNC_N" is stuck at GND File: /home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 968 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 932 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 1073 megabytes
    Info: Processing ended: Mon Oct 21 15:24:43 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:29


