<style type="text/css">/*<![CDATA[*/
div.rbtoc1759724970150 {padding: 0px;}
div.rbtoc1759724970150 ul {list-style: disc;margin-left: 0px;padding-left: ;}
div.rbtoc1759724970150 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759724970150"><style>[data-colorid=jhvib2ngfs]{color:#bf2600} html[data-color-mode=dark] [data-colorid=jhvib2ngfs]{color:#ff6640}[data-colorid=m3sw1x86mp]{color:#006644} html[data-color-mode=dark] [data-colorid=m3sw1x86mp]{color:#99ffdd}[data-colorid=hqre1euv5z]{color:#bf2600} html[data-color-mode=dark] [data-colorid=hqre1euv5z]{color:#ff6640}[data-colorid=k7y4dys1r2]{color:#bf2600} html[data-color-mode=dark] [data-colorid=k7y4dys1r2]{color:#ff6640}[data-colorid=cwwg64rhza]{color:#bf2600} html[data-color-mode=dark] [data-colorid=cwwg64rhza]{color:#ff6640}[data-colorid=mc0r93yxbc]{color:#bf2600} html[data-color-mode=dark] [data-colorid=mc0r93yxbc]{color:#ff6640}[data-colorid=mwlclv1hch]{color:#bf2600} html[data-color-mode=dark] [data-colorid=mwlclv1hch]{color:#ff6640}[data-colorid=an2owtls7t]{color:#bf2600} html[data-color-mode=dark] [data-colorid=an2owtls7t]{color:#ff6640}[data-colorid=l1xeqx5n84]{color:#bf2600} html[data-color-mode=dark] [data-colorid=l1xeqx5n84]{color:#ff6640}</style>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-History">History</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-Version">Version</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-ReviewHistory">Review History</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-ReferenceDocuments">Reference Documents</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-1.Introduction">1. Introduction</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-2.TestbenchDescription">2. Testbench Description</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-3.Configurations">3. Configurations</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-4.CHI-ESupport">4. CHI-E Support</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-4.1FeatureMatrix">4.1 Feature Matrix</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-4.2Stimulus">4.2 Stimulus</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-4.3FunctionalChecks">4.3 Functional Checks</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-4.4FunctionalCoverage">4.4 Functional Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-5DVMOperations">5 DVM Operations</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.1asRequester">5.1 as Requester</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.1.1Stimulus">5.1.1 Stimulus</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.1.2Functionalchecksandcoverage">5.1.2 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.2asSnoopee">5.2 as Snoopee</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.2.1Stimulus">5.2.1 Stimulus</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.2.2Functionalchecksandcoverage">5.2.2 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-5.3Directedtestcases">5.3 Directed testcases</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-6CHIErrorCases">6 CHI Error Cases</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-6.1Stimulus">6.1 Stimulus</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-6.2FunctionalChecks">6.2 Functional Checks</a></li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-6.3FunctionalCoverage">6.3 Functional Coverage</a></li>
</ul>
</li>
<li><a href="#Ncore3.6CHI-AIUTestplan:-7.ActionItems">7. Action Items</a>
<ul class="toc-indentation">
<li><a href="#Ncore3.6CHI-AIUTestplan:-" /></li>
</ul>
</li>
</ul>
</div><h1 id="Ncore3.6CHI-AIUTestplan:-History">History</h1><h2 id="Ncore3.6CHI-AIUTestplan:-Version">Version</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="2aaec87b-8648-44dd-b68f-a7947ead17c0" class="confluenceTable"><colgroup><col style="width: 190.0px;" /><col style="width: 190.0px;" /><col style="width: 190.0px;" /><col style="width: 190.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Version</p></th><th class="confluenceTh"><p>Date</p></th><th class="confluenceTh"><p>Comments</p></th><th class="confluenceTh"><p>Author</p></th></tr><tr><td class="confluenceTd"><p>0.0</p></td><td class="confluenceTd"><p>04 Apr 2023&nbsp;</p></td><td class="confluenceTd"><p>Create initial structure and added reference documents </p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> </p></td></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p>19 May 2023</p></td><td class="confluenceTd"><p>Completed first version of testplan for CHI-E support</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention current-user-mention" data-account-id="624b3807a629c30068a79f50" href="https://arterisip.atlassian.net/wiki/people/624b3807a629c30068a79f50?ref=confluence" target="_blank" data-linked-resource-id="790813" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Sai Pavan Yaraguti</a> </p></td></tr></tbody></table></div><h1 id="Ncore3.6CHI-AIUTestplan:-ReviewHistory">Review History</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="5799d1dc-7512-4af7-beca-e110b90cc5e2" class="confluenceTable"><colgroup><col style="width: 48.0px;" /><col style="width: 48.0px;" /><col style="width: 524.0px;" /><col style="width: 140.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p>Version</p></th><th class="confluenceTh"><p>Date</p></th><th class="confluenceTh"><p>Attendees</p></th><th class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p>19 May 2023</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b3741ed4d6b0070161f12" href="https://arterisip.atlassian.net/wiki/people/624b3741ed4d6b0070161f12?ref=confluence" target="_blank" data-linked-resource-id="788105" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Balaji Krishnaswamy</a> <a class="confluence-userlink user-mention" data-account-id="624b371ead6b7e006aa7d7f4" href="https://arterisip.atlassian.net/wiki/people/624b371ead6b7e006aa7d7f4?ref=confluence" target="_blank" data-linked-resource-id="755377" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Boon Chuan</a> <a class="confluence-userlink user-mention" data-account-id="624b3798699649006ae98ff8" href="https://arterisip.atlassian.net/wiki/people/624b3798699649006ae98ff8?ref=confluence" target="_blank" data-linked-resource-id="756836" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Darshan Alagud</a> <a class="confluence-userlink user-mention" data-account-id="624b36bb7a3f9e006ab52f34" href="https://arterisip.atlassian.net/wiki/people/624b36bb7a3f9e006ab52f34?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Keshav Chockshi (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="6255850f4f1d57006a248fc7" href="https://arterisip.atlassian.net/wiki/people/6255850f4f1d57006a248fc7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Chengchung Wang (Deactivated)</a> <a class="confluence-userlink user-mention" data-account-id="5ef544d64d302e0ac31d750a" href="https://arterisip.atlassian.net/wiki/people/5ef544d64d302e0ac31d750a?ref=confluence" target="_blank" data-linked-resource-id="787365" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Bernard Bonardi</a> <a class="confluence-userlink user-mention" data-account-id="624b37de258562006fa692da" href="https://arterisip.atlassian.net/wiki/people/624b37de258562006fa692da?ref=confluence" target="_blank" data-linked-resource-id="789965" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Jason Villanueva</a> <a class="confluence-userlink user-mention" data-account-id="624b378f699649006ae98ff1" href="https://arterisip.atlassian.net/wiki/people/624b378f699649006ae98ff1?ref=confluence" target="_blank" data-linked-resource-id="789132" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Naveen Rajagopal</a> <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> </p></td><td class="confluenceTd"><p>Meeting minutes and recording is <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/235470929/CHI-AIU+new+features+test+plan+review+CHI+issue+E+test+plan+review" rel="nofollow">here</a></p></td></tr><tr><td class="confluenceTd"><p>0.2</p></td><td class="confluenceTd"><p>28 July 2023</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>DVM Operations part</p></td></tr><tr><td class="confluenceTd"><p>0.3</p></td><td class="confluenceTd"><p>24 Aug 2023</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>CHI Unsupported Command Error Cases.</p></td></tr></tbody></table></div><h2 id="Ncore3.6CHI-AIUTestplan:-ReferenceDocuments">Reference Documents</h2><p><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_057.pdf?api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_057</a></p><h1 id="Ncore3.6CHI-AIUTestplan:-1.Introduction">1. Introduction</h1><p>See Ncore 3.0 CHI Test plan:&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/edit/16777764?draftId=16777764&amp;draftShareId=#CHIAIUv3.0TestPlan-_Toc4073620" rel="nofollow">CHI AIU v3.0 TestPlan</a></p><p>See Ncore 3.4 CHI Test plan: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170801/Ncore+3.4+CHI-AIU+Testplan#Ncore3.4CHI-AIUTestplan:-Introduction" rel="nofollow">CHI AIU v3.4 TestPlan</a></p><h1 id="Ncore3.6CHI-AIUTestplan:-2.TestbenchDescription">2. Testbench Description</h1><p>See Ncore 3.0 CHI Test plan:&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/edit/16777764?draftId=16777764&amp;draftShareId=#CHIAIUv3.0TestPlan-_Toc4073621" rel="nofollow">CHI AIU v3.0 TestPlan</a></p><p>See Ncore 3.4 CHI Test plan: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170801/Ncore+3.4+CHI-AIU+Testplan#Ncore3.4CHI-AIUTestplan:-TestbenchDescription" rel="nofollow">CHI AIU v3.4 TestPlan</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/267714757/CHI+Subsystem" data-linked-resource-id="267714757" data-linked-resource-version="14" data-linked-resource-type="page">CHI Subsystem</a></p><h1 id="Ncore3.6CHI-AIUTestplan:-3.Configurations">3. Configurations</h1><p>To verify the CHI-E Interface as part of this release, the below new configs have been added : </p><p /><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="443990a0-a162-4fff-8f08-2f4702770d8e" class="confluenceTable"><colgroup><col style="width: 192.0px;" /><col style="width: 102.0px;" /><col style="width: 86.0px;" /><col style="width: 119.0px;" /><col style="width: 101.0px;" /><col style="width: 160.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Parameter</strong></p></th><th class="confluenceTh"><p><strong>hw_cfg_7_chi_e_all_ecc</strong></p></th><th class="confluenceTh"><p><strong>hw_cfg_7_chi_e_all_parity</strong></p></th><th class="confluenceTh"><p><strong>hw_cfg_7_chi_e</strong></p></th><th class="confluenceTh"><p><strong>hw_cfg_7_chi_e_resiliency_placeholder</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p><strong>instance</strong></p></td><th data-highlight-colour="#ffffff" class="confluenceTh"><p><strong>caiu0</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p><strong>caiu0</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p><strong>caiu3</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p><strong>caiu0</strong></p></th><th data-highlight-colour="#ffffff" class="confluenceTh"><p>&nbsp;</p></th></tr><tr><td class="confluenceTd"><p>fnNativeInterface</p></td><td class="confluenceTd"><p>CHI-E</p></td><td class="confluenceTd"><p>CHI-E</p></td><td class="confluenceTd"><p>CHI-E</p></td><td class="confluenceTd"><p>CHI-E</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>wAddr</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>44</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nProcs</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nBeats</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nGPRA</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>wData</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>useResiliency</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>enableUnitDuplication</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>enableNativeIntfProtection</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nResiliencyDelay</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>fnResiliencyProtectionType</p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>none</p></td><td class="confluenceTd"><p>parity</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>usePma</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>fnEnableQos</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>fnCSRAccess</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>fnEnableTimeOutRef</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>timeOutThreshold</p></td><td class="confluenceTd"><p>10000</p></td><td class="confluenceTd"><p>16384</p></td><td class="confluenceTd"><p>16384</p></td><td class="confluenceTd"><p>16384</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nativeInterfacePipe</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nOttCtrlEntries</p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nSttEntries</p></td><td class="confluenceTd"><p>52</p></td><td class="confluenceTd"><p>52</p></td><td class="confluenceTd"><p>52</p></td><td class="confluenceTd"><p>52</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nCHIReqInFlight</p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>15</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nStshSnpInFlight</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nSnpInFlight</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nDVMMsgInFlight</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nDvmSnpInFlight</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>nDCEs</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>nDmis</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>nDIIs</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td data-highlight-colour="#ffffff" class="confluenceTd"><p>nDVEs</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nDVECredits</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nTraceRegisters</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>nPerfCounters</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><p /><p>Moving forward, <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/202866933/CHI+3.6+Configs+for+coverage+tachl+code+functional+closure" rel="nofollow">here</a> is the list of all configs on which we will close tachl, functional and code coverage</p><p><u>NOTE:</u> We also need an additional config with for the Interface Parity but we will not use it for functional/code coverage closure to avoid adding extra configs. Implementation details are TBD</p><h1 id="Ncore3.6CHI-AIUTestplan:-4.CHI-ESupport">4. CHI-E Support</h1><h2 id="Ncore3.6CHI-AIUTestplan:-4.1FeatureMatrix">4.1 Feature Matrix</h2><p /><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="2e2c2f0c-503a-4e4b-a4a1-6d7dae2a9a26" class="confluenceTable"><colgroup><col /><col style="width: 137.0px;" /><col style="width: 48.0px;" /><col style="width: 140.0px;" /><col style="width: 201.0px;" /><col style="width: 192.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Feature</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Verifying?</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>CHI Spec Reference</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>uarch/arch reference</strong></p></th><th class="confluenceTh"><p><strong>Comments</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>New feature: Response after receiving first Data packet.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>New feature: Separate Non-data and Data-only response.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>New feature: Combined CompAck with WriteData.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Update: Concerning the list of fields that can change value from the original request in the retried request.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>Clarification: Regarding byte enables for Write transactions.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>need to run existing testcases</p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Clarification: Concerning the transaction responses permitted to be sent to the same address when a Snoop transaction response is pending.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>Clarification: Regarding TraceTag field value propagation.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>need to run existing testcases</p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>Corrections and additions: Concerning message field mappings.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>make sure TB flit decoding is correct and add functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>Additional information: Concerning Legal RespErr field values for WriteDataCancel.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>make sure this is already taken care in the TB and add functional coverage </p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>New feature: Persistent CMO with two part response.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Need to check if this is required or not</p><p>CHI-E spec: Persistent CMO with snoop and separate Comp and Persists on page 5-268, Section 5.2.3.</p><p>The two part response means Comp response, Persist response.</p><p>Ncore 3.6 Supplemental Architecture spec maps CleanSharedPersistSep command to Concerto CmdClnShPsist command. That means Ncore 3.6 emulates CleanSharedPersistSep by downgrading it to CleanSharedPersist. </p><p>CHI-E spec, Section 4.2.2 Dataless transactions says: &ldquo;&ldquo;&ldquo;&ldquo;</p><p>CleanSharedPersistSep </p><p>The Persist or combined CompPersist completion response to a CleanSharedPersistSep request ensures that all cached copies are changed to a Non-dirty state and any Dirty cached copy is written back to the PoP. </p><p>Functionality of CleanSharedPersistSep is similar to CleanSharedPersist but allows two separate responses to the Requester. </p><p>When sending a persistent CMO, it is expected, but not required, that a Requester uses a CleanSharedPersistSep transaction instead of CleanSharedPersist. </p><p><strong>Such a Requester must support receiving both separate Comp and Persist responses and a combined CompPersist response.</strong></p><p>&ldquo;&ldquo;&ldquo;&ldquo;</p><p>So Ncore 3.6 only issue a combined CompPersist response to the Requester for CleanSharedPersistSep.</p><p /></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>New feature: Deep Persistent cache maintenance.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>New feature: Interface Parity.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Need to add a config with sideband signal input and output.<br />We are going to add a RTL module to do the parity check</p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>New feature: Memory System Performance Resource Partitioning and Monitoring (MPAM).</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>New feature: Completer Busy indication.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Need to check we have a constant value driven<br />Feature itself is not supported</p></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>New feature: ICache Invalidation broadcast signal.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>Additional requirement: Concerning SACTIVE synchronization to CLK.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Existing testcases</p><p>SACTIVE will be driven high when OTT/STT busy</p></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>Additional requirement: Concerning SYSCOREQ and SYSCOACK synchronization to CLK.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Existing testcases</p></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>Update: Concerning Ordered Write Observation flow enhancements.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>Update: Concerning the relaxation of the order requirement between Cache Maintenance transactions and any other transaction to the same address.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Good to have a comment in arch spec.</p><p>No design or dv changes</p></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>Update: Concerning UD_PD state is permitted on a DataSepResp response.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>Update: Concerning DVM early Comp.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>Update: Concerning increased TxnID width.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>Clarification: Regarding when a RespSepData response includes a Non-data Error.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p>Clarification: Regarding when the DataPull bit is set in a SnpRespData : Regarding when the DataPull bit is set in a SnpRespData<br />message.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p>Correction: Concerning the use of RXSACTIVE to directly generate the TXSACTIVE signal.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Existing testcases</p><p>SACTIVE will be driven high when OTT/STT busy</p></td></tr><tr><td class="numberingColumn confluenceTd">26</td><td class="confluenceTd"><p>New feature: Writes with optional Data: WriteEvictOrEvict.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">27</td><td class="confluenceTd"><p>New feature: Write Zero with no Data: WriteNoSnpZero/WriteUniqueZero</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">28</td><td class="confluenceTd"><p>New feature: SnpQuery Snoop request.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">29</td><td class="confluenceTd"><p>New feature: DBIDRespOrd response.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">30</td><td class="confluenceTd"><p>New feature: New transactions to support Exclusive reads: ReadPreferUnique/SnpPreferUnique/SnpPreferUniqueFwd/MakeReadUnique/MakeReadUnique(Excl)</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>SnpPreferUnique and SnpPreferUniqueFwd are not supported</p></td></tr><tr><td class="numberingColumn confluenceTd">31</td><td class="confluenceTd"><p>New feature: Direct Write-data Transfer.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Existing testcase should check this</p></td></tr><tr><td class="numberingColumn confluenceTd">32</td><td class="confluenceTd"><p>New feature: Combined Write transactions: CompCMO</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">33</td><td class="confluenceTd"><p>New feature: Two-part StashOnce transaction including: StashOnceSep requests/StashDone response/CompStashDone response</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">34</td><td class="confluenceTd"><p>New feature: Forward indication on Snoop forward treated as a hint.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">35</td><td class="confluenceTd"><p>New feature: Increasing inter-port bandwidth: Multiple interfaces/Replicated channels</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">36</td><td class="confluenceTd"><p>New feature: Memory tagging.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">37</td><td class="confluenceTd"><p>New feature: Extending DVM operations: Range based TLBI/Level hint in TLBI operations/DVM Domain</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">38</td><td class="confluenceTd"><p>New feature: SLC replacement hint</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">39</td><td class="confluenceTd"><p>Additional requirement: Concerning Transaction Ordering guarantees</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>existing testcases to get this<br />revist table 2-9</p></td></tr><tr><td class="numberingColumn confluenceTd">40</td><td class="confluenceTd"><p>Additional requirement: Concerning change in WriteNoSnpFull behavior</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>support expect compAck</p></td></tr><tr><td class="numberingColumn confluenceTd">41</td><td class="confluenceTd"><p>Update: Concerning removal of the DoNotDataPull attribute on snoops</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>need to remove this bit from DV - revisit testcases in regards to stashing snoops</p><p>CHI-E removes the DoNotDataPull attribute on snoops. </p><p>Ncore 3.6 CHI-AIU configured as CHI-E, when OTT stashing entry is not available, converts snoop stash requests to snoop non-stash requests:</p><p> SnpMakeInvalidStash =&gt; SnpMakeInvalid</p><p> SnpStashUnique =&gt; SnpUnique</p><p> SnpStashShared =&gt; SnpShared</p><p> SnpUniqueStash =&gt; SnpUnique</p></td></tr><tr><td class="numberingColumn confluenceTd">42</td><td class="confluenceTd"><p>Update: Concerning extending the GroupID field width</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>pass through. If related to MTE, we dont support, else pass through</p><p>Same bit fields as LPID - </p></td></tr><tr><td class="numberingColumn confluenceTd">43</td><td class="confluenceTd"><p>Update: Concerning extending the TxnID field width</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">44</td><td class="confluenceTd"><p>Update: Concerning ICache invalidation operations</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>check the mapping table</p></td></tr><tr><td class="numberingColumn confluenceTd">45</td><td class="confluenceTd"><p>Update: Concerning Secure EL2 TLBI operations</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Just check the mapping table and connectivity</p></td></tr><tr><td class="numberingColumn confluenceTd">46</td><td class="confluenceTd"><p>Update: Concerning the Order requirements between transactions with different Order field values</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>verify along with OWO </p></td></tr><tr><td class="numberingColumn confluenceTd">47</td><td class="confluenceTd"><p>Clarification: Regarding Comp and cancelled Write.</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>revist the testcases to make sure we are not violating spec</p></td></tr><tr><td class="numberingColumn confluenceTd">48</td><td class="confluenceTd"><p>Clarification: Regarding CopyBack Write transaction and RetryAck response</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">49</td><td class="confluenceTd"><p>Clarification: Regarding the SnpAttr and Cacheable field value in a standalone CMO transaction</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage to include all legal field values</p></td></tr><tr><td class="numberingColumn confluenceTd">50</td><td class="confluenceTd"><p>Clarification: Regarding the attributes of Exclusive accesses</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage to include all legal field values</p></td></tr><tr><td class="numberingColumn confluenceTd">51</td><td class="confluenceTd"><p>Clarification: Regarding the receiving of WriteData and the sending of the Persist response</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Need to re-visit any existing checks else add.</p><p>wait for comment from design</p></td></tr><tr><td class="numberingColumn confluenceTd">52</td><td class="confluenceTd"><p>Correction: Concerning Size field value in ReadNoSnpSep</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">53</td><td class="confluenceTd"><p>Correction: Concerning the Ordering guarantees provided by the Comp and CompData response</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">54</td><td class="confluenceTd"><p>Update: SLCRepHint value is permitted to be different in the resent request.</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">55</td><td class="confluenceTd"><p>Update: Re-write of transactions, grouping common characteristics</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">56</td><td class="confluenceTd"><p>Update: All four combinations of Request NS and MPAMNS field values are legal</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">57</td><td class="confluenceTd"><p>Update: Redundant GroupIDExt field definition is removed from the specification</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>rewording</p></td></tr><tr><td class="numberingColumn confluenceTd">58</td><td class="confluenceTd"><p>Clarification: SnpAttr bit reuse in DVMOp and inapplicability in PrefetchTgt</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>add functional coverage for SnpAttr</p><p>CHI-B Request message: DVMOp SnpAttr bit must be tied 0.</p><p>CHI-E Request message: DVMOp SnpAttr bit is reused for DVM Operation to indicate DVM domain: 0=Inner domain, 1=Outer domain.</p></td></tr><tr><td class="numberingColumn confluenceTd">59</td><td class="confluenceTd"><p>Clarification: Simultaneous pending of CMO and allocating requests to the same address</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">60</td><td class="confluenceTd"><p>Clarification: Permitted attribute values for requests, initial cache state at the Requester, and final cache state at the Requester outlined</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Revisit the checks in DV to make sure we are aligned to spec</p></td></tr><tr><td class="numberingColumn confluenceTd">61</td><td class="confluenceTd"><p>Clarification: Corrupt data must be marked with Poison, DERR, or NDERR</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">62</td><td class="confluenceTd"><p>Clarification: Poison on MTE is not supported</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">63</td><td class="confluenceTd"><p>Clarification: MTE fields are inapplicable and must be set to zero in WriteDataCancel write data response</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">64</td><td class="confluenceTd"><p>Clarification: Re-write of protocol flit fields</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">65</td><td class="confluenceTd"><p>Clarification: Restructured and reformatted Broadcast signals</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">66</td><td class="confluenceTd"><p>Clarification: UniqueDirtyPartial cache line can have none, some, or all bytes valid</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">67</td><td class="confluenceTd"><p>Correction: Request Order permitted in WriteNoSnpZero from HN-I to SN-I</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">68</td><td class="confluenceTd"><p>Correction: Order field value 0b00 and 0b01 permitted in ReadNoSnp</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">69</td><td class="confluenceTd"><p>Correction: Security field 0b10 in PCI DVM operation expanded to include both Secure and Non-secure</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">70</td><td class="confluenceTd"><p>Correction: Legal RespErr field tables corrected</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">71</td><td class="confluenceTd"><p>Correction: Transaction error cannot be indicated in DBIDResp response</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">72</td><td class="confluenceTd"><p>Correction: Requirements for DoNotGoToSD in SnpQuery updated</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">73</td><td class="confluenceTd"><p>Correction: Link deactivation and sending of protocol flits updated. Race conditions section deleted</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>double check if the scoreboard has to be updated</p></td></tr><tr><td class="numberingColumn confluenceTd">74</td><td class="confluenceTd"><p>Correction: TagGroupID field is applicable in WriteNoSnpPtl, WriteNoSnpFull, WriteUniquePtlStash, WriteUniqueFullStash, WriteUniquePtl, and WriteUniqueFull</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">75</td><td class="confluenceTd"><p>Correction: PGroupID field applicable in WriteNoSnpPtl, WriteNoSnpFull, WriteUniquePtl, WriteUniqueFull, WriteCleanFull, and WriteBackFull</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>Need to check pgroupid for persist response?</p><p>add functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">76</td><td class="confluenceTd"><p>Correction: Deep field in all CleanSharedPersist* and Write*CleanShPerSep requests applicable</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">77</td><td class="confluenceTd"><p>Correction: SLCRepHint not applicable for Atomic transactions</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">78</td><td class="confluenceTd"><p>Clarification: Cancellation of CopyBack requests following overlapping snoop</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">79</td><td class="confluenceTd"><p>Clarification: DVM payload encoding for Instruction cache invalidations</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>connectivity only</p></td></tr><tr><td class="numberingColumn confluenceTd">80</td><td class="confluenceTd"><p>Clarification: Typographical error in example WriteUniqueStash with Data Pull transaction flow</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">81</td><td class="confluenceTd"><p>Clarification: Requirements for ReadOnceMakeInvalid when invalidating a Dirty copy</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>We should make sure we are in sync with the spec</p></td></tr><tr><td class="numberingColumn confluenceTd">82</td><td class="confluenceTd"><p>Clarification: Requirements for Completer read response when MTE is not supported</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">83</td><td class="confluenceTd"><p>Clarification: Data_Check and Check_Type property descriptions</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">84</td><td class="confluenceTd"><p>Clarification: Typographical error in Request Node to Home node request attribute values table</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">85</td><td class="confluenceTd"><p>Clarification: DBID value in Comp and DBIDResp messages that originate from different sources in DWT flow have no relationship</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">86</td><td class="confluenceTd"><p>Clarification: Field consistency requirements for data messages split into multiple packets</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">87</td><td class="confluenceTd"><p>Defect: ReadReceipt not optional in certain transaction flows</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p>functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">88</td><td class="confluenceTd"><p>New Command: ReadNoSnpSep</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">89</td><td class="confluenceTd"><p>New Command: ReadNoSnpSep</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">90</td><td class="confluenceTd"><p>New Command: CleanSharedPersistSep</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">91</td><td class="confluenceTd"><p>New Command: MakeReadUnique (Not Excl)</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">92</td><td class="confluenceTd"><p>New Command: MakeReadUnique (Excl)</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">93</td><td class="confluenceTd"><p>New Command: WriteEvictOrEvict</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">94</td><td class="confluenceTd"><p>New Command: WriteUniqueZero</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">95</td><td class="confluenceTd"><p>New Command: WriteNoSnpZero</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">96</td><td class="confluenceTd"><p>New Command: StashOnceSepShared</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">97</td><td class="confluenceTd"><p>New Command: StashOnceSepUnique</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">98</td><td class="confluenceTd"><p>New Command: ReadPreferUnique</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">99</td><td class="confluenceTd"><p>New Command: WriteNoSnpFullCleanSh</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">100</td><td class="confluenceTd"><p>New Command: WriteNoSnpFullCelanInv</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">101</td><td class="confluenceTd"><p>New Command: WriteNoSnpFullCleanShPerSep</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">102</td><td class="confluenceTd"><p>New Command: WriteUniqueFullCleanSh</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">103</td><td class="confluenceTd"><p>New Command: WriteUniqueFullCleanShPerSep</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">104</td><td class="confluenceTd"><p>New Command: WriteBackFullCleanSh</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">105</td><td class="confluenceTd"><p>New Command: WriteBackFullCelanInv</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">106</td><td class="confluenceTd"><p>New Command: WriteBackFullCleanShPerSep</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">107</td><td class="confluenceTd"><p>New Command: WriteCleanFullCleanSh</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">108</td><td class="confluenceTd"><p>New Command: WriteCleanFullCleanShPreSep</p></td><td data-highlight-colour="#e3fcef" class="confluenceTd"><p style="text-align: center;">YES</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">109</td><td class="confluenceTd"><p>New Command: WriteNoSnpPtlCleanSh</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">110</td><td class="confluenceTd"><p>New Command: WriteNoSnpPtlCleanInv</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">111</td><td class="confluenceTd"><p>New Command: WriteNoSnpPtlCleanShPerSep</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">112</td><td class="confluenceTd"><p>New Command: WriteUniquePtlCleanSh</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">113</td><td class="confluenceTd"><p>New Command: WriteUniquePtlCleanShPerSep</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p style="text-align: center;">NO</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI-E Feature List</a><br /><a class="external-link" href="https://arteris.sharepoint.com/:b:/s/Architecture/EZaQ-BkbCjRNhvv8l2H3O0kB8uQoxXLEBxq-dPuLGyBNaA?e=2n6jOC" rel="nofollow">NCORE 3.6 Supplemental Spec</a></p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="Ncore3.6CHI-AIUTestplan:-4.2Stimulus">4.2 Stimulus</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="02a583f9-e9c9-42c2-a16a-481e5831d963" class="confluenceTable"><colgroup><col /><col style="width: 142.0px;" /><col style="width: 141.0px;" /><col style="width: 156.0px;" /><col style="width: 178.0px;" /><col style="width: 76.0px;" /><col style="width: 48.0px;" /><col style="width: 67.0px;" /><col style="width: 48.0px;" /><col style="width: 137.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Name of Field</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description/Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>Combined CompAck with WriteData.</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Randomly issue NCBWrDataCompAck command for the following transactions : WriteNoSnpPtl, WriteNoSnpFull,  WriteUniquePtl,&nbsp;WriteUniqueFull, WriteUniquePtlStash, WriteUniqueFullStash</p></td><td class="confluenceTd"><p>Section 10.15</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.NCBWrDataCompAck</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/svt_amba_seq_item_lib.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Interface Parity</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Calculate the total number of bits set in the flits and send set the check signals associated with reach channel, such that the total number of 1&rsquo;s set between the flit and it&rsquo;s associated check signal is &ldquo;ODD&ldquo;</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.InterfaceParity</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_ip_error_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>Interface Parity</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Drive parity bit for all the signals specified in Table 9-17 in CHI Spec</p></td><td class="confluenceTd"><p>Table 9-17</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.InterfaceParity_all_signals</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_ip_error_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Interface Parity (Error)</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Calculate the total number of bits set in the flits and send set the check signals associated with reach channel, such that the total number of 1&rsquo;s set between the flit and it&rsquo;s associated check signal is &ldquo;Even&ldquo;</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.InterfaceParity_eror</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_ip_error_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>OWO</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Include Synopsys Sequence which sends Streaming writes</p></td><td class="confluenceTd"><p>Page 2-129</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.OWO</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="mwlclv1hch">Need to make a note in the release notes that we dont support optimized OWO?</span></p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>OWO</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Include Synopsys Sequence which responds to Ordered writes with NCBUWrDataCompAck</p></td><td class="confluenceTd"><p>Page 2-129</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.OWO_NCBUWrDataCompAck</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>Concerning change in WriteNoSnpFull behavior</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Make sure we send a WriteNoSnpFull and WriteNoSnpPartial commands with the expComAck fields set to both 0 and 1</p></td><td class="confluenceTd"><p>Page 2-129</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WrNoSnpFull_expCompAck</p><p>#Stimulus.CHI.v3.6.WrNoSnpPtl_expCompAck</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="mc0r93yxbc">Changelist mentions only WriteNoSnpFull. Applies to WriteNoSnpPartial also changed?</span></p><p><span data-colorid="an2owtls7t">How does Ncore use the compAck packet that comes into CHI?</span></p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>increased TxnID width</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Make sure we are integrating CHI-E version of Synopsys VIP for all required sequences </p></td><td class="confluenceTd"><p>Table 13-6</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.TXN_WIDTH</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>removal of the DoNotDataPull attribute on snoops</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Issue the following commands without the DoNotDataPull field:</p><p>SnpMakeInvalidStash, SnpStashUnique, SnpStashShared, SnpUniqueStash</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.No_datapull_attribute</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="jhvib2ngfs">How do you make a OTT stashing entry is not available?</span></p><p>Add this to stimulus information</p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>Completer read response when MTE is not supported</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Send read/write requests with TagOp field set to &ldquo;Invalid&ldquo;</p></td><td class="confluenceTd"><p>Section 2.1.3 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.TagOp</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="l1xeqx5n84">Need to confirm if &ldquo;Invalid&ldquo; is the right value to drive since this is not used</span></p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>CleanSharedPersistSep</p></td><td data-highlight-colour="#ffffff" class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.CleanSharedPersistSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>MakeReadUnique (Not Excl)</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p> page 4-179 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.MakeReadUnique </p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>MakeReadUnique (Excl)</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>page 4-179 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.MakeReadUnique </p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>WriteUniqueZero</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteUniqueZero</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>WriteNoSnpZero</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteNoSnpZero</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.ReadPreferUnique</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>WriteNoSnpFullCleanSh</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteNoSnpFullCleanSh</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>WriteNoSnpFullCleanInv</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteNoSnpFullCleanInv</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv:</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>WriteNoSnpFullCleanShPerSep</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteNoSnpFullCleanShPerSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>WriteBackFullCleanSh</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteBackFullCleanSh</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>WriteBackFullCleanInv</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteBackFullCleanInv</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>WriteBackFullCleanShPerSep</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteBackFullCleanShPerSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p>WriteCleanFullCleanShPreSep</p></td><td class="confluenceTd"><p>Integrate Synopsys sequence which sends this command</p></td><td class="confluenceTd"><p>Table 7 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteCleanFullCleanShPreSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p><strong>ERRORS:</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">26</td><td class="confluenceTd"><p>CleanSharedPersistSep</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.CleanSharedPersistSep.Error</p></td><td class="confluenceTd"><p>dv/common/lib_tb/system_bfm_seq.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Make sure we have functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">27</td><td class="confluenceTd"><p>MakeReadUnique (Not Excl)</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.MakeReadUnique .Error</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">28</td><td class="confluenceTd"><p>WriteUniqueZero</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteUniqueZero .Error</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_owo_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">29</td><td class="confluenceTd"><p>WriteNoSnpZero</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.WriteNoSnpZero.Error</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_owo_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">30</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.ReadPreferUnique.Error</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">31</td><td class="confluenceTd"><p>MakeReadUnique (Excl), WriteNoSnpFullCleanSh, WriteNoSnpFullCleanInv, WriteNoSnpFullCleanShPerSep, WriteBackFullCleanSh, WriteBackFullCleanInv, WriteBackFullCleanShPerSep, WriteCleanFullCleanSh, WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>Introduce all types of errors mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a> in the first part of command execution</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.NewCommands.Error_first_cmd</p></td><td class="confluenceTd"><p>dv/common/lib_tb/system_bfm_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>TODO: list all the errors and elaborate</p></td></tr><tr><td class="numberingColumn confluenceTd">32</td><td class="confluenceTd"><p>MakeReadUnique (Excl), WriteNoSnpFullCleanSh, WriteNoSnpFullCleanInv, WriteNoSnpFullCleanShPerSep, WriteBackFullCleanSh, WriteBackFullCleanInv, WriteBackFullCleanShPerSep, WriteCleanFullCleanSh, WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>Introduce all types of errors mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a> in the second part of command execution</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.NewCommands.Error_second_cmd</p></td><td class="confluenceTd"><p>dv/common/lib_tb/system_bfm_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="Ncore3.6CHI-AIUTestplan:-4.3FunctionalChecks">4.3 Functional Checks</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="1bd55b8d-8168-439e-95fb-bb652c32817a" class="confluenceTable"><colgroup><col /><col style="width: 213.0px;" /><col style="width: 339.0px;" /><col style="width: 204.0px;" /><col style="width: 293.0px;" /><col style="width: 255.0px;" /><col style="width: 84.0px;" /><col style="width: 116.0px;" /><col style="width: 83.0px;" /><col style="width: 171.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>Combined CompAck with WriteData.</p></td><td class="confluenceTd"><p>Check that we are able to complete the following transactions by combining CompAck and WriteData : </p><p>WriteNoSnpPtl, WriteNoSnpFull,  WriteUniquePtl,&nbsp;WriteUniqueFull, WriteUniquePtlStash, WriteUniqueFullStash</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a><br /><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.NCBWrDataCompAck</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>WriteUniquePtlStash, WriteUniqueFullStash - <span data-colorid="cwwg64rhza">not supported confirm</span></p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Combined CompAck with WriteData (Errors)</p></td><td class="confluenceTd"><p>Check all the commands below work as expected in errors scenarios as described in <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170801/Ncore+3.4+CHI-AIU+Testplan" rel="nofollow">CHI AIU v3.4 TestPlan</a></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a><br /><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.NCBWrDataCompAck</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>Interface Parity</p></td><td class="confluenceTd"><p>Check that when we drive the right parity on all the check signals, all the commands work as expected</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error</p></td><td class="confluenceTd"><p>dv/common/lib_tb/chi_if.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Need to add a config with sideband signal input and output.</p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Interface Parity (Error)</p></td><td class="confluenceTd"><p>Check that when we drive parity error on the check signal, interface_fault to fault_checker is asserted</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error</p></td><td class="confluenceTd"><p>dv/common/lib_tb/chi_if.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>Interface Parity (Error)</p></td><td class="confluenceTd"><p>Check that when we drive parity error on the check signal, the command is not executed</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error.Command_drop</p></td><td class="confluenceTd"><p>dv/common/lib_tb/chi_if.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>simulation is stopped as soon as we see a fault error</p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Completer Busy indication</p></td><td class="confluenceTd"><p>Check that on the data bus, we also drive a value of &ldquo;3&rsquo;b101&ldquo; on the CBusy field</p></td><td class="confluenceTd"><p>Section 2.2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.CBusy</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>OWO</p></td><td class="confluenceTd"><p>Check that when multiple writes are issued with order=2&rsquo;b10 and expCompAck = 1, the CmdReqs are issued in order of the writes</p></td><td class="confluenceTd"><p>Section 2.2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.OWO</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>OWO</p></td><td class="confluenceTd"><p>Check that when multiple write are issued in OWO mode, the CmdReqs are issued in order of the writes even when other writes (with different order) are inserted in between</p></td><td class="confluenceTd"><p>Section 2.2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.OWO_with_other_writes</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>OWO</p></td><td class="confluenceTd"><p>Check that when multiple writes are issued in OWO mode and one of them hits a correctible error, the other writes are still processed in order</p></td><td class="confluenceTd"><p>Section 2.2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.OWO_with_error</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>RXSACTIVE to directly generate the TXSACTIVE signal</p></td><td class="confluenceTd"><p>Check that SACTIVE signal is driven high when OTT/STT is busy</p></td><td class="confluenceTd"><p>Table 2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.SACTIVE.OTT_STT_BUSY</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="k7y4dys1r2">Need to confirm how OTT/STT is busy</span></p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>Concerning change in WriteNoSnpFull behavior</p></td><td class="confluenceTd"><p>Make sure that CHI is able to process the CompAck issued by the agent after setting expCompAck = 1 for both WriteNoSnpFull and WriteNoSnpPartial commands</p></td><td class="confluenceTd"><p>Page 2-55 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WrNoSnp.expCompAck</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>Concerning removal of the DoNotDataPull attribute on snoops</p></td><td class="confluenceTd"><p>Check that when stashing entry is not available, the following commands are translated as shown:</p><p> SnpMakeInvalidStash =&gt; SnpMakeInvalid</p><p> SnpStashUnique =&gt; SnpUnique</p><p> SnpStashShared =&gt; SnpShared</p><p> SnpUniqueStash =&gt; SnpUnique</p></td><td class="confluenceTd"><p>Section 13.2 in</p><p>Table 2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DoNotDataPull</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>revisit this check - follow up</p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>PGroupID field applicable in WriteNoSnpPtl, WriteNoSnpFull, WriteUniquePtl, WriteUniqueFull, WriteCleanFull, and WriteBackFull</p></td><td class="confluenceTd"><p>Check that the value in the PGroupID field of the response is same as the PGroupID driven from the original request</p></td><td class="confluenceTd"><p>Section 2.3</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.PGroupID</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>Completer read response when MTE is not supported</p></td><td class="confluenceTd"><p>Make sure that the TagOp field in the response is always &ldquo;Invalid&ldquo;</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.TagOp</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Need to check if CHI drives &ldquo;Invalid&ldquo; or it just copies the value from SMI packets</p></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>CleanSharedPersistSep</p></td><td class="confluenceTd"><p>Make sure we are able to complete the protocol handshake by issuing the CleanSharedPersistSep command</p></td><td class="confluenceTd"><p>Page 4-2-2 in</p><p>and Figure 2-9</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.ClnShrdPersist</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Need to cross this transaction with CleanInvalid, MakeInvalid, CleanShared, CleanSharedPersist</p><p>TODO: check all field values</p></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>MakeReadUnique</p></td><td class="confluenceTd"><p>Make sure we are able to get a unique cacheline using the MkRdUnq command (not excl)</p></td><td class="confluenceTd"><p>page 4-179 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.MkRdUnq</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>TODO: check all field values</p></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>MakeReadUnique</p></td><td class="confluenceTd"><p>Make sure we are able to get a unique cacheline using the MkRdUnq command (excl)</p></td><td class="confluenceTd"><p>page 4-179 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.MkRdUnq_excl</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>TODO: check all field values including exclusive field</p></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>MakeReadUnique (excl)</p></td><td class="confluenceTd"><p>Make sure that when an exclusive MkRdUnq command passes, the Rresp is not EXOK</p></td><td class="confluenceTd"><p>Table 6.2 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.RdPrfrUnq_pass_resp</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Check the returned state to confirm pass or fail</p></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>MakeReadUnique</p></td><td class="confluenceTd"><p>Make sure that when an exclusive MkRdUnq command fails, the Rresp is OKAY (does not indicate an error)</p></td><td class="confluenceTd"><p>Table 6.2 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.RdPrfrUnq_fail_resp</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>WriteUniqueZero</p></td><td class="confluenceTd"><p>Check that we have data is zero in the dtwReq packet with byte enables set to '1' without sending data flit with this command type</p></td><td class="confluenceTd"><p>Table 4.2.3 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WrUnqZero</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>This is full cacheline</p></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>WriteNoSnpZero</p></td><td class="confluenceTd"><p>Check that we have data is zero in the dtwReq packet with byte enables set to '1' without sending data flit with this command type</p></td><td class="confluenceTd"><p>Table 4.2.3 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WrNoSnpZero</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>This is full cacheline</p></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Make sure we are able to get the Data using the RdPrfrUnq command (not excl) + make sure the handshake completes</p></td><td class="confluenceTd"><p>Table 6.3 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.RdPrfrUnq</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>ReadPreferUnique (excl)</p></td><td class="confluenceTd"><p>Make sure we are able to fetch data with an exclusive RdPrfrUnq command (excl) + make sure the handshake completes</p></td><td class="confluenceTd"><p>Table 6.3 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.RdPrfrUnq_excl</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Make sure that when an exclusive RdPrfrUnq command passes, the Rresp is not EXOK</p></td><td class="confluenceTd"><p>Table 9.2 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.RdPrfrUnq_pass_resp</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Check the returned state to confirm pass or fail</p></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Make sure that when an exclusive RdPrfrUnq command fails, the Rresp is OKAY (does not indicate an error)</p></td><td class="confluenceTd"><p>Table 9.2 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.RdPrfrUnq_fail_resp</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">26</td><td class="confluenceTd"><p>WriteNoSnpFullCleanSh</p></td><td class="confluenceTd"><p>Check that the WriteNoSnpFullCleanSh command sends out two commands in order : CmdWrNCFull + CmdClnVld on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteNoSnpFullCleanSh</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">27</td><td class="confluenceTd"><p>WriteNoSnpFullCleanInv</p></td><td class="confluenceTd"><p>Check that the WriteNoSnpFullCleanInv command sends out two commands in order : CmdWrNCFull + CmdClnInv on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteNoSnpFullCleanInv</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">28</td><td class="confluenceTd"><p>WriteNoSnpFullCleanShPerSep</p></td><td class="confluenceTd"><p>Check that the WriteNoSnpFullCleanShPerSep command sends out two commands in order : CmdWrNCFull + CmdClnShPsist on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteNoSnpFullCleanShPerSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">29</td><td class="confluenceTd"><p>WriteBackFullCleanSh</p></td><td class="confluenceTd"><p>Check that the WriteBackFullCleanSh command sends out two commands in order: CmdWrBkFull + CmdClnVld on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteBackFullCleanSh</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">30</td><td class="confluenceTd"><p>WriteBackFullCleanInv</p></td><td class="confluenceTd"><p>Check that the WriteBackFullCleanInv command sends out two commands in order: CmdWrBkFull + CmdClnInv on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteBackFullCleanInv</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">31</td><td class="confluenceTd"><p>WriteBackFullCleanShPerSep</p></td><td class="confluenceTd"><p>Check that the WriteBackFullCleanShPerSep command sends out two commands in order: CmdWrBkFull + CmdClnShPsist on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteBackFullCleanShPerSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">32</td><td class="confluenceTd"><p>WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>Check that the WriteCleanFullCleanSh command sends out two commands in order: CmdWrClnFull + CmdClnVld on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">33</td><td class="confluenceTd"><p>WriteCleanFullCleanShPreSep</p></td><td class="confluenceTd"><p>Check that the WriteCleanFullCleanShPreSep command sends out two commands in order: CmdWrClnFull + CmdClnShPsist on the SMI</p></td><td class="confluenceTd"><p>Table 2.1.1</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteCleanFullCleanShPreSep</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">34</td><td class="confluenceTd"><p><strong>ERRORS:</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">35</td><td class="confluenceTd"><p>CleanSharedPersistSep</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.CleanSharedPersistSep_Err</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">36</td><td class="confluenceTd"><p>MakeReadUnique (Not Excl)</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.MakeReadUnique_Err_not_excl</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_mkrdunq_error_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">37</td><td class="confluenceTd"><p>WriteUniqueZero</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteUniqueZero_Err</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">38</td><td class="confluenceTd"><p>WriteNoSnpZero</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.WriteNoSnpZero_Err</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">39</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Everything remains the same as mentioned in <a class="external-link" href="http://arterisip.atlassian.net/wiki/spaces/OP/pages/16777764/CHI+AIU+v3.0+TestPlan" rel="nofollow">CHI AIU v3.0 TestPlan</a></p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.ReadPreferUnique_Err</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_random_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">40</td><td class="confluenceTd"><p>MakeReadUnique (Excl)</p></td><td class="confluenceTd"><p>Check that when the cmdClnUnq (first part of mkRdUnq) fails, CmdRdNotShrdDty is issued with a CompData in SC state </p></td><td class="confluenceTd"><p>Section 12.5.17</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.MakeReadUnique.Err_first_part</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_mkrdunq_error_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">41</td><td class="confluenceTd"><p>MakeReadUnique (Excl)</p></td><td class="confluenceTd"><p>Check that when the cmdClnUnq (first part of mkRdUnq) passes, CmdRdNotShrdDty is not issued and Comp_UC response is returned</p></td><td class="confluenceTd"><p>Section 12.5.17</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.MakeReadUnique.Err_second_part</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_mkrdunq_error_test.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">42</td><td class="confluenceTd"><p>WriteNoSnpFullCleanSh, WriteNoSnpFullCleanInv, ,WriteBackFullCleanSh, WriteBackFullCleanInv, ,WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>Check that when the first command of these commands fails, comp and compCMO have the same response error</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.new_command.Err_first_part</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">43</td><td class="confluenceTd"><p>WriteNoSnpFullCleanShPerSep, WriteBackFullCleanShPerSep,WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>Check that when the first command of these commands fails, comp and compPersist have the same response error</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.new_command.Err_first_part_persist</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">44</td><td class="confluenceTd"><p>WriteNoSnpFullCleanSh, WriteNoSnpFullCleanInv, WriteNoSnpFullCleanShPerSep, WriteBackFullCleanSh, WriteBackFullCleanInv, WriteBackFullCleanShPerSep, WriteCleanFullCleanSh, WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>Check that when the first command of these commands fails, the second command is not executed</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.new_command.Err_first_part</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">45</td><td class="confluenceTd"><p>WriteNoSnpFullCleanSh, WriteNoSnpFullCleanInv, ,WriteBackFullCleanSh, WriteBackFullCleanInv, ,WriteCleanFullCleanSh, </p></td><td class="confluenceTd"><p>Check that when the second command of these commands fail, comp shows success, compCMO show error response</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.NewCommands.Error_second_cmd</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">46</td><td class="confluenceTd"><p>WriteNoSnpFullCleanShPerSep, WriteBackFullCleanShPerSep, WriteCleanFullCleanShPerSep </p></td><td class="confluenceTd"><p>Check that when the second command of these commands fail, comp shows success, compPersist show error response</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.NewCommands.Error_second_cmd</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.6CHI-AIUTestplan:-4.4FunctionalCoverage">4.4 Functional Coverage</h2><p>TODO: Include synopsys functional coverage model</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="6437492c-cb7e-45c9-b4cc-404744ab8f33" class="confluenceTable"><colgroup><col /><col style="width: 130.0px;" /><col style="width: 163.0px;" /><col style="width: 153.0px;" /><col style="width: 148.0px;" /><col style="width: 141.0px;" /><col style="width: 51.0px;" /><col style="width: 72.0px;" /><col style="width: 58.0px;" /><col style="width: 161.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>Combined CompAck with WriteData.</p></td><td class="confluenceTd"><p>Cover Data_opcode = {0xC} X {WriteNoSnpPtl, WriteNoSnpFull, WriteUniquePtl, WriteUniqueFull}</p></td><td class="confluenceTd"><p>Table 4-29</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.NCBWrDataCompAck</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="m3sw1x86mp">TODO:</span> Check if all commands are possible - referring to flow diagram</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Interface Parity</p></td><td class="confluenceTd"><p>Correct Parity bits driven on all signals in every flit</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Need to add a config with sideband signal input and output.</p></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>Interface Parity (Error)</p></td><td class="confluenceTd"><p>Wrong Parity bits driven on all signals in every flit</p></td><td class="confluenceTd"><p>Appendix 24</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.InterfaceParity.Error</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>Completer Busy indication</p></td><td class="confluenceTd"><p>Cover that the {CBusy field of data bus = 3&rsquo;b101 X flits which has this}</p><p>note: also add illegal bins for other values</p></td><td class="confluenceTd"><p>Section 2.2</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.CBusy</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>Concerning SACTIVE synchronization to CLK</p></td><td class="confluenceTd"><p>SACTIVE = {1} X (ott_busy, stt_busy) = {(0,1) + (1,0) + (1,1)}</p><p>SACTIVE = {0} X (ott_busy, stt_busy) = {0,0}</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.SACTIVE</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><span data-colorid="hqre1euv5z">Need to find reference</span></p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Ordered Write Observation flow enhancements</p></td><td class="confluenceTd"><p>Write X order = 2&rsquo;b10 X exCompAck = {1} X {valid commands} </p></td><td class="confluenceTd"><p>Streaming Ordered write transaction in page 2-129</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.OWO</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>increased TxnID width</p></td><td class="confluenceTd"><p>TXNID = {2^12-1 : 0} = 10 bins</p><p>walking 1&rsquo;s + all 1&rsquo;s = 13 bins</p></td><td class="confluenceTd"><p>Section 13.9.1 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.TXNID</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>change in WriteNoSnpFull behavior</p></td><td class="confluenceTd"><p>WriteNoSnpFull x expCompAck = {0,1}</p></td><td class="confluenceTd"><p>Section 2-53 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.expCompAck_wrNoSnpFull</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>change in WriteNoSnpPtl behavior</p></td><td class="confluenceTd"><p>WriteNoSnpPtl x expCompAck = {0,1}</p></td><td class="confluenceTd"><p>Section 2-53 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.expCompAck_wrNoSnpPtl</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>Regarding the SnpAttr and Cacheable field value in a standalone CMO transaction</p></td><td class="confluenceTd"><p>Make sure we cover all attributes for the commands as mentioned in Table A-3 in the CHI-E spec</p></td><td class="confluenceTd"><p>Table A-3</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>These coverage items were checked in Synopsys CHI VIP functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>Regarding the attributes of Exclusive accesses</p></td><td class="confluenceTd"><p>Make sure we cover all attributes for the commands as mentioned in Table A-3 in the CHI-E spec</p></td><td class="confluenceTd"><p>Table A-3</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>These coverage items were checked in Synopsys CHI VIP functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>Order field value 0b00 and 0b01 permitted in ReadNoSnp</p></td><td class="confluenceTd"><p>ReadNoSnp x {order = {2&rsquo;b00, 2&rsquo;b10, 2&rsquo;b11 }}</p></td><td class="confluenceTd"><p>Table 2-6</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>These coverage items were checked in Synopsys CHI VIP functional coverage</p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>Completer read response when MTE is not supported</p></td><td class="confluenceTd"><p>TagOp = {Invalid} X {flits}</p></td><td class="confluenceTd"><p>Table 8</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p><p>Table 13-31 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.TagOp</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>MakeReadUnique</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = 0x01 + opcode[6] = 1</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.MkRdUnq</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>MakeReadUnique</p></td><td class="confluenceTd"><p>Cover MkRdUnq x exclusive= {0, 1}</p></td><td class="confluenceTd"><p>Section 6.3 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.MkRdUnq_excl</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>WriteUniqueZero</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = {0x03} + opcode[6] = {1}</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.WrUnqZero</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>WriteNoSnpZero</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = {0x04} + opcode[6] = {1}</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.WrNoSnpZero</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Cover RdPrfrUnq x exclusive= {0, 1}</p></td><td class="confluenceTd"><p>Section 6.3 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.RdPrfrUnq_excl</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>ReadPreferUnique</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = 0x0C + opcore[6] = 1 </p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.RdPrfrUnq</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>WriteBackFullCleanInv</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = 0x19 + opcore[6] = 1</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.WrBkFullClnInv</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>WriteBackFullCleanShPerSep</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = 0x1A + opcore[6] = 1</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.WriteBackFullCleanShPerSep</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = 0x1C + opcore[6] = 1</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.WriteCleanFullCleanSh</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>Cover opcode[5:0] = 0x1E + opcore[6] = 1</p></td><td class="confluenceTd"><p>Table 13.12 in</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p><strong>ERRORS:</strong></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p>WriteNoSnpFullCleanSh, WriteNoSnpFullCleanInv, WriteNoSnpFullCleanShPerSep, WriteBackFullCleanSh, WriteBackFullCleanInv, WriteBackFullCleanShPerSep, WriteCleanFullCleanSh, WriteCleanFullCleanShPerSep</p></td><td class="confluenceTd"><p>Cover {compCMO/compPersist, comp} X {all commands} X respErr</p></td><td class="confluenceTd"><p>Section 2.6 </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59605622/Arch+Ncore+3.6+Docs#Supplemental-Architecture-Document" rel="nofollow">NCORE 3.6 Supplemental Arch Spec</a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.commands_with_errors</p></td><td class="confluenceTd"><p>dv/common/synopsys/chi_aiu/cust_svt_amba_system_configuration.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>TODO: All previous errors functional coverage is still applicable</p></td></tr></tbody></table></div><h1 id="Ncore3.6CHI-AIUTestplan:-5DVMOperations">5 DVM Operations</h1><p /><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="8b63c096-cddf-46f1-8bfe-68b33292ee28" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>Configuration</p></td><td class="confluenceTd"><p>DVM version</p></td><td class="confluenceTd"><p>DVM master</p></td><td class="confluenceTd"><p>DVM snoopee</p></td><td class="confluenceTd"><p>Remarks</p></td></tr><tr><td class="confluenceTd"><p>CHI.B</p></td><td class="confluenceTd"><p>v8, v8.1</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>yes</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>CHI.E</p></td><td class="confluenceTd"><p>v8, v8.1, v8.4</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>yes</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.6CHI-AIUTestplan:-5.1asRequester">5.1 as Requester </h2><h3 id="Ncore3.6CHI-AIUTestplan:-5.1.1Stimulus">5.1.1 Stimulus</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="0768825c-aaeb-4033-9ab4-d04326674314" class="confluenceTable"><colgroup><col /><col style="width: 121.0px;" /><col style="width: 120.0px;" /><col style="width: 157.0px;" /><col style="width: 85.0px;" /><col style="width: 102.0px;" /><col style="width: 102.0px;" /><col style="width: 102.0px;" /><col style="width: 140.0px;" /><col style="width: 102.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Name of Field</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description / Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td colspan="2" class="confluenceTd"><p /><p style="text-align: center;"><strong>First part of DVM command on CHI REQ channel</strong></p><p /></td><td class="confluenceTd"><p /></td><td colspan="4" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p><strong>CHI request fields : </strong></p><p><br />ReturnNID<br />StashNID<br />StashNIDValid<br />Endian <br />ReturnTxnID<br />StashLPIDValid<br />StashLPID<br />NS<br />LikelyShared<br />Order<br />MemAttr[3:0]<br />Excl<br />SnoopMe <br />ExpCompAck <br /><br /> </p><p><em><strong>For CHI-E additional fields:</strong></em></p><p><strong>CHI request fields : </strong><br />SLCRepHint <br />Deep<br />TagOp <br />MPAM ( not used in 3.6)</p><p /></td><td class="confluenceTd"><p>These fields must be all zeros</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.DVM_req_p1</p><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p><strong>CHI request field : </strong></p><p><br />AllowRetry<br />LPID<br />RSVDC<br />TraceTag <br /><br /></p></td><td class="confluenceTd"><p>can take any value </p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>but RetryAck response flow not supported by DVE</p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p><strong>CHI request field : </strong><br />PCrdType </p></td><td class="confluenceTd"><p>&mdash; If the AllowRetry field is asserted, the PCrdType field must be set to 0b0000.<br />&mdash; If the AllowRetry field is deasserted, the PCrdType field must be set to the value that was returned in<br />the RetryAck response from the Completer when the transaction was first attempted</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Will always be 0</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p><strong>CHI request field : </strong><br />QoS</p></td><td class="confluenceTd"><p>Even CHI spec says that this field can take any value,<br /><br />CHI uarch spec specifies that it must be 0 (<strong> at</strong><br /><strong>smi_msg_pri / cmd_req</strong>)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>12.2 QoS</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Extract&nbsp;<br /><br /><em>&ldquo;For a DVM request, the arbitration priority is loaded with the highest priority (priority level=0)&rdquo;</em><br /><br />To be checked with Config with FnQoSEnable</p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p><strong>CHI request field : </strong><br />SrcID</p></td><td class="confluenceTd"><p><strong>To be check </strong>that has been remapped to<br />AIU initiator source id<br />(<strong>smi_msg_srcid / cmd_req)</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p><strong>CHI request field :</strong> <br />TgtID</p></td><td class="confluenceTd"><p><strong>To be check </strong>that has been remapped to<br />DVE target id<br />(<strong>smi_msg_tgtid / cmd_req)</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><em>&ldquo;Expected to be node ID of Miscellaneous Node. Can be remapped to correct TgtID by the interconnect&rdquo;</em></p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p><strong>CHI request field :</strong> <br />TxnID</p></td><td class="confluenceTd"><p>Must follow the same rules as any other transaction. ( unique)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p><strong>CHI request field: </strong><br />opcode</p></td><td class="confluenceTd"><p>must be DVMOp =<br />opcode [5:0] = 0x14<br /><strong>For CHI-E : </strong><br />opcode[6] = 0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16156297/amba_5_chi_architecture_specification_IHI0050B.pdf?version=1&amp;modificationDate=1571334131279&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>CHI-B Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p><strong>CHI request field :</strong> <br />Size</p></td><td class="confluenceTd"><p>must be 8-byte</p><p>Value size[2:0] = 'b011</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p><strong>CHI request field : </strong><br />snpattr</p></td><td class="confluenceTd"><p><strong>Under DVM v8.4  : </strong><br />must be zero</p><p><br /><strong>For  DVM v8.4  : </strong><br />can take any value</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>&ldquo;<em>The SnpAttr bit in a DVM request is used to differentiate between Inner and Outer domain. </em><br /><em>0 Inner domain</em><br /><em>1 Outer domain &ldquo;</em></p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td colspan="2" class="confluenceTd"><p style="text-align: center;"><strong>CHI request field : </strong><br />REQ.Addr[x]</p></td><td class="confluenceTd"><p /></td><td colspan="4" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>Addr[2:0]<br />Reserved</p></td><td class="confluenceTd"><p>must be all zeros</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p><p /></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>Addr[3]<br />Part number</p></td><td class="confluenceTd"><p>must be zero</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p>Addr[4]<br />VA Valid</p></td><td class="confluenceTd"><p>indicates that the specified address VA field into DAT.addr payload is valid<br /><br />No restriction</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>Addr[6:5] =<br />Virtual Index (VI) Valid.<br />Used as part of PICI operations<strong> </strong>when DVMOp Type = 3&rsquo;b010</p><p><strong>when other DVMOp</strong></p><p>Addr[5] = <br />VMID Valid  </p><p>Addr[6] =<br />ASID Valid</p></td><td class="confluenceTd"><p><br />0b00 VI not valid.<br />0b11 VI is valid.<br /><strong>'b01 &amp; 'b10 Reserved</strong><br /><strong>(Illegal)</strong><br /></p><p>indicates that the Virtual Machine IDentifier is valid.</p><p>indicates that the Address Space IDentifier  is valid.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p>Addr[8:7] = <br />Security</p></td><td class="confluenceTd"><p>Indicates that the transaction applies to secur/ non-secure address</p><p><strong>For  DVM v8.4  : </strong>No restriction<br /><strong> other : 'b01 Reserved</strong><br /></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p>Addr[10:9] = <br />exception level</p></td><td class="confluenceTd"><p>Reserved Value<br />'b01 EL3 <br /><strong>(Applicable for DVM v8.0 and above )</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Here supported by CHI-B and above</p></td></tr><tr><td class="numberingColumn confluenceTd">19</td><td class="confluenceTd"><p>Addr[13:11] = <br />DVMOp type</p></td><td class="confluenceTd"><p>Indicates the DVM operation type as:<br />0b000 TLB Invalidate (TLBI)<br />0b001 Branch Predictor Invalidate (BPI)<br />0b010 Physical Instruction Cache Invalidate (PICI)<br />0b011 Virtual Instruction Cache Invalidate (VICI)<br />0b100 Synchronization<br /><strong>0b101-0b111 Reserved</strong></p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">20</td><td class="confluenceTd"><p>Addr[21:14] = <br />VMID / <br />VI</p></td><td class="confluenceTd"><p>Virtual Machine ID VMID[7:0] <br />Virtual Index (VI[27:20])<br />No restriction</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">21</td><td class="confluenceTd"><p>Addr[37:22] = <br />ASID /<br />VI</p></td><td class="confluenceTd"><p>Address Space ID <br />Virtual Index (VI[19:12]) <br /><br /><strong>When used as Virtual Index</strong><br /><strong>addr[37:30] can take any value</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">22</td><td class="confluenceTd"><p>Addr[39:38] = <br />Staged Invalidation <br /></p></td><td class="confluenceTd"><p>Indicates Stage 2 or Stage 1 invalidation <br /><strong>Value : 'b11 Reserved</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">23</td><td class="confluenceTd"><p>Addr[40] = <br />Leaf Entry Invalidation <br /></p></td><td class="confluenceTd"><p>indicates that only leaf level translation invalidation is required <br />No restriction<br /></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">24</td><td class="confluenceTd"><p>Addr[41] = <br />Range </p></td><td class="confluenceTd"><p><strong>For DVM v8.4 only</strong><br />Range can take any value.<br /><strong>must be zero for non-TLBI DVM transactions DVMOp Type != 3&rsquo;b000</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">25</td><td class="confluenceTd"><p>Addr[42] = <br />Num[4]</p></td><td class="confluenceTd"><p><strong>For DVM v8.4 only</strong><br />Used as a constant multiplication factor in the range calculation <br /><strong>must be zero for non-TLBI DVM transactions DVMOp Type != 3&rsquo;b000</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">26</td><td colspan="2" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td colspan="4" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">27</td><td class="confluenceTd"><p style="text-align: center;"><strong>DVMSync message operation</strong> <strong>fields</strong><br />Part Num<br />VA Valid<br />VMID Valid<br />ASID Valid<br />Security<br />Exception Level<br />DVMOp type<br />VMID/VMIDExt<br />ASID<br />Staged Invalidation<br />Leaf Entry Invalidation</p></td><td class="confluenceTd"><p><strong>Restrictions:</strong><br /><br />According to part number <br />'b0<br />'b0<br />'b0<br />'b00<br />'b00<br />'b100<br />Don&rsquo;t care<br />Don&rsquo;t care<br />'b00<br />'b00</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.3.4 Synchronization</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p1</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">28</td><td colspan="2" class="confluenceTd"><p style="text-align: center;" /><p style="text-align: center;"><strong>second part of DVM command on CHI Data channel</strong></p><p style="text-align: center;" /></td><td class="confluenceTd"><p /></td><td colspan="4" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">29</td><td class="confluenceTd"><p><strong>CHI data fields : </strong></p><p /><p>HomeNID <br />Resp <br />FwdState <br />DataPull <br />DataSource <br />CCID <br />DataID <br /> </p><p><em><strong>For CHI-E additional fields:</strong></em></p><p><strong>CHI data fields : </strong></p><p>CBusy <br />TagOp <br />Tag <br />TU </p></td><td class="confluenceTd"><p>These fields must be all zeros</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.DVM_req_p2</p><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">30</td><td class="confluenceTd"><p>CHI data field : <br />DBID <br />TraceTag <br />Poison <br /></p><p><em><strong>For CHI-E additional fields:</strong></em></p><p><strong>CHI data fields : </strong><br />RSVDC </p></td><td class="confluenceTd"><p>can take any value,</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">31</td><td class="confluenceTd"><p><strong>CHI data field : </strong><br />QoS</p></td><td class="confluenceTd"><p>Even CHI spec says that this field can take any value,</p><p>CHI uarch spec specifies that it must be 0 (<strong> at</strong><br /><strong>smi_msg_pri / dtw_req</strong>)</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>Section 12.2 QoS</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">32</td><td class="confluenceTd"><p><strong>CHI data field : </strong><br />SrcID</p></td><td class="confluenceTd"><p>Must be ID of the original Requester </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">33</td><td class="confluenceTd"><p><strong>CHI data field : </strong><br />TgtID</p></td><td class="confluenceTd"><p>Must be the same as SrcID returned in the DBIDResp<br />response </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">34</td><td class="confluenceTd"><p><strong>CHI data field : </strong><br />TxnID</p></td><td class="confluenceTd"><p>Must be the same as DBID of the DBIDResp response </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>Section 8.1.4 DVMOp field value restrictions </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">35</td><td class="confluenceTd"><p><strong>CHI data field: </strong><br />opcode</p></td><td class="confluenceTd"><p>must be NonCopyBackWriteData <br />opcode [3:0] = 0x3</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">36</td><td class="confluenceTd"><p><strong>CHI data field: </strong><br />RespErr </p></td><td class="confluenceTd"><p><strong>below DVM v8.4 : </strong><br /><strong>must be zero</strong></p><p><br /><strong>For DVM v8.4 : </strong><br /><strong>Must be 0b00 or 0b10</strong> </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a><br /><a href="https://arterisip.atlassian.net/wiki/download/attachments/16156297/amba_5_chi_architecture_specification_IHI0050B.pdf?version=1&amp;modificationDate=1571334131279&amp;cacheVersion=1&amp;api=v2" rel="nofollow"><u>CHI-B Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">37</td><td class="confluenceTd"><p><strong>CHI data field : </strong><br />BE</p></td><td class="confluenceTd"><p>Only BE[7:0] must be asserted </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">38</td><td class="confluenceTd"><p><strong>CHI data field :</strong> <br />Datacheck</p></td><td class="confluenceTd"><p>Must be the appropriate value for the Data field </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>When Data Check is supported:</p><ul><li><p>The DAT packet carries eight Data Check bits per 64 bits of data.</p></li><li><p>The Data Check bit is a parity bit that generates Odd Byte parity </p></li></ul></td></tr><tr><td class="numberingColumn confluenceTd">39</td><td colspan="2" class="confluenceTd"><p style="text-align: center;"><strong>CHI data field : </strong><br />DAT.data[x]</p></td><td class="confluenceTd"><p /></td><td colspan="4" class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">40</td><td class="confluenceTd"><p><strong>CHI data field : </strong><br />Data</p></td><td class="confluenceTd"><p>Unused bits must be zero for Data[63:0] and<br />Data[n:64] = Can take any value <br /></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.4 DVMOp field value restrictions</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">41</td><td class="confluenceTd"><p>Data[3:0] = <br />Num[3:0]<br /><strong>used for Range functionality</strong></p></td><td class="confluenceTd"><p><strong>DVM v8.4 only</strong><br />Used as a constant multiplication factor in the range calculation <br /><strong>must be zero for non-TLBI DVM transactions DVMOp Type != 3&rsquo;b000</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">42</td><td class="confluenceTd"><p>Data[5:4] = <br />Scale<br /><strong>used for Range functionality</strong></p></td><td class="confluenceTd"><p><strong>DVM v8.4 only</strong><br />Used as a constant in address range exponent calculation<br /><strong>must be zero for non-TLBI DVM transactions DVMOp Type != 3&rsquo;b000</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">43</td><td class="confluenceTd"><p>Data[7:6] = <br />TTL<br /><strong>used for Range functionality</strong></p></td><td class="confluenceTd"><p><strong>DVM v8.4 only</strong><br />Hint of Translation Table Level (TTL) which includes the addresses to be invalidated <br /><strong>must be zero for non-TLBI DVM transactions DVMOp Type != 3&rsquo;b000</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">44</td><td class="confluenceTd"><p>Data[9:8] = <br />TG<br /><strong>used for Range functionality</strong></p></td><td class="confluenceTd"><p><strong>DVM v8.4 only</strong><br />Used as a constant multiplication factor in the range calculation </p><p><br /><strong>'b00 is reserved</strong><br />TG = 4K = 'b01 <br />TG = 16K = 'b10 <br /><strong>VA[13:12] must be set to 0</strong><br />TG = 64K = <strong> </strong>'b11<br /><strong>VA[15:12] must be set to 0</strong></p><p><br /><strong>inapplicable and must be zero for non-TLBI DVM transactions DVMOp Type != 3&rsquo;b000</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">45</td><td class="confluenceTd"><p>Data[50:4] = VA <br />or Data[49:4] = PA<br /><strong>DVM v8.4 only</strong><br /><strong>or Data[40:4] = BaseAddress when range functionality</strong></p></td><td class="confluenceTd"><p>Virtual address<br />Physical Address<br />Base address<br /></p><p> <br />No restriction</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.2.1 DVMOp payload</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM_req_p2</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/seq/chi_subsys_dvmop_seq.sv</p><p>dv/common/lib_tb/chi_seq_item.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="Ncore3.6CHI-AIUTestplan:-5.1.2Functionalchecksandcoverage">5.1.2 Functional checks and coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="44685d4a-8097-44be-8d65-25822971198a" class="confluenceTable"><colgroup><col /><col style="width: 84.0px;" /><col style="width: 223.0px;" /><col style="width: 154.0px;" /><col style="width: 91.0px;" /><col style="width: 130.0px;" /><col style="width: 48.0px;" /><col style="width: 65.0px;" /><col style="width: 48.0px;" /><col style="width: 150.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description </strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>DVM non-sync with DBIDRESP response</p></td><td class="confluenceTd"><p>Check and cover that CHI support Non-Sync DVMop with separate response flow </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 2.3.7 Transaction structure </p><p>Page 2-82</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.non_sync_complete</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230727-213357.png?api=v2" /></span></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>DVM non-sync with COMPDBIDRESP response<br /></p></td><td class="confluenceTd"><p>Check and cover that CHI support Non-Sync DVMop with combined response flow </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 2.3.7 Transaction structure </p><p>Page 2-82</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.non_sync_complete</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p>Not Supported<br /> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12199" data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_204963938_624b3807a629c30068a79f50">
                <a href="https://arterisip.atlassian.net/browse/CONC-12199" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder" />CONC-12199</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 <br /><em>BOON: DVE doesn't support early response.</em></p><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230628-164549.png?api=v2" /></span></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>DVMop reply with RetryAck </p></td><td class="confluenceTd"><p>Check and cover that CHI support RetryAck response flow from DVE</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.3 Flow control <br />Page 8-317</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.non_sync_complete</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p>Not supported by DVE</p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>DVM sync flow</p></td><td class="confluenceTd"><p>Check and cover that CHI support Sync DVMop with separate response flow </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Page 2-82<br />Section 2.3.7 Transaction structure</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.sync_complete</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230727-213357.png?api=v2" /></span></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>Cover all DVM message-types</p></td><td class="confluenceTd"><p>Cover and check that all sub-operations <br />of DVMOp type are seen from CHI RN : <br /><em>TLB Invalidate</em><br /><em>Branch Predictor Invalidate</em><br /><em>Physical Instruction Cache Invalidate</em><br /><em>Virtual Instruction Cache Invalidate </em><br /><em>Sync</em></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.3 DVM operations <br />8-330</p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.DVM.all_msg_type</p><p>#Cover.CHI.v3.6.DVM.all_sub_op_msg_type</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>Cover All DVM message-types transition </p></td><td class="confluenceTd"><p>Check following DVMop execution order:<br />DVM Non-Sync followed by DVM Non-Sync<br />DVM Non-Sync followed by DVM Sync<br />DVM Sync followed by DVM Non-Sync<br />DVM Sync followed by DVM Sync</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.DVM.all_msg_type</p><p>#Cover.CHI.v3.6.DVM.all_sub_op_msg_type</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Checked at CHI SUB-SYSTEM level</p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>DVM command mapping</p></td><td class="confluenceTd"><p>Check DVM Message first part of request mapping from CHI native Interface to CMDreq.<br />CHI REQ.addr to<br />CCMP CmdReq.addr</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>TABLE 16: DVM Command Mapping</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.REQ_cmd_req_part</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="250" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230728-152609.png?api=v2" /></span></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>DVM data mapping</p></td><td class="confluenceTd"><p>Check DVM Message second part of data mapping from CHI native Interface to DTWreq.<br />CHI DAT.data to<br />CCMP DTWReq.data</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>TABLE 17: DVM data Mapping</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.REQ_dtw_req_part</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230728-152629.png?api=v2" /></span><p /></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p>DVM request is priority level=0</p></td><td class="confluenceTd"><p>Check that DVM messages are sent with highest priority <br />qos value is 0</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>12.2 OTT qos</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p>CHI spec has no limitation.<br /><em>None. Can take any value.</em><br />RTL internal related to Arbiter priority<br />Code Checked : <br />&rdquo;entry_req_pri_in&rdquo; wire in &ldquo;ott_entry&rdquo; rtl src file</p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>Check the sent out order of DVM messages to DVE<br /></p></td><td class="confluenceTd"><p>Check that all DVM operations are sent by CAIU with respect to received ordering from Requester Node</p><p /></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>12.5.16 DVM Request</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.REQ_receive_order</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><em> Issuing DVMs in order ensures DVM sync does not go ahead of older DVM non syncs</em></p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p>nDVECredits limit</p></td><td class="confluenceTd"><p>Check that number of ongoing DVM MSG requests is within credit available<br /><em>Number of credits per DVE = nDvmMsgInFlight</em></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>Table 2 CHI AIU Parameters</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p>CAIU DBIDRESP resp </p></td><td class="confluenceTd"><p>Check that DBIDRESP sent on RSP channel to CHI RN is legal <br /><br />QoS 		Must be zero<br />TgtID 		Must be ID of the original Requester.<br />SrcID 		Must be DVE FUnit ID<br />TxnID 		Must match TxnID of the original request.<br />Opcode 		Must be DBIDResp.<br />RespErr		Must be 0b00.<br />Resp 		Must be 0b000.<br />FwdState	        Must be zero.<br />DBID 		Generated by the MN that is handling DVMOps.<br />PCrdType 	Must be 0b0000.<br />TraceTag 	        None.<br /><em><strong>For CHI-E additional fields:</strong></em><br />Cbusy              To be populated by CAIU. if the feature is off, always return 3&rsquo;h101 on Cbusy field. <br />TagOp              Must be all zeros</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a><br />Table 8-4 Restrictions for response message field values during DVMOp</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.RSP_DBIDRESP_check</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>CAIU COMP response</p></td><td class="confluenceTd"><p>Check that COMP response sent on RSP channel to CHI RN is legal <br />QoS 		Must be 0<br />TgtID 		Must be ID of the original Requester<br />SrcID 		Must be DVE FUnit ID<br />TxnID 		Must match TxnID of the original request.<br />Opcode 		Must be Comp.<br />RespErr		Must be 0b00 or 0b11 (<strong> or 0b10 in DVM 8.4)</strong><br />Resp 		Must be 0b000.<br />FwdState	        Must be zero.<br />DBID 		Generated by the MN that is handling DVMs.<br />PCrdType 	Must be 0b0000.<br />TraceTag 	        None<br /><em><strong>For CHI-E additional fields:</strong></em><br />Cbusy              To be populated by CAIU. if the feature is off, always return 3&rsquo;h101 on Cbusy field. <br />TagOp              Must be all zeros</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Table 8-4 Restrictions for response message field values during DVMOp</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.RSP_COMP_check</p><p>#Check.CHI.v3.6.DVM.RSP_resperr_check</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh<br /></p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p>DVM request flow control on Sync</p></td><td class="confluenceTd"><p>Check that all previous DVMOp Non-Sync whose completion needs to be guaranteed by the DVMOp(Sync) must have<br />received a Comp response before the Request Node can send the DVMOp(Sync). <br /></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a><br />Section 8.1.3 Flow Control</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.prior_non_sync_comp_needed</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h2 id="Ncore3.6CHI-AIUTestplan:-5.2asSnoopee">5.2 as Snoopee</h2><p /><h3 id="Ncore3.6CHI-AIUTestplan:-5.2.1Stimulus">5.2.1 Stimulus</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="b3b563b2-8a82-476c-8201-348a5eeb68ff" class="confluenceTable"><colgroup><col /><col style="width: 192.0px;" /><col style="width: 304.0px;" /><col style="width: 228.0px;" /><col style="width: 292.0px;" /><col style="width: 196.0px;" /><col style="width: 89.0px;" /><col style="width: 105.0px;" /><col style="width: 67.0px;" /><col style="width: 102.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Name of Field</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description / Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong> Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>1st part DVMSnpReq SMI fields from DVE : <br />Addr<br />MPF 1 / 2 / 3<br /></p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="250" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230728-163040.png?api=v2" /></span><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="102" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230728-012618.png?api=v2" /></span><p>Restrictions same as for CHI DVM request<br /></p></td><td class="confluenceTd"><p>TABLE 18: DVM 1st snoop mapping</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_REQ_first_part_addr_mpf_field</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>1st part SnpDVMop message sent on SNP channel to CHI RN </p></td><td class="confluenceTd"><p>Addr                See mapping above<br />QoS 		None. Can take any value.<br />SrcID 		Must be node ID of MN.<br />TxnID 		An ID generated by MN.<br />FwdNID	 	Used as Range and bit [6:0] Reserved 0<br />VMIDExt 	        Must be used for VMID[15:8]<br />Opcode 		Must be SnpDVMOp.<br />NS			Must be zero.<br />DoNotGoToSD Must be zero.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Table 8-4 Restrictions for response message field values during DVMOp</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_REQ_first_part_other_field</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>2nd part DVMSnpReq SMI fields from DVE : <br />Addr<br />MPF 1 / 2 / 3</p></td><td class="confluenceTd"><p>Same as for CHI DVM request</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="102" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230728-012727.png?api=v2" /></span><p>Restrictions same as for CHI DVM request</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a><br />TABLE 18: DVM 2nd snoop mapping</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_REQ_second_part_addr_mpf_field</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>2nd part SnpDVMop message sent on SNP channel to CHI RN </p></td><td class="confluenceTd"><p>Addr                See mapping above<br />QoS 		None. Can take any value.<br />SrcID 		Must be node ID of MN.<br />TxnID 		An ID generated by MN.<br />FwdNID	 	Used Num[4:0] fields and bit [6:5] Reserved 0<br />VMIDExt 	        Must be zero (Reserved 0)<br />Opcode 		Must be SnpDVMOp.<br />NS			Must be zero.<br />DoNotGoToSD Must be zero.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Supplemental%20Architecture%20Specification_07.pdf?api=v2" rel="nofollow">Ncore 3.6 Supplemental Architecture Specification_07.pdf</a></p><p>TABLE 18: DVM 2nd snoop mapping</p><p /><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a><br />Table 8-4 Restrictions for response message field values during DVMOp</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_REQ_second_part_other_field</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p><p /><p> </p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><h3 id="Ncore3.6CHI-AIUTestplan:-5.2.2Functionalchecksandcoverage">5.2.2 Functional checks and coverage</h3><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="f89a7bef-1cf1-4829-b5d7-718432527fd5" class="confluenceTable"><colgroup><col /><col style="width: 100.0px;" /><col style="width: 284.0px;" /><col style="width: 135.0px;" /><col style="width: 119.0px;" /><col style="width: 112.0px;" /><col style="width: 57.0px;" /><col style="width: 72.0px;" /><col style="width: 53.0px;" /><col style="width: 142.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Scenario</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>all DVM operation possible on snpreq from DVE</p></td><td class="confluenceTd"><p>Cover and check that all sub-operations <br />of DVMOp type are seen from DVE Snoop request: <br /><em>TLB Invalidate</em><br /><em>Branch Predictor Invalidate</em><br /><em>Physical Instruction Cache Invalidate</em><br /><em>Virtual Instruction Cache Invalidate </em><br /><em>Sync</em></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.DVM.all_sub_op_msg_type</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>Legal CAIU SnpDVMop req</p></td><td class="confluenceTd"><p>Both SnpDVMOp request packets, corresponding to a single DVMOp, must have the same value in the following fields:</p><p>TxnID / Opcode / SrcID / TgtID</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Section 8.1.5 Field value requirements</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_DVM_REQ_legal</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>CHI RN SnpResp </p></td><td class="confluenceTd"><p>Check that SnpRsp sent on RSP channel to CAIU is legal </p><p>QoS 		None. Can be any value.<br />TgtID 		Must be DVE FUnit IDs<br />SrcID 		Must be ID of the node that is responding to the snoop.<br />TxnID 		Must match the TxnID of the SnpDVMOp snoop request.<br />Opcode 		Must be SnpResp.<br />RespErr		Must be 0b00 or 0b11.<br />			<strong>(DVM v8.4 only 'b00)</strong><br />Resp 		Must be 0b000.<br />FwdState	         Must be zero<br />DBID 		can take any value<br />TraceTag 	        can take any value<br />PCrdType 	Must be 0b0000<br /><strong>For CHI-E additional fields:</strong><br />Cbusy		To be populated by CAIU. if the feature is off, always return 3&rsquo;h101 on Cbusy field. <br />TagOp		Must be all zeros</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_RSP_DVM_legal</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>DVMSnpReq ordering 1</p></td><td class="confluenceTd"><p>Ensure that DVMSnpReq messages are received in order part 1 / part 2</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>13.4.4 DVM Request</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.SNP_REQ_DVM_order</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><em>The transport network that delivers the DVM snoop request part 1 and part 2, from DVE to CHI-AIU, guarantees the order. </em><br /><em>CHI-AIU guarantees the CHI snoop request issue order is following the request arrival order.</em></p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p>DVMSnpReq ordering 2</p></td><td class="confluenceTd"><p>The two SnpDVMOp request packets corresponding to a single transaction can be sent or received in any order. </p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>8.1.3 Flow control  8-317</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p>What about this rules from CHI spec as<br />DVE should send part 1 then 2 and<br />transport should guarantee ordering &hellip;</p><p>DVE sent in SNP_DVM in order</p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p>nDvmSnpInFlight limits</p></td><td class="confluenceTd"><p>Check that number of ongoing DVM snoop requests is within credit available<br /><em>Total number of STT entries = nSnpInFlight + nDvmSnpInFlight</em></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>Table 2 CHI AIU Parameters</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>N/A</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Not Started</p></td><td class="confluenceTd"><p>Cancelled</p></td><td class="confluenceTd"><p><em>To prevent deadlocks, due to the two part SnpDVMOp requests that use the Snoop channel, a SnpDVMOp transaction must only be sent when the receiving Request Node has pre-allocated resources to accept both parts of the SnpDVMOp transaction. </em></p><p>tcl credit configuration to be even.</p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>All SnpDVMOp received at RN side</p></td><td class="confluenceTd"><p>Check that both snpDVMOp messages are received prior to send SnpResp.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a></p><p>Page 2-91 <br />Section 2.3 Transaction structure</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.received_both_fromCHI_prior_send_snp_rsp</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done </p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p><em>The Snoopee must only provide the Snoop response after it has received both Snoop DVM requests</em></p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p>SnpResp only sent after all DVM related operations are complete </p></td><td class="confluenceTd"><p>Sending of a SnpResp implies that all DVM-related operations have completed at the Request Node structures and the target Request Node has freed up the resources needed to accept another SnpDVMOp. <br /></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E.c Protocol Spec</u></a><br />8.1.2 Sync type DVM transaction flow 8-317</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.DVM.outstanding_snp_dvm_non_sync_prior_snp_rsp</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper"><img class="confluence-embedded-image image-center" src="https://arterisip.atlassian.net/wiki/download/attachments/204963938/image-20230728-151533.png?api=v2" /></span><p /></td></tr></tbody></table></div><p /><p /><h2 id="Ncore3.6CHI-AIUTestplan:-5.3Directedtestcases">5.3 Directed testcases</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="6c35d585-a51c-494e-bfe1-f592dd30f2e8" class="confluenceTable"><colgroup><col /><col style="width: 304.0px;" /><col style="width: 466.0px;" /><col style="width: 158.0px;" /><col style="width: 322.0px;" /><col style="width: 79.0px;" /><col style="width: 93.0px;" /><col style="width: 109.0px;" /><col style="width: 375.0px;" /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p style="text-align: center;"><strong>Testcase Name</strong></p></th><th class="confluenceTh"><p style="text-align: center;"><strong>Scenario </strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong> Hashtag</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>CHI_SUBSYS_DVM_emulator_pattern</p></td><td class="confluenceTd"><p>Directed test that replays DVM traffic from emulator like in a system, all AIU DVM capable starts with DVM sync then Non-sync transactions.<br /></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.DVM.start_all_with_sync</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p>CHI_SUBSYS_DVM_sync_hang_resiliency</p></td><td class="confluenceTd"><p>Directed test where<br />- CAIU0 sent out SyncDVMOp command followed by Non-SyncDVMOp command,<br />- then while the sent out commands are still outstanding, ( On snoopee AIU side)<br />- CAIU0 receives a SyncDVMOp snoop request from another CAIU</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.DVM.sync_snp_rsp</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p>CHI_DVM_txn_max_ott_stt</p></td><td class="confluenceTd"><p>Test where all OTT and STT transaction are filled with respect with CreditLimits  allocation.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.DVM.max_ott</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.6CHI-AIUTestplan:-6CHIErrorCases">6 CHI Error Cases</h1><h2 id="Ncore3.6CHI-AIUTestplan:-6.1Stimulus">6.1 Stimulus</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="20b6258f-6b5b-4cca-990e-34d07e4f8791" class="confluenceTable"><colgroup><col style="width: 74.0px;" /><col style="width: 130.0px;" /><col style="width: 84.0px;" /><col style="width: 59.0px;" /><col style="width: 73.0px;" /><col style="width: 64.0px;" /><col style="width: 48.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /><col style="width: 76.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f0f0f0)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p><strong>CHI request field: </strong></p><p>opcode [6:0]</p></td><td class="confluenceTd"><p>Generate CHI request with opcode:</p><p><strong>WriteUniqueFullStash, WriteUniquePtlStash</strong></p><p /><p>Note: Applicable for CHI-B as well.</p></td><td class="confluenceTd"><p>Remaining fields of the CHI Request flit randomized as per CHI spec.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a> (Section 12.5.21)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a> (A.1 Request message field mappings)</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>v/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>CHI request field: </strong></p><p>opcode [6:0]</p></td><td class="confluenceTd"><p>Generate CHI request with opcode:</p><p><strong>WriteEvictOrEvict</strong></p></td><td class="confluenceTd"><p>Remaining fields of the CHI Request flit randomized as per CHI spec.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a> (Section 12.5.22)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a> (A.1 Request message field mappings)</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>v/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>CHI request field: </strong></p><p>opcode [6:0]</p></td><td class="confluenceTd"><p>Generate CHI request with opcode: </p><p><strong>StashOnceSepUnique, StashOnceSepShared</strong></p></td><td class="confluenceTd"><p>Remaining fields of the CHI Request flit randomized as per CHI spec.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a> (Section 12.5.23)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a> (A.1 Request message field mappings)</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>v/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>CHI request field: </strong></p><p>opcode [6:0]</p></td><td class="confluenceTd"><p>Generate CHI request with opcode:</p><p><strong>WriteUniqueFullCleanSh, WriteUniquePtlCleanSh, WriteNoSnpPtlCleanSh, WriteNoSnpPtlCleanInv</strong></p><p>Note: Cover separate WriteData and Comp and combined NCBWrDataCompAck</p></td><td class="confluenceTd"><p>Remaining fields of the CHI Request flit randomized as per CHI spec.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>(Section 12.5.24)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a> (A.1 Request message field mappings)</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>v/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>CHI request field: </strong></p><p>opcode [6:0]</p></td><td class="confluenceTd"><p>Generate CHI request with opcode:</p><p><strong>WriteUniqueFullCleanShPerSep, WriteUniquePtlCleanShPerSep, WriteNoSnpPtlCleanShPerSep</strong></p><p>Note: Cover separate WriteData and Comp and combined NCBWrDataCompAck</p></td><td class="confluenceTd"><p>Remaining fields of the CHI Request flit randomized as per CHI spec.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>(Section 12.5.25)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a> (A.1 Request message field mappings)</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>v/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p><strong>CHI request field: </strong></p><p>opcode [6:0]</p></td><td class="confluenceTd"><p>Generate CHI request with opcode:</p><p><strong>Mix unsupported opcode with regular opcodes.</strong></p></td><td class="confluenceTd"><p>Remaining fields of the CHI Request flit randomized as per CHI spec.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a></p><p>(Section 12.5.25)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow">CHI-E Protocol Spec</a> (A.1 Request message field mappings)</p></td><td class="confluenceTd"><p>#Stimulus.CHI.v3.6.Unsupported_Opcode.Random</p></td><td class="confluenceTd"><p>v/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.sv</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.6CHI-AIUTestplan:-6.2FunctionalChecks">6.2 Functional Checks</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="03b62983-726e-45d3-89f3-f3248923bfac" class="confluenceTable"><colgroup><col style="width: 143.0px;" /><col style="width: 52.0px;" /><col style="width: 94.0px;" /><col style="width: 94.0px;" /><col style="width: 94.0px;" /><col style="width: 94.0px;" /><col style="width: 94.0px;" /><col style="width: 95.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f0f0f0)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p><strong>Unsupported Opcodes:</strong></p><p>Ensure all the handshake on the CHI interface with appropriate error response code are completed.</p><p><strong>Error injection and logging:</strong></p><ul><li><p>Enable protocol error detection by writing CAIUUEDR.ProtErrDetEn =1.</p></li><li><p>Enable protocol error interrupt by writing CAIUUEIR.ProtErrIntEn = 1.</p></li><li><p><strong>CAIUUESR.ErrVld</strong> will be asserted.</p></li><li><p><strong>IRQ_UC</strong> interrupt will be asserted.</p></li><li><p><strong>CAIUUESR.ErrType = </strong>0xE</p></li><li><p><strong>CAIUUESR.ErrInfo =</strong><br />[6:0] &ndash; opcode of the transaction<br />CHI: opcode[6:0] <br />[7] &ndash;Reserved (set to zero)<br />[19:8] &ndash;AxID/CHI TxID1</p></li><li><p><strong>{CAIUUELR1.ErrAddr, CAIUUELR0.ErrAddr} = ReqAddr</strong></p></li></ul><p><strong>When resiliency enabled should trigger Mission Fault.</strong></p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/59605622/Ncore%203.6%20Error%20Architecture%20Specification_053.pdf?version=1&amp;modificationDate=1692833715256&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.6 Error Architecture Specification_053</a> (Section 1.2.2 and 1.2.3)</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/59080889" rel="nofollow">CHI AIU Micro architecture spec</a> (Section 12.5.21 to 12.5.25)</p></td><td class="confluenceTd"><p>#Check.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>dv/chi_aiu/env/chi_aiu_scoreboard.svh</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 id="Ncore3.6CHI-AIUTestplan:-6.3FunctionalCoverage">6.3 Functional Coverage</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="644da707-c286-4d9a-aee1-f090a66a4cc5" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented&nbsp;</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f0f0f0)" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Cross opcode and ErrType = 0xE to ensure all unsupported opcodes are covered.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162773/Standard+Protocols+Specs?preview=/16162773/201818182/IHI0050F_amba_chi_architecture_spec.pdf" rel="nofollow"><u>CHI-E Protocol Spec</u></a></p></td><td class="confluenceTd"><p>#Cover.CHI.v3.6.Unsupported_Opcode</p></td><td class="confluenceTd"><p>dv/chi_aiu/sub_sys/tests/chi_subsys_unsupported_txn_test.s</p></td><td class="confluenceTd"><p>Medium</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.6CHI-AIUTestplan:-7.ActionItems">7. Action Items</h1><ul><li><p>Review older features to see if the new commands that were added affect or create interesting scenarios</p></li><li><p>Randomize all fields in Synopsys even if they are not supported to make sure nothing is breaking</p></li><li><p>Revisit A-3 Table - all fields</p></li></ul><h3 id="Ncore3.6CHI-AIUTestplan:-"><br /><br /></h3><p /><p />