// Seed: 3317898492
module module_0 #(
    parameter id_4 = 32'd76
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_3 = - -1'b0;
  wire [-1 'b0 : -1] _id_4;
  assign id_4 = id_1[1'b0-id_4 : 1];
endmodule
module module_1 #(
    parameter id_13 = 32'd51,
    parameter id_4  = 32'd35
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  output wire id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7
  );
  assign modCall_1.id_4 = 0;
  output wire id_3;
  output tri id_2;
  output wire id_1;
  and primCall (id_10, id_7, id_12, id_11, id_6, id_9);
  wire _id_13;
  assign id_1 = id_12;
  wire [1 : 'b0] id_14;
  wire [id_13 : id_4  -  id_13] id_15;
  assign id_2  = 1;
  assign id_13 = id_6[-1];
  assign id_1  = id_6;
endmodule
