$date
	Thu Sep  8 10:28:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module W2P2B_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & k1 $end
$var wire 1 ' k10 $end
$var wire 1 ( k2 $end
$var wire 1 ) k3 $end
$var wire 1 * k4 $end
$var wire 1 + k5 $end
$var wire 1 , k6 $end
$var wire 1 - k7 $end
$var wire 1 . k8 $end
$var wire 1 / k9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
1.
1-
1,
1+
1*
1)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#20
0)
1&
1%
#40
0-
1)
0%
1$
#60
1%
#80
0!
0/
1'
1-
0(
1.
0&
1)
0%
0$
1#
#100
1!
1/
1(
0)
1&
1%
#120
0!
0'
0.
0-
1)
0%
1$
#140
1%
#160
1!
1/
1'
1*
1.
0&
1)
0+
1-
0%
0$
0#
1"
#180
0!
0/
0*
0)
1&
1%
#200
1/
0'
1*
0,
1)
0%
1$
#220
1%
#240
0/
1'
1*
0(
1,
0&
1)
1+
0%
0$
1#
#260
0*
1(
0)
1&
1%
#280
1!
1/
1*
1)
0%
1$
#300
1%
#320
