#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 21 16:50:08 2018
# Process ID: 1284
# Current directory: C:/Users/Kishen/Desktop/FSMGen
# Command line: vivado.exe -mode batch -source ./files/build.tcl
# Log file: C:/Users/Kishen/Desktop/FSMGen/vivado.log
# Journal file: C:/Users/Kishen/Desktop/FSMGen\vivado.jou
#-----------------------------------------------------------
source ./files/build.tcl
# set outputDir ./VivadoBuildOutput
# file mkdir $outputDir
# set_part xc7a35tcpg236-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog ./files/vedanta.v
# synth_design -top vedanta
Command: synth_design -top vedanta
Starting synth_design
Using part: xc7a35tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21816 
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Kishen/Desktop/FSMGen/files/vedanta.v:22]
INFO: [Synth 8-2350] module vedanta ignored due to previous errors [C:/Users/Kishen/Desktop/FSMGen/files/vedanta.v:2]
Failed to read verilog 'C:/Users/Kishen/Desktop/FSMGen/files/vedanta.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 16:50:20 2018...
