Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sun Aug 11 20:40:19 2024
| Host              : n3-43-220.dhcp.drexel.edu running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file snncore_timing_summary_routed.rpt -pb snncore_timing_summary_routed.pb -rpx snncore_timing_summary_routed.rpx -warn_on_violation
| Design            : snncore
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                              Violations  
---------  --------  ---------------------------------------  ----------  
SYNTH-4    Warning   Shallow depth for a dedicated block RAM  50          
TIMING-9   Warning   Unknown CDC Logic                        1           
TIMING-10  Warning   Missing property on synchronizer         1           
TIMING-18  Warning   Missing input or output delay            80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (86)
11. checking partial_output_delay (42)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (86)
-------------------------------------
 There are 86 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (42)
--------------------------------------
 There are 42 ports with partial output delay specified. (HIGH)


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.315        0.000                      0                 4033        0.010        0.000                      0                 3269        0.958        0.000                       0                  2443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
memclk  {0.000 1.500}        3.000           333.333         
spkclk  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
memclk              0.315        0.000                      0                 1954        0.010        0.000                      0                 1208        0.958        0.000                       0                   778  
spkclk            791.590        0.000                      0                 2079        0.011        0.000                      0                 2061      499.725        0.000                       0                  1665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      memclk        
(none)        spkclk        memclk        
(none)                      spkclk        
(none)        memclk        spkclk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        memclk                      
(none)        spkclk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  memclk
  To Clock:  memclk

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.448ns (60.594%)  route 0.942ns (39.406%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 5.241 - 3.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.951ns (routing 0.898ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.815ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.951     2.902    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X3Y20         RAMB18E2                                     r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     3.874 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.282     4.157    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X38Y52         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.256 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8/O
                         net (fo=4, routed)           0.096     4.351    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8_n_0
    SLICE_X38Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.448 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8/O
                         net (fo=4, routed)           0.296     4.744    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8_n_0
    SLICE_X38Y54         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     4.877 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_3__8/O
                         net (fo=5, routed)           0.222     5.099    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_3__8_n_0
    SLICE_X38Y54         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     5.246 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[2]_i_1__8/O
                         net (fo=1, routed)           0.046     5.292    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[2]_i_1__8_n_0
    SLICE_X38Y54         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.636     5.241    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X38Y54         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                         clock pessimism              0.477     5.718    
                         clock uncertainty           -0.135     5.582    
    SLICE_X38Y54         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.607    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]
  -------------------------------------------------------------------
                         required time                          5.607    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.389ns (59.021%)  route 0.964ns (40.979%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 5.241 - 3.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.951ns (routing 0.898ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.815ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.951     2.902    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X3Y20         RAMB18E2                                     r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     3.874 f  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.282     4.157    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X38Y52         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.256 f  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8/O
                         net (fo=4, routed)           0.096     4.351    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8_n_0
    SLICE_X38Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.448 f  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8/O
                         net (fo=4, routed)           0.296     4.744    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8_n_0
    SLICE_X38Y54         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.866 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_2__8/O
                         net (fo=5, routed)           0.240     5.106    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_2__8_n_0
    SLICE_X38Y54         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.205 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[0]_i_1__8/O
                         net (fo=1, routed)           0.051     5.256    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[0]_i_1__8_n_0
    SLICE_X38Y54         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.636     5.241    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X38Y54         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[0]/C
                         clock pessimism              0.477     5.718    
                         clock uncertainty           -0.135     5.582    
    SLICE_X38Y54         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.607    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[0]
  -------------------------------------------------------------------
                         required time                          5.607    
                         arrival time                          -5.256    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 1.397ns (59.733%)  route 0.942ns (40.267%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 5.234 - 3.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.951ns (routing 0.898ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.815ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.951     2.902    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X3Y20         RAMB18E2                                     r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     3.874 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.282     4.157    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X38Y52         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.256 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8/O
                         net (fo=4, routed)           0.096     4.351    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8_n_0
    SLICE_X38Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.448 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8/O
                         net (fo=4, routed)           0.296     4.744    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8_n_0
    SLICE_X38Y54         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     4.877 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_3__8/O
                         net (fo=5, routed)           0.218     5.095    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_3__8_n_0
    SLICE_X38Y53         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     5.191 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_1__8/O
                         net (fo=1, routed)           0.050     5.241    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_1__8_n_0
    SLICE_X38Y53         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.628     5.234    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X38Y53         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]/C
                         clock pessimism              0.477     5.710    
                         clock uncertainty           -0.135     5.575    
    SLICE_X38Y53         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.600    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 layer_input/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.402ns (59.913%)  route 0.938ns (40.087%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 5.138 - 3.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.835ns (routing 0.898ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.815ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.835     2.786    layer_input/neuron[16].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X2Y12         RAMB18E2                                     r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     3.758 r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.306     4.064    layer_input/neuron[16].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X21Y30         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.216 r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__35/O
                         net (fo=4, routed)           0.151     4.367    layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__35_n_0
    SLICE_X21Y29         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     4.406 r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__35/O
                         net (fo=4, routed)           0.065     4.471    layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__35_n_0
    SLICE_X21Y29         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     4.620 f  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_2__35/O
                         net (fo=5, routed)           0.364     4.983    layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_2__35_n_0
    SLICE_X21Y30         LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     5.073 r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[2]_i_1__35/O
                         net (fo=1, routed)           0.053     5.126    layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum[2]_i_1__35_n_0
    SLICE_X21Y30         FDCE                                         r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.532     5.138    layer_input/neuron[16].cuba_lif_inst/bmem_dut/CLK
    SLICE_X21Y30         FDCE                                         r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                         clock pessimism              0.468     5.605    
                         clock uncertainty           -0.135     5.470    
    SLICE_X21Y30         FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.495    layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[2]
  -------------------------------------------------------------------
                         required time                          5.495    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.377ns (58.661%)  route 0.970ns (41.339%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 5.157 - 3.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.845ns (routing 0.898ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.815ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.845     2.796    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X1Y23         RAMB18E2                                     r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      0.932     3.728 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.348     4.076    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X20Y58         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.199 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__15/O
                         net (fo=4, routed)           0.219     4.419    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__15_n_0
    SLICE_X20Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     4.507 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__15/O
                         net (fo=4, routed)           0.136     4.642    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__15_n_0
    SLICE_X20Y58         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     4.753 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_3__15/O
                         net (fo=5, routed)           0.201     4.955    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_3__15_n_0
    SLICE_X20Y59         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     5.078 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[1]_i_1__15/O
                         net (fo=1, routed)           0.066     5.144    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[1]_i_1__15_n_0
    SLICE_X20Y59         FDCE                                         r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.551     5.157    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/CLK
    SLICE_X20Y59         FDCE                                         r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]/C
                         clock pessimism              0.467     5.624    
                         clock uncertainty           -0.135     5.489    
    SLICE_X20Y59         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.514    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.340ns (57.467%)  route 0.992ns (42.533%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 5.181 - 3.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.888ns (routing 0.898ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.815ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.888     2.839    layer_output/neuron[1].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X2Y35         RAMB18E2                                     r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[2])
                                                      0.913     3.752 f  layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[2]
                         net (fo=2, routed)           0.345     4.097    layer_output/neuron[1].cuba_lif_inst/bmem_dut/rd_data[2]
    SLICE_X25Y89         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.222 f  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[3]_i_2__40/O
                         net (fo=4, routed)           0.171     4.393    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[3]_i_2__40_n_0
    SLICE_X25Y90         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.483 f  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[7]_i_2__40/O
                         net (fo=4, routed)           0.161     4.644    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[7]_i_2__40_n_0
    SLICE_X24Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.734 r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[4]_i_2__40/O
                         net (fo=5, routed)           0.266     5.000    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[4]_i_2__40_n_0
    SLICE_X24Y89         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     5.122 r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[0]_i_1__40/O
                         net (fo=1, routed)           0.049     5.171    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[0]_i_1__40_n_0
    SLICE_X24Y89         FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.575     5.181    layer_output/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X24Y89         FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[0]/C
                         clock pessimism              0.472     5.652    
                         clock uncertainty           -0.135     5.517    
    SLICE_X24Y89         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.542    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[0]
  -------------------------------------------------------------------
                         required time                          5.542    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 1.386ns (59.374%)  route 0.948ns (40.626%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 5.159 - 3.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.845ns (routing 0.898ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.815ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.845     2.796    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X1Y23         RAMB18E2                                     r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      0.932     3.728 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.348     4.076    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X20Y58         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.199 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__15/O
                         net (fo=4, routed)           0.219     4.419    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__15_n_0
    SLICE_X20Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     4.507 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__15/O
                         net (fo=4, routed)           0.136     4.642    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__15_n_0
    SLICE_X20Y58         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     4.740 f  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_2__15/O
                         net (fo=5, routed)           0.179     4.920    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_2__15_n_0
    SLICE_X21Y58         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.065 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_1__15/O
                         net (fo=1, routed)           0.066     5.131    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_1__15_n_0
    SLICE_X21Y58         FDCE                                         r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.553     5.159    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/CLK
    SLICE_X21Y58         FDCE                                         r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[4]/C
                         clock pessimism              0.467     5.626    
                         clock uncertainty           -0.135     5.491    
    SLICE_X21Y58         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.516    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[4]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.439ns (62.116%)  route 0.878ns (37.884%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 5.241 - 3.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.951ns (routing 0.898ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.815ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.951     2.902    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X3Y20         RAMB18E2                                     r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     3.874 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.282     4.157    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X38Y52         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.256 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8/O
                         net (fo=4, routed)           0.096     4.351    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[3]_i_2__8_n_0
    SLICE_X38Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.448 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8/O
                         net (fo=4, routed)           0.296     4.744    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[7]_i_2__8_n_0
    SLICE_X38Y54         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.866 f  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_2__8/O
                         net (fo=5, routed)           0.156     5.022    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[4]_i_2__8_n_0
    SLICE_X38Y54         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.171 r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[1]_i_1__8/O
                         net (fo=1, routed)           0.048     5.219    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum[1]_i_1__8_n_0
    SLICE_X38Y54         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.636     5.241    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X38Y54         FDCE                                         r  layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[1]/C
                         clock pessimism              0.477     5.718    
                         clock uncertainty           -0.135     5.582    
    SLICE_X38Y54         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.607    layer_mid[1].layer/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[1]
  -------------------------------------------------------------------
                         required time                          5.607    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 1.268ns (55.040%)  route 1.036ns (44.960%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 5.181 - 3.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.888ns (routing 0.898ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.815ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.888     2.839    layer_output/neuron[1].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X2Y35         RAMB18E2                                     r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[2])
                                                      0.913     3.752 r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[2]
                         net (fo=2, routed)           0.345     4.097    layer_output/neuron[1].cuba_lif_inst/bmem_dut/rd_data[2]
    SLICE_X25Y89         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     4.222 r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[3]_i_2__40/O
                         net (fo=4, routed)           0.171     4.393    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[3]_i_2__40_n_0
    SLICE_X25Y90         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     4.483 r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[7]_i_2__40/O
                         net (fo=4, routed)           0.161     4.644    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[7]_i_2__40_n_0
    SLICE_X24Y90         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.734 f  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[4]_i_2__40/O
                         net (fo=5, routed)           0.311     5.045    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[4]_i_2__40_n_0
    SLICE_X24Y89         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     5.095 r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[2]_i_1__40/O
                         net (fo=1, routed)           0.048     5.143    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum[2]_i_1__40_n_0
    SLICE_X24Y89         FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.575     5.181    layer_output/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X24Y89         FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                         clock pessimism              0.472     5.652    
                         clock uncertainty           -0.135     5.517    
    SLICE_X24Y89         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.542    layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]
  -------------------------------------------------------------------
                         required time                          5.542    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (memclk rise@3.000ns - memclk rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.376ns (59.327%)  route 0.943ns (40.673%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 5.159 - 3.000 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.845ns (routing 0.898ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.815ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.845     2.796    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/CLK
    RAMB18_X1Y23         RAMB18E2                                     r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTADOUT[0])
                                                      0.932     3.728 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=4, routed)           0.348     4.076    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/rd_data[0]
    SLICE_X20Y58         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     4.199 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__15/O
                         net (fo=4, routed)           0.219     4.419    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_2__15_n_0
    SLICE_X20Y58         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     4.507 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__15/O
                         net (fo=4, routed)           0.136     4.642    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[7]_i_2__15_n_0
    SLICE_X20Y58         LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     4.753 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_3__15/O
                         net (fo=5, routed)           0.168     4.922    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[4]_i_3__15_n_0
    SLICE_X21Y58         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.044 r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_1__15/O
                         net (fo=1, routed)           0.072     5.116    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum[3]_i_1__15_n_0
    SLICE_X21Y58         FDCE                                         r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     3.000     3.000 r  
    K22                                               0.000     3.000 r  memclk (IN)
                         net (fo=0)                   0.000     3.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     3.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     3.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.553     5.159    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/CLK
    SLICE_X21Y58         FDCE                                         r  layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[3]/C
                         clock pessimism              0.467     5.626    
                         clock uncertainty           -0.135     5.491    
    SLICE_X21Y58         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.516    layer_mid[1].layer/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[3]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.089ns (52.739%)  route 0.080ns (47.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.039ns (routing 0.497ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.556ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.039     1.346    layer_output/neuron[2].cuba_lif_inst/bmem_dut/CLK
    SLICE_X36Y99         FDCE                                         r  layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.385 f  layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[5]/Q
                         net (fo=7, routed)           0.063     1.448    layer_output/neuron[2].cuba_lif_inst/bmem_dut/in[5]
    SLICE_X36Y98         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     1.498 r  layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum[7]_i_1__40/O
                         net (fo=1, routed)           0.017     1.515    layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum[7]_i_1__40_n_0
    SLICE_X36Y98         FDCE                                         r  layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.173     1.729    layer_output/neuron[2].cuba_lif_inst/bmem_dut/CLK
    SLICE_X36Y98         FDCE                                         r  layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]/C
                         clock pessimism             -0.371     1.359    
                         clock uncertainty            0.100     1.459    
    SLICE_X36Y98         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.505    layer_output/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.098ns (55.883%)  route 0.077ns (44.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.966ns (routing 0.497ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.556ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.966     1.274    layer_input/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X27Y40         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.313 r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[5]/Q
                         net (fo=7, routed)           0.061     1.374    layer_input/neuron[1].cuba_lif_inst/bmem_dut/in[5]
    SLICE_X27Y39         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.433 r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum[6]_i_1__20/O
                         net (fo=1, routed)           0.016     1.449    layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum[6]_i_1__20_n_0
    SLICE_X27Y39         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.096     1.652    layer_input/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X27Y39         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                         clock pessimism             -0.363     1.289    
                         clock uncertainty            0.100     1.389    
    SLICE_X27Y39         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.435    layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.573%)  route 0.091ns (53.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.036ns (routing 0.497ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.556ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.036     1.343    layer_output/neuron[5].cuba_lif_inst/bmem_dut/CLK
    SLICE_X29Y104        FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.381 r  layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[6]/Q
                         net (fo=6, routed)           0.065     1.446    layer_output/neuron[5].cuba_lif_inst/bmem_dut/in[6]
    SLICE_X28Y104        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     1.487 r  layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum[5]_i_1__44/O
                         net (fo=1, routed)           0.026     1.513    layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum[5]_i_1__44_n_0
    SLICE_X28Y104        FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.132     1.688    layer_output/neuron[5].cuba_lif_inst/bmem_dut/CLK
    SLICE_X28Y104        FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[5]/C
                         clock pessimism             -0.336     1.352    
                         clock uncertainty            0.100     1.452    
    SLICE_X28Y104        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.498    layer_output/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.120ns (55.376%)  route 0.097ns (44.624%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.025ns (routing 0.497ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.556ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.025     1.332    layer_input/neuron[5].cuba_lif_inst/bmem_dut/CLK
    SLICE_X39Y22         FDCE                                         r  layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.371 r  layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[3]/Q
                         net (fo=5, routed)           0.056     1.427    layer_input/neuron[5].cuba_lif_inst/bmem_dut/in[3]
    SLICE_X40Y22         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.467 r  layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum[4]_i_4__24/O
                         net (fo=1, routed)           0.024     1.491    layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum[4]_i_4__24_n_0
    SLICE_X40Y22         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     1.532 r  layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum[4]_i_1__24/O
                         net (fo=1, routed)           0.017     1.549    layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum[4]_i_1__24_n_0
    SLICE_X40Y22         FDCE                                         r  layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.168     1.725    layer_input/neuron[5].cuba_lif_inst/bmem_dut/CLK
    SLICE_X40Y22         FDCE                                         r  layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[4]/C
                         clock pessimism             -0.338     1.387    
                         clock uncertainty            0.100     1.487    
    SLICE_X40Y22         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.533    layer_input/neuron[5].cuba_lif_inst/bmem_dut/psum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.614%)  route 0.088ns (52.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.034ns (routing 0.497ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.556ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.034     1.341    layer_input/neuron[4].cuba_lif_inst/bmem_dut/CLK
    SLICE_X39Y18         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.380 r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]/Q
                         net (fo=3, routed)           0.072     1.452    layer_input/neuron[4].cuba_lif_inst/bmem_dut/in[2]
    SLICE_X39Y18         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.041     1.493 r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum[2]_i_1__23/O
                         net (fo=1, routed)           0.016     1.509    layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum[2]_i_1__23_n_0
    SLICE_X39Y18         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.173     1.729    layer_input/neuron[4].cuba_lif_inst/bmem_dut/CLK
    SLICE_X39Y18         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                         clock pessimism             -0.382     1.347    
                         clock uncertainty            0.100     1.447    
    SLICE_X39Y18         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.493    layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.061ns (29.655%)  route 0.145ns (70.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.017ns (routing 0.497ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.556ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.017     1.324    layer_input/neuron[2].cuba_lif_inst/bmem_dut/CLK
    SLICE_X37Y37         FDCE                                         r  layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.363 f  layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[6]/Q
                         net (fo=6, routed)           0.129     1.492    layer_input/neuron[2].cuba_lif_inst/bmem_dut/in[6]
    SLICE_X36Y37         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     1.514 r  layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum[7]_i_1__20/O
                         net (fo=1, routed)           0.016     1.530    layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum[7]_i_1__20_n_0
    SLICE_X36Y37         FDCE                                         r  layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.149     1.706    layer_input/neuron[2].cuba_lif_inst/bmem_dut/CLK
    SLICE_X36Y37         FDCE                                         r  layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]/C
                         clock pessimism             -0.338     1.368    
                         clock uncertainty            0.100     1.468    
    SLICE_X36Y37         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.514    layer_input/neuron[2].cuba_lif_inst/bmem_dut/psum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.075ns (44.545%)  route 0.093ns (55.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.973ns (routing 0.497ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.556ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.973     1.281    layer_input/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X27Y41         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.320 r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/Q
                         net (fo=3, routed)           0.078     1.398    layer_input/neuron[1].cuba_lif_inst/bmem_dut/in[2]
    SLICE_X27Y41         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.434 r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum[2]_i_1__20/O
                         net (fo=1, routed)           0.015     1.449    layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum[2]_i_1__20_n_0
    SLICE_X27Y41         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.105     1.662    layer_input/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X27Y41         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                         clock pessimism             -0.375     1.287    
                         clock uncertainty            0.100     1.387    
    SLICE_X27Y41         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.433    layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.098ns (46.614%)  route 0.112ns (53.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.977ns (routing 0.497ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.556ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.977     1.285    layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/CLK
    SLICE_X27Y53         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.324 f  layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[5]/Q
                         net (fo=7, routed)           0.088     1.412    layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/in[5]
    SLICE_X28Y54         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.471 r  layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum[7]_i_1__15/O
                         net (fo=1, routed)           0.024     1.495    layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum[7]_i_1__15_n_0
    SLICE_X28Y54         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.107     1.663    layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/CLK
    SLICE_X28Y54         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[7]/C
                         clock pessimism             -0.332     1.332    
                         clock uncertainty            0.100     1.432    
    SLICE_X28Y54         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.478    layer_mid[1].layer/neuron[17].cuba_lif_inst/bmem_dut/psum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.074ns (35.018%)  route 0.137ns (64.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.037ns (routing 0.497ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.556ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.037     1.345    layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/CLK
    SLICE_X45Y43         FDCE                                         r  layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.384 r  layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[5]/Q
                         net (fo=7, routed)           0.121     1.505    layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/in[5]
    SLICE_X46Y45         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.540 r  layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum[6]_i_1__2/O
                         net (fo=1, routed)           0.016     1.556    layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum[6]_i_1__2_n_0
    SLICE_X46Y45         FDCE                                         r  layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.174     1.730    layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/CLK
    SLICE_X46Y45         FDCE                                         r  layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                         clock pessimism             -0.338     1.393    
                         clock uncertainty            0.100     1.493    
    SLICE_X46Y45         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.539    layer_mid[1].layer/neuron[3].cuba_lif_inst/bmem_dut/psum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             memclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (memclk rise@0.000ns - memclk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.074ns (43.570%)  route 0.096ns (56.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.029ns (routing 0.497ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.556ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.029     1.336    layer_input/neuron[4].cuba_lif_inst/bmem_dut/CLK
    SLICE_X39Y19         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.375 r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]/Q
                         net (fo=6, routed)           0.080     1.455    layer_input/neuron[4].cuba_lif_inst/bmem_dut/in[6]
    SLICE_X39Y19         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.490 r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum[6]_i_1__23/O
                         net (fo=1, routed)           0.016     1.506    layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum[6]_i_1__23_n_0
    SLICE_X39Y19         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.168     1.725    layer_input/neuron[4].cuba_lif_inst/bmem_dut/CLK
    SLICE_X39Y19         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                         clock pessimism             -0.382     1.342    
                         clock uncertainty            0.100     1.442    
    SLICE_X39Y19         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.488    layer_input/neuron[4].cuba_lif_inst/bmem_dut/psum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         memclk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { memclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y8   layer_input/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y9   layer_input/neuron[12].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y11  layer_input/neuron[13].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X2Y8   layer_input/neuron[14].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X2Y2   layer_input/neuron[15].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X2Y12  layer_input/neuron[16].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y13  layer_input/neuron[17].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         3.000       1.431      RAMB18_X1Y15  layer_input/neuron[18].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y8   layer_input/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y8   layer_input/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y14  layer_input/neuron[0].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y4   layer_input/neuron[10].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y8   layer_input/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.500       0.958      RAMB18_X1Y8   layer_input/neuron[11].cuba_lif_inst/bmem_dut/mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  spkclk
  To Clock:  spkclk

Setup :            0  Failing Endpoints,  Worst Slack      791.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             791.590ns  (required time - arrival time)
  Source:                 layer_input/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[0]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 1.304ns (24.245%)  route 4.075ns (75.755%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.955ns (routing 1.030ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.955     2.895    layer_input/neuron[2].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X42Y36         FDCE                                         r  layer_input/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.973 r  layer_input/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[0]/Q
                         net (fo=36, routed)          0.772     3.745    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_7_0[0]
    SLICE_X35Y28         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.833 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.025     3.858    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[0]_inst_i_15_n_0
    SLICE_X35Y28         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.927 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.511     4.438    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[0]_inst_i_1_1
    SLICE_X24Y36         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.586 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.505     5.091    cfg_decoder/vmem_int[0][0]
    SLICE_X23Y60         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.188 r  cfg_decoder/gpout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.262     7.450    gpout_OBUF[0]
    B25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.824     8.274 r  gpout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.274    gpout[0]
    B25                                                               r  gpout[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                791.590    

Slack (MET) :             791.651ns  (required time - arrival time)
  Source:                 layer_input/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[1]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.315ns (24.738%)  route 4.002ns (75.262%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.956ns (routing 1.030ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.956     2.896    layer_input/neuron[2].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X42Y37         FDCE                                         r  layer_input/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.974 r  layer_input/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[1]/Q
                         net (fo=25, routed)          0.602     3.576    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_7_0[1]
    SLICE_X35Y28         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.676 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.017     3.693    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[1]_inst_i_15_n_0
    SLICE_X35Y28         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.067     3.760 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.513     4.273    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[1]_inst_i_1_0
    SLICE_X25Y37         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     4.422 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.526     4.948    cfg_decoder/vmem_int[0][1]
    SLICE_X23Y60         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.045 r  cfg_decoder/gpout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.344     7.389    gpout_OBUF[1]
    B26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.824     8.213 r  gpout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.213    gpout[1]
    B26                                                               r  gpout[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                791.651    

Slack (MET) :             791.784ns  (required time - arrival time)
  Source:                 layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[7]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.282ns (25.167%)  route 3.811ns (74.833%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      2.048ns (routing 1.030ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        2.048     2.988    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X44Y68         FDCE                                         r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.067 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[7]/Q
                         net (fo=38, routed)          0.898     3.965    layer_mid[1].layer/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_13_1[7]
    SLICE_X35Y55         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     4.090 r  layer_mid[1].layer/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.014     4.104    layer_mid[1].layer/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_20_n_0
    SLICE_X35Y55         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     4.170 r  layer_mid[1].layer/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.418     4.588    layer_mid[1].layer/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_1_0
    SLICE_X23Y59         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     4.686 r  layer_mid[1].layer/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.334     5.020    cfg_decoder/vmem_int[1][7]
    SLICE_X24Y62         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     5.118 r  cfg_decoder/gpout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.147     7.265    gpout_OBUF[7]
    D25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.816     8.081 r  gpout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.081    gpout[7]
    D25                                                               r  gpout[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                791.784    

Slack (MET) :             791.825ns  (required time - arrival time)
  Source:                 layer_input/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[2]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.271ns (24.566%)  route 3.903ns (75.434%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.925ns (routing 1.030ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.925     2.865    layer_input/neuron[1].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X32Y38         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.943 r  layer_input/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[2]/Q
                         net (fo=14, routed)          0.733     3.676    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_7_1[2]
    SLICE_X35Y29         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     3.727 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           0.025     3.752    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[2]_inst_i_15_n_0
    SLICE_X35Y29         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.821 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.451     4.272    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[2]_inst_i_1_0
    SLICE_X25Y37         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     4.396 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.386     4.782    cfg_decoder/vmem_int[0][2]
    SLICE_X24Y60         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     4.905 r  cfg_decoder/gpout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.308     7.213    gpout_OBUF[2]
    D26                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.826     8.039 r  gpout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.039    gpout[2]
    D26                                                               r  gpout[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                791.825    

Slack (MET) :             791.955ns  (required time - arrival time)
  Source:                 layer_input/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[4]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 1.199ns (23.811%)  route 3.836ns (76.189%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.934ns (routing 1.030ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.934     2.874    layer_input/neuron[1].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.952 r  layer_input/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[4]/Q
                         net (fo=9, routed)           0.569     3.522    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_7_1[4]
    SLICE_X36Y29         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     3.572 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.009     3.581    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[4]_inst_i_15_n_0
    SLICE_X36Y29         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     3.644 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.558     4.202    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[4]_inst_i_1_0
    SLICE_X25Y35         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     4.352 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.448     4.800    cfg_decoder/vmem_int[0][4]
    SLICE_X24Y61         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.850 r  cfg_decoder/gpout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.252     7.102    gpout_OBUF[4]
    D23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.808     7.910 r  gpout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.910    gpout[4]
    D23                                                               r  gpout[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                791.955    

Slack (MET) :             792.021ns  (required time - arrival time)
  Source:                 layer_input/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[3]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.252ns (25.150%)  route 3.726ns (74.850%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.925ns (routing 1.030ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.925     2.866    layer_input/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.945 r  layer_input/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[3]/Q
                         net (fo=15, routed)          0.516     3.461    layer_input/neuron[7].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_7_1[3]
    SLICE_X35Y29         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.125     3.586 r  layer_input/neuron[7].cuba_lif_inst/lif_dut/gpout_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.011     3.597    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[3]_inst_i_2
    SLICE_X35Y29         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     3.662 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.504     4.166    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[3]_inst_i_1_0
    SLICE_X24Y35         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.201 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.455     4.656    cfg_decoder/vmem_int[0][3]
    SLICE_X24Y60         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.779 r  cfg_decoder/gpout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.240     7.019    gpout_OBUF[3]
    C26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.825     7.844 r  gpout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.844    gpout[3]
    C26                                                               r  gpout[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                792.021    

Slack (MET) :             792.093ns  (required time - arrival time)
  Source:                 layer_input/neuron[13].cuba_lif_inst/lif_dut/int_vmem_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[6]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.228ns (24.929%)  route 3.698ns (75.071%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.905ns (routing 1.030ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.905     2.845    layer_input/neuron[13].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  layer_input/neuron[13].cuba_lif_inst/lif_dut/int_vmem_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.923 r  layer_input/neuron[13].cuba_lif_inst/lif_dut/int_vmem_reg[6]/Q
                         net (fo=12, routed)          0.721     3.645    layer_input/neuron[15].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_6_0[6]
    SLICE_X24Y16         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.791 r  layer_input/neuron[15].cuba_lif_inst/lif_dut/gpout_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.010     3.801    layer_input/neuron[11].cuba_lif_inst/lif_dut/gpout_OBUF[6]_inst_i_2
    SLICE_X24Y16         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.865 r  layer_input/neuron[11].cuba_lif_inst/lif_dut/gpout_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.421     4.286    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[6]_inst_i_1
    SLICE_X24Y36         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     4.322 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.422     4.744    cfg_decoder/vmem_int[0][6]
    SLICE_X24Y62         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.834 r  cfg_decoder/gpout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.124     6.958    gpout_OBUF[6]
    D24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.814     7.772 r  gpout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.772    gpout[6]
    D24                                                               r  gpout[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                792.093    

Slack (MET) :             792.159ns  (required time - arrival time)
  Source:                 layer_input/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            gpout[5]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.166ns (24.022%)  route 3.687ns (75.978%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.913ns (routing 1.030ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.913     2.853    layer_input/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.932 r  layer_input/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[5]/Q
                         net (fo=9, routed)           0.540     3.472    layer_input/neuron[7].cuba_lif_inst/lif_dut/gpout_OBUF[7]_inst_i_7_1[5]
    SLICE_X35Y31         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     3.560 r  layer_input/neuron[7].cuba_lif_inst/lif_dut/gpout_OBUF[5]_inst_i_16/O
                         net (fo=1, routed)           0.021     3.581    layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[5]_inst_i_2
    SLICE_X35Y31         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.649 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/gpout_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.454     4.103    layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[5]_inst_i_1_0
    SLICE_X25Y35         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     4.191 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.474     4.665    cfg_decoder/vmem_int[0][5]
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.700 r  cfg_decoder/gpout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.198     6.898    gpout_OBUF[5]
    C24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.808     7.706 r  gpout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.706    gpout[5]
    C24                                                               r  gpout[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                792.159    

Slack (MET) :             794.155ns  (required time - arrival time)
  Source:                 layer_output/neuron[6].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[6]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.889ns (31.699%)  route 1.916ns (68.301%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.964ns (routing 1.030ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.964     2.904    layer_output/neuron[6].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X31Y83         FDCE                                         r  layer_output/neuron[6].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.981 r  layer_output/neuron[6].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           1.916     4.897    spk_out_OBUF[6]
    M19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.812     5.710 r  spk_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.710    spk_out[6]
    M19                                                               r  spk_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                794.155    

Slack (MET) :             794.274ns  (required time - arrival time)
  Source:                 layer_output/neuron[7].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[7]
                            (output port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Max at Slow Process Corner
  Requirement:            1000.000ns  (spkclk rise@1000.000ns - spkclk rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.892ns (33.461%)  route 1.773ns (66.539%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           200.000ns
  Clock Path Skew:        -2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.986ns (routing 1.030ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.589     0.589 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.589 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.912    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.940 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.986     2.926    layer_output/neuron[7].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X29Y88         FDCE                                         r  layer_output/neuron[7].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.005 r  layer_output/neuron[7].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           1.773     4.778    spk_out_OBUF[7]
    L19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.813     5.591 r  spk_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.591    spk_out[7]
    L19                                                               r  spk_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)  1000.000  1000.000 r  
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.135   999.865    
                         output delay              -200.000   799.865    
  -------------------------------------------------------------------
                         required time                        799.865    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                794.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.390%)  route 0.091ns (52.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.026ns (routing 0.566ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.633ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.026     1.329    layer_input/neuron[10].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X19Y12         FDCE                                         r  layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.370 r  layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/Q
                         net (fo=5, routed)           0.076     1.446    layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
    SLICE_X19Y12         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     1.487 r  layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt[3]_i_1__29/O
                         net (fo=1, routed)           0.015     1.502    layer_input/neuron[10].cuba_lif_inst/lif_dut/p_0_in[3]
    SLICE_X19Y12         FDCE                                         r  layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.167     1.718    layer_input/neuron[10].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X19Y12         FDCE                                         r  layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
                         clock pessimism             -0.373     1.345    
                         clock uncertainty            0.100     1.445    
    SLICE_X19Y12         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.491    layer_input/neuron[10].cuba_lif_inst/lif_dut/refr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.076ns (45.409%)  route 0.091ns (54.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.042ns (routing 0.566ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.633ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.042     1.344    layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X27Y92         FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.384 r  layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/Q
                         net (fo=5, routed)           0.076     1.460    layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]
    SLICE_X27Y92         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     1.496 r  layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt[5]_i_1__44/O
                         net (fo=1, routed)           0.015     1.511    layer_output/neuron[5].cuba_lif_inst/lif_dut/p_0_in[5]
    SLICE_X27Y92         FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.176     1.727    layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X27Y92         FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[5]/C
                         clock pessimism             -0.374     1.353    
                         clock uncertainty            0.100     1.453    
    SLICE_X27Y92         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.499    layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.063ns (35.622%)  route 0.114ns (64.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.026ns (routing 0.566ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.633ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.026     1.328    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X26Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.369 r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/Q
                         net (fo=5, routed)           0.099     1.468    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
    SLICE_X26Y43         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     1.490 r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt[3]_i_1__3/O
                         net (fo=1, routed)           0.015     1.505    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/p_0_in[3]
    SLICE_X26Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.166     1.716    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X26Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
                         clock pessimism             -0.371     1.345    
                         clock uncertainty            0.100     1.445    
    SLICE_X26Y43         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.491    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.053ns (31.363%)  route 0.116ns (68.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.069ns (routing 0.566ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.633ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.069     1.371    layer_input/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.410 r  layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/Q
                         net (fo=5, routed)           0.100     1.510    layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
    SLICE_X33Y17         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.014     1.524 r  layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt[3]_i_1__23/O
                         net (fo=1, routed)           0.016     1.540    layer_input/neuron[4].cuba_lif_inst/lif_dut/p_0_in[3]
    SLICE_X33Y17         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.207     1.758    layer_input/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X33Y17         FDCE                                         r  layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
                         clock pessimism             -0.378     1.380    
                         clock uncertainty            0.100     1.480    
    SLICE_X33Y17         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.526    layer_input/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.086ns (51.237%)  route 0.082ns (48.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.015ns (routing 0.566ns, distribution 0.449ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.633ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.015     1.318    layer_input/neuron[12].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X22Y30         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.357 r  layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/Q
                         net (fo=5, routed)           0.076     1.433    layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
    SLICE_X22Y30         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.047     1.480 r  layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt[2]_i_1__31/O
                         net (fo=1, routed)           0.006     1.486    layer_input/neuron[12].cuba_lif_inst/lif_dut/p_0_in[2]
    SLICE_X22Y30         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.151     1.702    layer_input/neuron[12].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X22Y30         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                         clock pessimism             -0.378     1.324    
                         clock uncertainty            0.100     1.424    
    SLICE_X22Y30         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.471    layer_input/neuron[12].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.086ns (45.198%)  route 0.104ns (54.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.047ns (routing 0.566ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.633ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.047     1.350    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X23Y62         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.389 r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[6]/Q
                         net (fo=5, routed)           0.098     1.487    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[6]
    SLICE_X23Y61         LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.047     1.534 r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt[7]_i_2__16/O
                         net (fo=1, routed)           0.006     1.540    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/p_0_in[7]
    SLICE_X23Y61         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.195     1.746    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X23Y61         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/C
                         clock pessimism             -0.368     1.377    
                         clock uncertainty            0.100     1.477    
    SLICE_X23Y61         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.524    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.081ns (46.521%)  route 0.093ns (53.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.032ns (routing 0.566ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.633ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.032     1.334    layer_input/neuron[15].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X26Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.374 r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[7]/Q
                         net (fo=5, routed)           0.077     1.451    layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[7]
    SLICE_X26Y14         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     1.492 r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt[4]_i_1__34/O
                         net (fo=1, routed)           0.016     1.508    layer_input/neuron[15].cuba_lif_inst/lif_dut/p_0_in[4]
    SLICE_X26Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.165     1.715    layer_input/neuron[15].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X26Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[4]/C
                         clock pessimism             -0.371     1.344    
                         clock uncertainty            0.100     1.444    
    SLICE_X26Y14         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.490    layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.115%)  route 0.093ns (53.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.054ns (routing 0.566ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.633ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.054     1.357    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X23Y61         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.396 r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/Q
                         net (fo=5, routed)           0.077     1.473    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
    SLICE_X23Y61         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.041     1.514 r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt[3]_i_1__16/O
                         net (fo=1, routed)           0.016     1.530    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/p_0_in[3]
    SLICE_X23Y61         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.191     1.742    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X23Y61         FDCE                                         r  layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
                         clock pessimism             -0.376     1.366    
                         clock uncertainty            0.100     1.466    
    SLICE_X23Y61         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.512    layer_mid[1].layer/neuron[17].cuba_lif_inst/lif_dut/refr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.098ns (56.848%)  route 0.074ns (43.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.097ns (routing 0.566ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.633ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.097     1.399    layer_input/neuron[3].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.438 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/Q
                         net (fo=4, routed)           0.059     1.498    layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]
    SLICE_X43Y32         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.059     1.557 r  layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt[3]_i_1__22/O
                         net (fo=1, routed)           0.015     1.572    layer_input/neuron[3].cuba_lif_inst/lif_dut/p_0_in[3]
    SLICE_X43Y32         FDCE                                         r  layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.240     1.791    layer_input/neuron[3].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X43Y32         FDCE                                         r  layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C
                         clock pessimism             -0.385     1.405    
                         clock uncertainty            0.100     1.505    
    SLICE_X43Y32         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.551    layer_input/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             spkclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spkclk rise@0.000ns - spkclk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.089ns (51.140%)  route 0.085ns (48.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.026ns (routing 0.566ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.633ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.026     1.328    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X26Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.369 r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/Q
                         net (fo=5, routed)           0.079     1.448    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
    SLICE_X26Y43         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.496 r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.006     1.502    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/p_0_in[2]
    SLICE_X26Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.162     1.712    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X26Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C
                         clock pessimism             -0.378     1.334    
                         clock uncertainty            0.100     1.434    
    SLICE_X26Y43         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.481    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spkclk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { spkclk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         1000.000    998.710    BUFGCE_X0Y71  spkclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X27Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X19Y38  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.550         1000.000    999.450    SLICE_X33Y27  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[8]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X18Y37  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         500.000     499.725    SLICE_X20Y36  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  memclk

Max Delay           677 Endpoints
Min Delay           677 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cfg_decoder/config_reg_reg[0][4]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 0.616ns (13.890%)  route 3.821ns (86.110%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.559ns (routing 0.815ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.821     4.438    cfg_decoder/rst_IBUF
    SLICE_X21Y48         FDCE                                         f  cfg_decoder/config_reg_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.559     2.165    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X21Y48         FDCE                                         r  cfg_decoder/config_reg_reg[0][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cfg_decoder/config_reg_reg[0][5]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.438ns  (logic 0.616ns (13.890%)  route 3.821ns (86.110%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.559ns (routing 0.815ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.821     4.438    cfg_decoder/rst_IBUF
    SLICE_X21Y48         FDCE                                         f  cfg_decoder/config_reg_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.559     2.165    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X21Y48         FDCE                                         r  cfg_decoder/config_reg_reg[0][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.616ns (13.924%)  route 3.810ns (86.076%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.566ns (routing 0.815ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.810     4.427    layer_input/neuron[9].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X28Y3          FDCE                                         f  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.566     2.171    layer_input/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X28Y3          FDCE                                         r  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.616ns (13.924%)  route 3.810ns (86.076%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.566ns (routing 0.815ns, distribution 0.751ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.810     4.427    layer_input/neuron[9].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X28Y3          FDCE                                         f  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.566     2.171    layer_input/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X28Y3          FDCE                                         r  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[0]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 0.616ns (13.927%)  route 3.809ns (86.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.544ns (routing 0.815ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.809     4.426    layer_input/neuron[12].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X16Y23         FDCE                                         f  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.544     2.149    layer_input/neuron[12].cuba_lif_inst/bmem_dut/CLK
    SLICE_X16Y23         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 0.616ns (13.927%)  route 3.809ns (86.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.544ns (routing 0.815ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.809     4.426    layer_input/neuron[12].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X16Y23         FDCE                                         f  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.544     2.149    layer_input/neuron[12].cuba_lif_inst/bmem_dut/CLK
    SLICE_X16Y23         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 0.616ns (13.927%)  route 3.809ns (86.073%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.544ns (routing 0.815ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.809     4.426    layer_input/neuron[12].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X16Y23         FDCE                                         f  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.544     2.149    layer_input/neuron[12].cuba_lif_inst/bmem_dut/CLK
    SLICE_X16Y23         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[6]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.616ns (13.934%)  route 3.807ns (86.066%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.565ns (routing 0.815ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.807     4.424    layer_input/neuron[9].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X28Y3          FDCE                                         f  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.565     2.170    layer_input/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X28Y3          FDCE                                         r  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[7]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.616ns (13.934%)  route 3.807ns (86.066%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.565ns (routing 0.815ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.807     4.424    layer_input/neuron[9].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X28Y3          FDCE                                         f  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.565     2.170    layer_input/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X28Y3          FDCE                                         r  layer_input/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[15].cuba_lif_inst/bmem_dut/psum_reg[0]/CLR
                            (recovery check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.616ns (13.934%)  route 3.807ns (86.066%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.563ns (routing 0.815ns, distribution 0.748ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.807     4.424    layer_input/neuron[15].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X25Y7          FDCE                                         f  layer_input/neuron[15].cuba_lif_inst/bmem_dut/psum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.563     2.168    layer_input/neuron[15].cuba_lif_inst/bmem_dut/CLK
    SLICE_X25Y7          FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/bmem_dut/psum_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[6]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.168ns (19.627%)  route 0.689ns (80.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.689     0.858    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X15Y99         FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.124     1.681    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X15Y99         FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[7]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.168ns (19.627%)  route 0.689ns (80.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.124ns (routing 0.556ns, distribution 0.568ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.689     0.858    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X15Y99         FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.124     1.681    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X15Y99         FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.168ns (19.604%)  route 0.690ns (80.396%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.126ns (routing 0.556ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.690     0.859    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X15Y99         FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.126     1.683    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X15Y99         FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[5]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.168ns (19.604%)  route 0.690ns (80.396%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.126ns (routing 0.556ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.690     0.859    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X15Y99         FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.126     1.683    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X15Y99         FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.168ns (19.132%)  route 0.711ns (80.868%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.116ns (routing 0.556ns, distribution 0.560ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.711     0.880    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X14Y99         FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.116     1.672    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X14Y99         FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[0]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.168ns (18.275%)  route 0.753ns (81.725%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.556ns, distribution 0.561ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.753     0.921    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X14Y100        FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.117     1.673    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X14Y100        FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[1]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.168ns (18.275%)  route 0.753ns (81.725%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.556ns, distribution 0.561ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.753     0.921    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X14Y100        FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.117     1.673    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X14Y100        FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[2]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.168ns (18.275%)  route 0.753ns (81.725%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.556ns, distribution 0.561ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.753     0.921    layer_output/neuron[0].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X14Y100        FDCE                                         f  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.117     1.673    layer_output/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X14Y100        FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.168ns (18.218%)  route 0.756ns (81.782%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.119ns (routing 0.556ns, distribution 0.563ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.756     0.924    layer_output/neuron[1].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X24Y90         FDCE                                         f  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.119     1.676    layer_output/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X24Y90         FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
                            (removal check against rising-edge clock memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.168ns (18.218%)  route 0.756ns (81.782%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.119ns (routing 0.556ns, distribution 0.563ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.756     0.924    layer_output/neuron[1].cuba_lif_inst/bmem_dut/rst_IBUF
    SLICE_X24Y90         FDCE                                         f  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.119     1.676    layer_output/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X24Y90         FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spkclk
  To Clock:  memclk

Max Delay            60 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spk_in[1]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.027ns (33.744%)  route 2.017ns (66.256%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.605ns (routing 0.815ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    B11                                               0.000   200.000 r  spk_in[1] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[1]_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.027   201.027 r  spk_in_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.027    spk_in_IBUF[1]_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000   201.027 r  spk_in_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.017   203.044    layer_input/rd_addr_decoder/inspk[1]
    SLICE_X32Y28         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.605     2.211    layer_input/rd_addr_decoder/CLK
    SLICE_X32Y28         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[1]/C

Slack:                    inf
  Source:                 spk_in[3]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.971ns  (logic 1.038ns (34.934%)  route 1.933ns (65.066%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.618ns (routing 0.815ns, distribution 0.803ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    A10                                               0.000   200.000 r  spk_in[3] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[3]_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038   201.038 r  spk_in_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.038    spk_in_IBUF[3]_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000   201.038 r  spk_in_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.933   202.971    layer_input/rd_addr_decoder/inspk[3]
    SLICE_X35Y39         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.618     2.224    layer_input/rd_addr_decoder/CLK
    SLICE_X35Y39         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[3]/C

Slack:                    inf
  Source:                 spk_in[0]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.928ns  (logic 1.024ns (34.974%)  route 1.904ns (65.026%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.605ns (routing 0.815ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    C11                                               0.000   200.000 r  spk_in[0] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[0]_inst/I
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.024   201.024 r  spk_in_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.024    spk_in_IBUF[0]_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   201.024 r  spk_in_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.904   202.928    layer_input/rd_addr_decoder/inspk[0]
    SLICE_X32Y28         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.605     2.211    layer_input/rd_addr_decoder/CLK
    SLICE_X32Y28         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[0]/C

Slack:                    inf
  Source:                 spk_in[8]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.922ns  (logic 1.027ns (35.147%)  route 1.895ns (64.853%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.611ns (routing 0.815ns, distribution 0.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    D11                                               0.000   200.000 r  spk_in[8] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[8]_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.027   201.027 r  spk_in_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.027    spk_in_IBUF[8]_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   201.027 r  spk_in_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.895   202.922    layer_input/rd_addr_decoder/inspk[8]
    SLICE_X34Y37         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.611     2.217    layer_input/rd_addr_decoder/CLK
    SLICE_X34Y37         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[8]/C

Slack:                    inf
  Source:                 spk_in[9]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.909ns  (logic 1.028ns (35.328%)  route 1.881ns (64.672%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.619ns (routing 0.815ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    D10                                               0.000   200.000 r  spk_in[9] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[9]_inst/I
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.028   201.028 r  spk_in_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.028    spk_in_IBUF[9]_inst/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000   201.028 r  spk_in_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.881   202.909    layer_input/rd_addr_decoder/inspk[9]
    SLICE_X37Y29         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.619     2.224    layer_input/rd_addr_decoder/CLK
    SLICE_X37Y29         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[9]/C

Slack:                    inf
  Source:                 spk_in[4]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.856ns  (logic 1.042ns (36.480%)  route 1.814ns (63.520%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.606ns (routing 0.815ns, distribution 0.791ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    B9                                                0.000   200.000 r  spk_in[4] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[4]_inst/I
    B9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.042   201.042 r  spk_in_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.042    spk_in_IBUF[4]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   201.042 r  spk_in_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.814   202.856    layer_input/rd_addr_decoder/inspk[4]
    SLICE_X31Y29         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.606     2.211    layer_input/rd_addr_decoder/CLK
    SLICE_X31Y29         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[4]/C

Slack:                    inf
  Source:                 spk_in[7]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 1.038ns (36.586%)  route 1.800ns (63.414%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.600ns (routing 0.815ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    C9                                                0.000   200.000 r  spk_in[7] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[7]_inst/I
    C9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038   201.038 r  spk_in_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.038    spk_in_IBUF[7]_inst/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000   201.038 r  spk_in_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.800   202.838    layer_input/rd_addr_decoder/inspk[7]
    SLICE_X32Y30         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.600     2.206    layer_input/rd_addr_decoder/CLK
    SLICE_X32Y30         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[7]/C

Slack:                    inf
  Source:                 spk_in[5]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 1.046ns (36.940%)  route 1.785ns (63.060%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.615ns (routing 0.815ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    A9                                                0.000   200.000 r  spk_in[5] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[5]_inst/I
    A9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.046   201.046 r  spk_in_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.046    spk_in_IBUF[5]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000   201.046 r  spk_in_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.785   202.831    layer_input/rd_addr_decoder/inspk[5]
    SLICE_X32Y44         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.615     2.221    layer_input/rd_addr_decoder/CLK
    SLICE_X32Y44         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[5]/C

Slack:                    inf
  Source:                 spk_in[2]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 1.036ns (37.120%)  route 1.755ns (62.880%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.618ns (routing 0.815ns, distribution 0.803ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    B10                                               0.000   200.000 r  spk_in[2] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[2]_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.036   201.036 r  spk_in_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.036    spk_in_IBUF[2]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   201.036 r  spk_in_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.755   202.791    layer_input/rd_addr_decoder/inspk[2]
    SLICE_X38Y29         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.618     2.223    layer_input/rd_addr_decoder/CLK
    SLICE_X38Y29         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[2]/C

Slack:                    inf
  Source:                 spk_in[13]
                            (input port clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_input/rd_addr_decoder/inspk_q1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 1.028ns (36.899%)  route 1.758ns (63.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            200.000ns
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.618ns (routing 0.815ns, distribution 0.803ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
                         input delay                200.000   200.000    
    F9                                                0.000   200.000 r  spk_in[13] (IN)
                         net (fo=0)                   0.000   200.000    spk_in_IBUF[13]_inst/I
    F9                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.028   201.028 r  spk_in_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   201.028    spk_in_IBUF[13]_inst/OUT
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000   201.028 r  spk_in_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.758   202.786    layer_input/rd_addr_decoder/inspk[13]
    SLICE_X35Y39         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.285     0.285 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.285    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.285 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.582    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.606 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.618     2.224    layer_input/rd_addr_decoder/CLK
    SLICE_X35Y39         FDCE                                         r  layer_input/rd_addr_decoder/inspk_q1_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer_mid[1].layer/neuron[13].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_output/rd_addr_decoder/inspk_q1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.046ns (routing 0.566ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.556ns, distribution 0.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.046     1.348    layer_mid[1].layer/neuron[13].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X23Y73         FDCE                                         r  layer_mid[1].layer/neuron[13].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.387 r  layer_mid[1].layer/neuron[13].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.075     1.462    layer_output/rd_addr_decoder/inspk[13]
    SLICE_X23Y73         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.132     1.688    layer_output/rd_addr_decoder/CLK
    SLICE_X23Y73         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[13]/C

Slack:                    inf
  Source:                 layer_mid[1].layer/neuron[12].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_output/rd_addr_decoder/inspk_q1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.041ns (routing 0.566ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.132ns (routing 0.556ns, distribution 0.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.041     1.344    layer_mid[1].layer/neuron[12].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X23Y75         FDCE                                         r  layer_mid[1].layer/neuron[12].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.383 r  layer_mid[1].layer/neuron[12].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.085     1.468    layer_output/rd_addr_decoder/inspk[12]
    SLICE_X23Y75         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.132     1.688    layer_output/rd_addr_decoder/CLK
    SLICE_X23Y75         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[12]/C

Slack:                    inf
  Source:                 layer_mid[1].layer/neuron[5].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_output/rd_addr_decoder/inspk_q1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.066ns (routing 0.566ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.556ns, distribution 0.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.066     1.368    layer_mid[1].layer/neuron[5].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X29Y57         FDCE                                         r  layer_mid[1].layer/neuron[5].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.407 r  layer_mid[1].layer/neuron[5].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.074     1.481    layer_output/rd_addr_decoder/inspk[5]
    SLICE_X29Y58         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.148     1.704    layer_output/rd_addr_decoder/CLK
    SLICE_X29Y58         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[5]/C

Slack:                    inf
  Source:                 layer_input/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.024ns (routing 0.566ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.556ns, distribution 0.547ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.024     1.326    layer_input/neuron[8].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X27Y18         FDCE                                         r  layer_input/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.365 r  layer_input/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.118     1.483    layer_mid[1].layer/rd_addr_decoder/inspk[8]
    SLICE_X27Y20         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.103     1.659    layer_mid[1].layer/rd_addr_decoder/CLK
    SLICE_X27Y20         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[8]/C

Slack:                    inf
  Source:                 layer_input/neuron[19].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.941%)  route 0.131ns (77.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.019ns (routing 0.566ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.556ns, distribution 0.547ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.019     1.322    layer_input/neuron[19].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X20Y47         FDCE                                         r  layer_input/neuron[19].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.361 r  layer_input/neuron[19].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.131     1.492    layer_mid[1].layer/rd_addr_decoder/inspk[19]
    SLICE_X26Y47         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.103     1.659    layer_mid[1].layer/rd_addr_decoder/CLK
    SLICE_X26Y47         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[19]/C

Slack:                    inf
  Source:                 layer_input/neuron[16].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.065ns (routing 0.566ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.556ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.065     1.368    layer_input/neuron[16].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X33Y33         FDCE                                         r  layer_input/neuron[16].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.407 r  layer_input/neuron[16].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.090     1.497    layer_mid[1].layer/rd_addr_decoder/inspk[16]
    SLICE_X33Y36         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.143     1.699    layer_mid[1].layer/rd_addr_decoder/CLK
    SLICE_X33Y36         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[16]/C

Slack:                    inf
  Source:                 layer_input/neuron[0].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.068ns (routing 0.566ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.556ns, distribution 0.590ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.068     1.371    layer_input/neuron[0].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  layer_input/neuron[0].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.410 r  layer_input/neuron[0].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.089     1.499    layer_mid[1].layer/rd_addr_decoder/inspk[0]
    SLICE_X33Y40         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.146     1.702    layer_mid[1].layer/rd_addr_decoder/CLK
    SLICE_X33Y40         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[0]/C

Slack:                    inf
  Source:                 layer_mid[1].layer/neuron[18].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_output/rd_addr_decoder/inspk_q1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.039ns (21.667%)  route 0.141ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.020ns (routing 0.566ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.556ns, distribution 0.582ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.020     1.323    layer_mid[1].layer/neuron[18].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X20Y58         FDCE                                         r  layer_mid[1].layer/neuron[18].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.362 r  layer_mid[1].layer/neuron[18].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.141     1.503    layer_output/rd_addr_decoder/inspk[18]
    SLICE_X22Y60         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.138     1.695    layer_output/rd_addr_decoder/CLK
    SLICE_X22Y60         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[18]/C

Slack:                    inf
  Source:                 layer_input/neuron[13].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.056ns (routing 0.566ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.556ns, distribution 0.580ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.056     1.358    layer_input/neuron[13].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X30Y31         FDCE                                         r  layer_input/neuron[13].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.397 r  layer_input/neuron[13].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.106     1.503    layer_mid[1].layer/rd_addr_decoder/inspk[13]
    SLICE_X30Y32         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.136     1.692    layer_mid[1].layer/rd_addr_decoder/CLK
    SLICE_X30Y32         FDCE                                         r  layer_mid[1].layer/rd_addr_decoder/inspk_q1_reg[13]/C

Slack:                    inf
  Source:                 layer_mid[1].layer/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            layer_output/rd_addr_decoder/inspk_q1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.090ns (routing 0.566ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.556ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.090     1.392    layer_mid[1].layer/neuron[8].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X30Y65         FDCE                                         r  layer_mid[1].layer/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.431 r  layer_mid[1].layer/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.073     1.504    layer_output/rd_addr_decoder/inspk[8]
    SLICE_X29Y65         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.348     0.348 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.348    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.348 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.537    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.556 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.176     1.732    layer_output/rd_addr_decoder/CLK
    SLICE_X29Y65         FDCE                                         r  layer_output/rd_addr_decoder/inspk_q1_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  spkclk

Max Delay          1664 Endpoints
Min Delay          1664 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[15].cuba_lif_inst/lif_dut/outspk_reg/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.442ns  (logic 0.616ns (13.877%)  route 3.825ns (86.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.653ns (routing 0.934ns, distribution 0.719ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.825     4.442    layer_input/neuron[15].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X25Y14         FDCE                                         f  layer_input/neuron[15].cuba_lif_inst/lif_dut/outspk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.653     2.251    layer_input/neuron[15].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X25Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/outspk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 0.616ns (13.886%)  route 3.822ns (86.114%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.652ns (routing 0.934ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.822     4.439    layer_input/neuron[15].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X25Y14         FDCE                                         f  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.652     2.250    layer_input/neuron[15].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X25Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 0.616ns (13.886%)  route 3.822ns (86.114%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.652ns (routing 0.934ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.822     4.439    layer_input/neuron[15].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X25Y14         FDCE                                         f  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.652     2.250    layer_input/neuron[15].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X25Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.439ns  (logic 0.616ns (13.886%)  route 3.822ns (86.114%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.652ns (routing 0.934ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.822     4.439    layer_input/neuron[15].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X25Y14         FDCE                                         f  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.652     2.250    layer_input/neuron[15].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X25Y14         FDCE                                         r  layer_input/neuron[15].cuba_lif_inst/lif_dut/refr_cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 0.616ns (13.896%)  route 3.819ns (86.104%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.645ns (routing 0.934ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.819     4.436    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X25Y43         FDCE                                         f  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.645     2.242    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X25Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 0.616ns (13.896%)  route 3.819ns (86.104%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.645ns (routing 0.934ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.819     4.436    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X25Y43         FDCE                                         f  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.645     2.242    layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X25Y43         FDCE                                         r  layer_mid[1].layer/neuron[4].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 0.616ns (13.899%)  route 3.818ns (86.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.631ns (routing 0.934ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.818     4.435    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X21Y48         FDCE                                         f  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.631     2.229    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X21Y48         FDCE                                         r  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 0.616ns (13.899%)  route 3.818ns (86.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.631ns (routing 0.934ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.818     4.435    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X21Y48         FDCE                                         f  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.631     2.229    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X21Y48         FDCE                                         r  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 0.616ns (13.899%)  route 3.818ns (86.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.631ns (routing 0.934ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.818     4.435    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X21Y48         FDCE                                         f  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.631     2.229    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X21Y48         FDCE                                         r  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[0]/CLR
                            (recovery check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.435ns  (logic 0.616ns (13.899%)  route 3.818ns (86.101%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Destination): 1.631ns (routing 0.934ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.616     0.616 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.616    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.616 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        3.818     4.435    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X21Y48         FDCE                                         f  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.631     2.229    layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X21Y48         FDCE                                         r  layer_mid[1].layer/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.168ns (20.237%)  route 0.663ns (79.763%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.178ns (routing 0.633ns, distribution 0.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.663     0.832    layer_output/neuron[8].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X20Y94         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.178     1.729    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X20Y94         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[4]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.168ns (20.237%)  route 0.663ns (79.763%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.178ns (routing 0.633ns, distribution 0.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.663     0.832    layer_output/neuron[8].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X20Y94         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.178     1.729    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X20Y94         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[5]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.168ns (20.237%)  route 0.663ns (79.763%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.178ns (routing 0.633ns, distribution 0.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.663     0.832    layer_output/neuron[8].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X20Y94         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.178     1.729    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X20Y94         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.168ns (20.213%)  route 0.664ns (79.787%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.633ns, distribution 0.547ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.664     0.833    layer_output/neuron[8].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X20Y94         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.180     1.731    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X20Y94         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.168ns (20.123%)  route 0.668ns (79.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.633ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.668     0.836    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X15Y90         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.179     1.729    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]_2
    SLICE_X15Y90         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.168ns (20.123%)  route 0.668ns (79.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.633ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.668     0.836    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X15Y90         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.179     1.729    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]_2
    SLICE_X15Y90         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[4]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.168ns (20.123%)  route 0.668ns (79.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.633ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.668     0.836    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X15Y90         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.179     1.729    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]_2
    SLICE_X15Y90         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.168ns (20.123%)  route 0.668ns (79.877%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.179ns (routing 0.633ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.668     0.836    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/rst_IBUF
    SLICE_X15Y90         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.179     1.729    layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]_2
    SLICE_X15Y90         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/bmem_dut/ff_sync/in_q2_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.168ns (19.613%)  route 0.690ns (80.387%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.176ns (routing 0.633ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.690     0.858    layer_output/neuron[8].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X20Y93         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.176     1.726    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X20Y93         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/CLR
                            (removal check against rising-edge clock spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.168ns (19.613%)  route 0.690ns (80.387%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.176ns (routing 0.633ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    M20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.168     0.168 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.168    rst_IBUF_inst/OUT
    M20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.168 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2341, routed)        0.690     0.858    layer_output/neuron[8].cuba_lif_inst/lif_dut/rst_IBUF
    SLICE_X20Y93         FDCE                                         f  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.176     1.726    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X20Y93         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/refr_cnt_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  memclk
  To Clock:  spkclk

Max Delay          2061 Endpoints
Min Delay          2053 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.709ns  (logic 2.939ns (30.270%)  route 6.770ns (69.730%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.934ns, distribution 0.821ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 r  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 r  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.346    11.899    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X34Y73         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152    12.051 r  cfg_decoder/int_vmem[0]_i_5__10/O
                         net (fo=1, routed)           0.173    12.224    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[0]_3
    SLICE_X33Y73         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146    12.370 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[0]_i_1__10/O
                         net (fo=1, routed)           0.050    12.420    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_6
    SLICE_X33Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.755     2.352    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X33Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[0]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.641ns  (logic 2.855ns (29.612%)  route 6.786ns (70.388%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.934ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 f  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 f  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.233    11.786    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X35Y74         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125    11.911 f  cfg_decoder/int_vmem[5]_i_5__10/O
                         net (fo=1, routed)           0.293    12.204    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[5]_3
    SLICE_X31Y74         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089    12.293 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_1__10/O
                         net (fo=1, routed)           0.059    12.352    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_1
    SLICE_X31Y74         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.752     2.350    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[5]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.600ns  (logic 2.851ns (29.696%)  route 6.749ns (70.304%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.934ns, distribution 0.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 f  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 f  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.176    11.729    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X34Y74         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122    11.851 r  cfg_decoder/int_vmem[1]_i_4__10/O
                         net (fo=1, routed)           0.306    12.157    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[1]_2
    SLICE_X31Y74         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088    12.245 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[1]_i_1__10/O
                         net (fo=1, routed)           0.066    12.311    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_5
    SLICE_X31Y74         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.752     2.350    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X31Y74         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[1]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 2.783ns (29.135%)  route 6.769ns (70.865%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=10 LUT6=6)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.934ns, distribution 0.824ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 f  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 f  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.142    11.695    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X35Y73         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091    11.786 f  cfg_decoder/int_vmem[3]_i_4__10/O
                         net (fo=1, routed)           0.354    12.140    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[3]_2
    SLICE_X31Y73         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051    12.191 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[3]_i_1__10/O
                         net (fo=1, routed)           0.072    12.263    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_3
    SLICE_X31Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.758     2.355    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[3]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.507ns  (logic 2.709ns (28.496%)  route 6.798ns (71.504%))
  Logic Levels:           23  (CARRY8=3 LUT3=4 LUT4=1 LUT5=9 LUT6=6)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.934ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.789 r  cfg_decoder/config_reg_reg[1][0]/Q
                         net (fo=13, routed)          0.756     3.545    cfg_decoder/config_reg_reg[1][7]_0[0]
    SLICE_X31Y48         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.693 r  cfg_decoder/f_result__0_carry_i_19__96/O
                         net (fo=135, routed)         1.721     5.414    cfg_decoder/config_reg_reg[1][0]_0
    SLICE_X43Y62         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.513 r  cfg_decoder/f_result__0_carry_i_4__1/O
                         net (fo=2, routed)           0.207     5.721    cfg_decoder/config_reg_reg[1][0]_rep__1_2[1]
    SLICE_X43Y61         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.820 r  cfg_decoder/f_result__0_carry_i_11__1/O
                         net (fo=1, routed)           0.007     5.827    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_1[1]
    SLICE_X43Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.980 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.006    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry_n_0
    SLICE_X43Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.062 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry__0/O[0]
                         net (fo=2, routed)           0.335     6.396    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry__0_n_15
    SLICE_X44Y62         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.496 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__1/O
                         net (fo=2, routed)           0.265     6.761    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__1_n_0
    SLICE_X44Y61         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.884 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__1/O
                         net (fo=1, routed)           0.016     6.900    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__1_n_0
    SLICE_X44Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.956 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.185     7.141    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X44Y64         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.241 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__0/O
                         net (fo=6, routed)           0.178     7.419    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__0_n_0
    SLICE_X44Y63         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     7.564 f  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[0]_i_7__0/O
                         net (fo=8, routed)           0.254     7.818    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_2
    SLICE_X44Y64         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     7.941 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_18__0/O
                         net (fo=3, routed)           0.222     8.163    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_18__0_n_0
    SLICE_X45Y64         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     8.321 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__0/O
                         net (fo=3, routed)           0.217     8.538    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__0_n_0
    SLICE_X45Y64         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.671 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__0/O
                         net (fo=4, routed)           0.210     8.880    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__0_n_0
    SLICE_X45Y64         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.116     8.996 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__0/O
                         net (fo=3, routed)           0.181     9.177    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__0_n_0
    SLICE_X45Y64         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     9.267 f  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[3]_i_8__0/O
                         net (fo=5, routed)           0.253     9.520    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[4]_i_9__0_0
    SLICE_X46Y66         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.098     9.618 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__0/O
                         net (fo=3, routed)           0.164     9.782    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__0_n_0
    SLICE_X46Y66         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.915 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__0/O
                         net (fo=4, routed)           0.181    10.097    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__0_n_0
    SLICE_X46Y66         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165    10.262 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__0/O
                         net (fo=3, routed)           0.162    10.424    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__0_n_0
    SLICE_X46Y66         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    10.474 f  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[4]_i_9__0/O
                         net (fo=4, routed)           0.327    10.801    cfg_decoder/int_vmem[5]_i_16__0_0
    SLICE_X44Y65         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150    10.951 r  cfg_decoder/int_vmem[7]_i_20__0/O
                         net (fo=3, routed)           0.352    11.303    cfg_decoder/int_vmem[7]_i_20__0_n_0
    SLICE_X42Y64         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097    11.400 r  cfg_decoder/int_vmem[5]_i_16__0/O
                         net (fo=1, routed)           0.389    11.789    cfg_decoder/int_vmem[5]_i_16__0_n_0
    SLICE_X44Y65         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150    11.939 f  cfg_decoder/int_vmem[5]_i_5__0/O
                         net (fo=1, routed)           0.140    12.079    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[5]_3
    SLICE_X46Y67         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088    12.167 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_1__0/O
                         net (fo=1, routed)           0.050    12.217    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst_n_1
    SLICE_X46Y67         FDCE                                         r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.818     2.416    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[5]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.505ns  (logic 2.766ns (29.100%)  route 6.739ns (70.900%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.934ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 f  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 f  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.139    11.692    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X35Y73         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088    11.780 r  cfg_decoder/int_vmem[4]_i_4__10/O
                         net (fo=1, routed)           0.327    12.107    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[4]_2
    SLICE_X31Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    12.144 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_1__10/O
                         net (fo=1, routed)           0.072    12.216    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_2
    SLICE_X31Y72         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.754     2.352    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X31Y72         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[4]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.480ns  (logic 2.801ns (29.546%)  route 6.679ns (70.454%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.934ns, distribution 0.824ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 f  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 f  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.366    11.918    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X32Y72         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123    12.041 r  cfg_decoder/int_vmem[2]_i_4__10/O
                         net (fo=1, routed)           0.040    12.081    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[2]_2
    SLICE_X32Y72         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    12.118 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[2]_i_1__10/O
                         net (fo=1, routed)           0.072    12.190    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_4
    SLICE_X32Y72         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.758     2.356    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X32Y72         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[2]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.469ns  (logic 2.902ns (30.649%)  route 6.567ns (69.351%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=3 LUT4=2 LUT5=8 LUT6=7)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.934ns, distribution 0.824ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 r  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    11.539 r  cfg_decoder/int_vmem[6]_i_12__10/O
                         net (fo=1, routed)           0.071    11.610    cfg_decoder/int_vmem[6]_i_12__10_n_0
    SLICE_X35Y74         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150    11.760 f  cfg_decoder/int_vmem[6]_i_4__9/O
                         net (fo=1, routed)           0.235    11.995    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[6]_3
    SLICE_X31Y73         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125    12.120 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[6]_i_1__10/O
                         net (fo=1, routed)           0.059    12.179    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst_n_0
    SLICE_X31Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.758     2.355    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X31Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[6]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.416ns  (logic 2.612ns (27.741%)  route 6.804ns (72.259%))
  Logic Levels:           23  (CARRY8=3 LUT3=4 LUT4=1 LUT5=8 LUT6=7)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.934ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.789 r  cfg_decoder/config_reg_reg[1][0]/Q
                         net (fo=13, routed)          0.756     3.545    cfg_decoder/config_reg_reg[1][7]_0[0]
    SLICE_X31Y48         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.693 r  cfg_decoder/f_result__0_carry_i_19__96/O
                         net (fo=135, routed)         1.721     5.414    cfg_decoder/config_reg_reg[1][0]_0
    SLICE_X43Y62         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     5.513 r  cfg_decoder/f_result__0_carry_i_4__1/O
                         net (fo=2, routed)           0.207     5.721    cfg_decoder/config_reg_reg[1][0]_rep__1_2[1]
    SLICE_X43Y61         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     5.820 r  cfg_decoder/f_result__0_carry_i_11__1/O
                         net (fo=1, routed)           0.007     5.827    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_1[1]
    SLICE_X43Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.980 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.006    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry_n_0
    SLICE_X43Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.062 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry__0/O[0]
                         net (fo=2, routed)           0.335     6.396    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__0_carry__0_n_15
    SLICE_X44Y62         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     6.496 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__1/O
                         net (fo=2, routed)           0.265     6.761    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__1_n_0
    SLICE_X44Y61         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     6.884 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__1/O
                         net (fo=1, routed)           0.016     6.900    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__1_n_0
    SLICE_X44Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.956 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.185     7.141    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X44Y64         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.241 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__0/O
                         net (fo=6, routed)           0.178     7.419    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__0_n_0
    SLICE_X44Y63         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     7.564 f  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[0]_i_7__0/O
                         net (fo=8, routed)           0.254     7.818    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_2
    SLICE_X44Y64         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     7.941 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_18__0/O
                         net (fo=3, routed)           0.222     8.163    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_18__0_n_0
    SLICE_X45Y64         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     8.321 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__0/O
                         net (fo=3, routed)           0.217     8.538    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__0_n_0
    SLICE_X45Y64         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.671 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__0/O
                         net (fo=4, routed)           0.210     8.880    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__0_n_0
    SLICE_X45Y64         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.116     8.996 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__0/O
                         net (fo=3, routed)           0.181     9.177    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__0_n_0
    SLICE_X45Y64         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     9.267 f  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[3]_i_8__0/O
                         net (fo=5, routed)           0.253     9.520    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[4]_i_9__0_0
    SLICE_X46Y66         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.098     9.618 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__0/O
                         net (fo=3, routed)           0.164     9.782    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__0_n_0
    SLICE_X46Y66         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     9.915 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__0/O
                         net (fo=4, routed)           0.181    10.097    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__0_n_0
    SLICE_X46Y66         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165    10.262 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__0/O
                         net (fo=3, routed)           0.152    10.414    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__0_n_0
    SLICE_X46Y66         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090    10.504 f  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__0/O
                         net (fo=5, routed)           0.321    10.825    cfg_decoder/int_vmem[4]_i_11__0_0
    SLICE_X43Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    10.876 r  cfg_decoder/int_vmem[4]_i_17__0/O
                         net (fo=1, routed)           0.341    11.217    cfg_decoder/int_vmem[4]_i_17__0_n_0
    SLICE_X41Y66         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110    11.327 r  cfg_decoder/int_vmem[4]_i_11__0/O
                         net (fo=1, routed)           0.299    11.626    cfg_decoder/int_vmem[4]_i_11__0_n_0
    SLICE_X43Y66         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    11.776 r  cfg_decoder/int_vmem[4]_i_4__0/O
                         net (fo=1, routed)           0.247    12.023    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[4]_2
    SLICE_X44Y66         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037    12.060 r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_1__0/O
                         net (fo=1, routed)           0.066    12.126    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/decay_inst_n_2
    SLICE_X44Y66         FDCE                                         r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.828     2.425    layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X44Y66         FDCE                                         r  layer_mid[1].layer/neuron[1].cuba_lif_inst/lif_dut/int_vmem_reg[4]/C

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.380ns  (logic 2.714ns (28.935%)  route 6.666ns (71.065%))
  Logic Levels:           23  (CARRY8=2 LUT2=1 LUT3=2 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.759ns (routing 0.898ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.934ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.587     0.587 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.587    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.587 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.923    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.759     2.710    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X20Y52         FDCE                                         r  cfg_decoder/config_reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.786 r  cfg_decoder/config_reg_reg[1][3]/Q
                         net (fo=23, routed)          0.766     3.552    cfg_decoder/decay_rate[3]
    SLICE_X27Y50         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     3.601 r  cfg_decoder/f_result__24_carry_i_23/O
                         net (fo=10, routed)          0.219     3.820    cfg_decoder/f_result__24_carry_i_23_n_0
    SLICE_X27Y51         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.109     3.929 r  cfg_decoder/f_result__24_carry_i_16__80/O
                         net (fo=140, routed)         1.330     5.259    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_0
    SLICE_X29Y76         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.369 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20/O
                         net (fo=1, routed)           0.365     5.734    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_19__20_n_0
    SLICE_X30Y76         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     5.880 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21/O
                         net (fo=1, routed)           0.009     5.889    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_i_12__21_n_0
    SLICE_X30Y76         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.069 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry/O[5]
                         net (fo=2, routed)           0.194     6.264    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__24_carry_n_10
    SLICE_X31Y77         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.412 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21/O
                         net (fo=2, routed)           0.229     6.641    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_2__21_n_0
    SLICE_X31Y76         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     6.791 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21/O
                         net (fo=1, routed)           0.016     6.807    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry_i_7__21_n_0
    SLICE_X31Y76         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.056     6.863 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result__51_carry/O[6]
                         net (fo=2, routed)           0.199     7.062    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/f_result[9]
    SLICE_X32Y74         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     7.152 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10/O
                         net (fo=6, routed)           0.209     7.361    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_21__10_n_0
    SLICE_X32Y76         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     7.459 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9/O
                         net (fo=6, routed)           0.237     7.696    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_24__9_n_0
    SLICE_X31Y75         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.794 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_17__10/O
                         net (fo=7, routed)           0.290     8.084    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem_reg[7]_3
    SLICE_X30Y74         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     8.242 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10/O
                         net (fo=3, routed)           0.217     8.459    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_8__10_n_0
    SLICE_X30Y74         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     8.592 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9/O
                         net (fo=4, routed)           0.210     8.801    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[7]_i_13__9_n_0
    SLICE_X30Y74         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.104     8.905 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10/O
                         net (fo=3, routed)           0.195     9.100    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[5]_i_7__10_n_0
    SLICE_X30Y74         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.197 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/decay_inst/int_vmem[4]_i_6__10/O
                         net (fo=4, routed)           0.388     9.585    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_12__10_0
    SLICE_X34Y75         LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.159     9.744 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10/O
                         net (fo=3, routed)           0.259    10.003    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_23__10_n_0
    SLICE_X32Y74         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159    10.162 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10/O
                         net (fo=4, routed)           0.185    10.347    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_17__10_n_0
    SLICE_X32Y74         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116    10.463 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10/O
                         net (fo=3, routed)           0.245    10.708    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[5]_i_25__10_n_0
    SLICE_X34Y75         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123    10.831 f  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[3]_i_9__10/O
                         net (fo=5, routed)           0.217    11.048    cfg_decoder/int_vmem[4]_i_11__10_0
    SLICE_X35Y73         LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145    11.193 r  cfg_decoder/int_vmem[7]_i_20__10/O
                         net (fo=3, routed)           0.223    11.416    cfg_decoder/int_vmem[7]_i_20__10_n_0
    SLICE_X35Y74         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137    11.553 r  cfg_decoder/int_vmem[7]_i_10__10/O
                         net (fo=7, routed)           0.251    11.804    cfg_decoder/int_vmem[7]_i_10__10_n_0
    SLICE_X33Y73         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    11.840 r  cfg_decoder/int_vmem[7]_i_5__10/O
                         net (fo=1, routed)           0.141    11.981    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem_reg[7]
    SLICE_X32Y73         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037    12.018 r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst/int_vmem[7]_i_2__10/O
                         net (fo=1, routed)           0.072    12.090    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/grow_inst_n_11
    SLICE_X32Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.287     0.287 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.287    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.287 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.574    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.598 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.762     2.359    layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/spkclk_IBUF_BUFG
    SLICE_X32Y73         FDCE                                         r  layer_mid[1].layer/neuron[11].cuba_lif_inst/lif_dut/int_vmem_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[12].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.965ns (routing 0.497ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.633ns, distribution 0.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.965     1.273    layer_input/neuron[12].cuba_lif_inst/bmem_dut/CLK
    SLICE_X16Y22         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y22         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.311 r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/psum_reg[2]/Q
                         net (fo=3, routed)           0.055     1.366    layer_input/neuron[12].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[2]
    SLICE_X16Y22         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.160     1.710    layer_input/neuron[12].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X16Y22         FDCE                                         r  layer_input/neuron[12].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C

Slack:                    inf
  Source:                 layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[1].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.218%)  route 0.060ns (60.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.965ns (routing 0.497ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.633ns, distribution 0.520ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.965     1.273    layer_input/neuron[1].cuba_lif_inst/bmem_dut/CLK
    SLICE_X27Y39         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.312 r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/psum_reg[7]/Q
                         net (fo=6, routed)           0.060     1.372    layer_input/neuron[1].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[7]
    SLICE_X27Y39         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.153     1.703    layer_input/neuron[1].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  layer_input/neuron[1].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]/C

Slack:                    inf
  Source:                 layer_input/neuron[14].cuba_lif_inst/bmem_dut/psum_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.581%)  route 0.065ns (62.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.968ns (routing 0.497ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.633ns, distribution 0.519ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.968     1.276    layer_input/neuron[14].cuba_lif_inst/bmem_dut/CLK
    SLICE_X24Y22         FDCE                                         r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/psum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.315 r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/psum_reg[4]/Q
                         net (fo=4, routed)           0.065     1.379    layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[4]
    SLICE_X24Y21         FDCE                                         r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.152     1.702    layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X24Y21         FDCE                                         r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[4]/C

Slack:                    inf
  Source:                 layer_output/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_output/neuron[9].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.991ns (routing 0.497ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.633ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.991     1.299    layer_output/neuron[9].cuba_lif_inst/bmem_dut/CLK
    SLICE_X14Y83         FDCE                                         r  layer_output/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.338 r  layer_output/neuron[9].cuba_lif_inst/bmem_dut/psum_reg[2]/Q
                         net (fo=3, routed)           0.045     1.383    layer_output/neuron[9].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[2]
    SLICE_X14Y83         FDCE                                         r  layer_output/neuron[9].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.190     1.740    layer_output/neuron[9].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_1
    SLICE_X14Y83         FDCE                                         r  layer_output/neuron[9].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C

Slack:                    inf
  Source:                 layer_input/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.515%)  route 0.077ns (66.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.959ns (routing 0.497ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.633ns, distribution 0.519ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.959     1.267    layer_input/neuron[0].cuba_lif_inst/bmem_dut/CLK
    SLICE_X18Y35         FDCE                                         r  layer_input/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.306 r  layer_input/neuron[0].cuba_lif_inst/bmem_dut/psum_reg[2]/Q
                         net (fo=3, routed)           0.077     1.383    layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in[2]
    SLICE_X18Y37         FDCE                                         r  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.152     1.702    layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X18Y37         FDCE                                         r  layer_input/neuron[0].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C

Slack:                    inf
  Source:                 layer_input/neuron[18].cuba_lif_inst/bmem_dut/psum_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.038ns (32.932%)  route 0.077ns (67.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.962ns (routing 0.497ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.633ns, distribution 0.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.962     1.270    layer_input/neuron[18].cuba_lif_inst/bmem_dut/CLK
    SLICE_X16Y37         FDCE                                         r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/psum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.308 r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/psum_reg[2]/Q
                         net (fo=3, routed)           0.077     1.385    layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[2]
    SLICE_X16Y38         FDCE                                         r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.154     1.704    layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X16Y38         FDCE                                         r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[2]/C

Slack:                    inf
  Source:                 layer_input/neuron[14].cuba_lif_inst/bmem_dut/psum_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.289%)  route 0.070ns (64.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.973ns (routing 0.497ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.633ns, distribution 0.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.973     1.280    layer_input/neuron[14].cuba_lif_inst/bmem_dut/CLK
    SLICE_X25Y22         FDCE                                         r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/psum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.318 r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/psum_reg[6]/Q
                         net (fo=6, routed)           0.070     1.388    layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[6]
    SLICE_X25Y21         FDCE                                         r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.155     1.705    layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X25Y21         FDCE                                         r  layer_input/neuron[14].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[6]/C

Slack:                    inf
  Source:                 layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[16].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.038ns (30.179%)  route 0.088ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.960ns (routing 0.497ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.633ns, distribution 0.517ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.960     1.268    layer_input/neuron[16].cuba_lif_inst/bmem_dut/CLK
    SLICE_X21Y30         FDCE                                         r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.306 r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/psum_reg[1]/Q
                         net (fo=4, routed)           0.088     1.394    layer_input/neuron[16].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[1]
    SLICE_X21Y30         FDCE                                         r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.150     1.701    layer_input/neuron[16].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X21Y30         FDCE                                         r  layer_input/neuron[16].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C

Slack:                    inf
  Source:                 layer_input/neuron[19].cuba_lif_inst/bmem_dut/psum_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[19].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.158%)  route 0.086ns (68.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.962ns (routing 0.497ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.159ns (routing 0.633ns, distribution 0.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.962     1.270    layer_input/neuron[19].cuba_lif_inst/bmem_dut/CLK
    SLICE_X15Y38         FDCE                                         r  layer_input/neuron[19].cuba_lif_inst/bmem_dut/psum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.309 r  layer_input/neuron[19].cuba_lif_inst/bmem_dut/psum_reg[0]/Q
                         net (fo=5, routed)           0.086     1.395    layer_input/neuron[19].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[0]
    SLICE_X15Y40         FDCE                                         r  layer_input/neuron[19].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.159     1.709    layer_input/neuron[19].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X15Y40         FDCE                                         r  layer_input/neuron[19].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[0]/C

Slack:                    inf
  Source:                 layer_input/neuron[18].cuba_lif_inst/bmem_dut/psum_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.038ns (30.179%)  route 0.088ns (69.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.962ns (routing 0.497ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.633ns, distribution 0.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.962     1.270    layer_input/neuron[18].cuba_lif_inst/bmem_dut/CLK
    SLICE_X16Y37         FDCE                                         r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/psum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.308 r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/psum_reg[1]/Q
                         net (fo=4, routed)           0.088     1.396    layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[7]_0[1]
    SLICE_X16Y37         FDCE                                         r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.350     0.350 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.350    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.531    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.550 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.158     1.709    layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/spkclk_IBUF_BUFG
    SLICE_X16Y37         FDCE                                         r  layer_input/neuron[18].cuba_lif_inst/bmem_dut/ff_sync/in_q1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  memclk
  To Clock:  

Max Delay             0 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.561ns  (logic 0.465ns (29.758%)  route 1.097ns (70.242%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.006ns (routing 0.497ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.006     1.314    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X22Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  cfg_decoder/config_reg_reg[6][0]/Q
                         net (fo=8, routed)           0.081     1.433    cfg_decoder/config_reg_reg[6][0]
    SLICE_X24Y62         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.469 r  cfg_decoder/gpout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.016     2.485    gpout_OBUF[7]
    D25                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.390     2.875 r  gpout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.875    gpout[7]
    D25                                                               r  gpout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.562ns  (logic 0.487ns (31.190%)  route 1.075ns (68.810%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.006ns (routing 0.497ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.006     1.314    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X22Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  cfg_decoder/config_reg_reg[6][0]/Q
                         net (fo=8, routed)           0.069     1.421    cfg_decoder/config_reg_reg[6][0]
    SLICE_X24Y62         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     1.481 r  cfg_decoder/gpout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.006     2.487    gpout_OBUF[6]
    D24                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.388     2.875 r  gpout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.875    gpout[6]
    D24                                                               r  gpout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.567ns  (logic 0.461ns (29.391%)  route 1.107ns (70.609%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.006ns (routing 0.497ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.006     1.314    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X22Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  cfg_decoder/config_reg_reg[6][0]/Q
                         net (fo=8, routed)           0.060     1.412    cfg_decoder/config_reg_reg[6][0]
    SLICE_X24Y62         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     1.452 r  cfg_decoder/gpout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.047     2.499    gpout_OBUF[5]
    C24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.382     2.881 r  gpout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.881    gpout[5]
    C24                                                               r  gpout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[7][4]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 0.466ns (28.848%)  route 1.149ns (71.152%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      0.999ns (routing 0.497ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         0.999     1.307    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X24Y61         FDCE                                         r  cfg_decoder/config_reg_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.346 r  cfg_decoder/config_reg_reg[7][4]/Q
                         net (fo=16, routed)          0.062     1.407    layer_mid[1].layer/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[0]_inst_i_1[3]
    SLICE_X24Y60         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.421 r  layer_mid[1].layer/neuron[19].cuba_lif_inst/lif_dut/gpout_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.021     1.442    cfg_decoder/vmem_int[1][3]
    SLICE_X24Y60         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.014     1.456 r  cfg_decoder/gpout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.066     2.522    gpout_OBUF[3]
    C26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.399     2.921 r  gpout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.921    gpout[3]
    C26                                                               r  gpout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.451ns (27.985%)  route 1.160ns (72.015%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.005ns (routing 0.497ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.005     1.313    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X21Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.352 r  cfg_decoder/config_reg_reg[6][1]/Q
                         net (fo=8, routed)           0.078     1.430    cfg_decoder/config_reg_reg[6][1]
    SLICE_X23Y60         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.444 r  cfg_decoder/gpout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.082     2.526    gpout_OBUF[0]
    B25                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.398     2.924 r  gpout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.924    gpout[0]
    B25                                                               r  gpout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 0.461ns (28.539%)  route 1.154ns (71.461%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.006ns (routing 0.497ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.006     1.314    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X22Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  cfg_decoder/config_reg_reg[6][0]/Q
                         net (fo=8, routed)           0.084     1.437    cfg_decoder/config_reg_reg[6][0]
    SLICE_X24Y61         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     1.477 r  cfg_decoder/gpout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.070     2.547    gpout_OBUF[4]
    D23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.382     2.929 r  gpout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.929    gpout[4]
    D23                                                               r  gpout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.461ns (27.983%)  route 1.186ns (72.017%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.006ns (routing 0.497ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.006     1.314    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X22Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  cfg_decoder/config_reg_reg[6][0]/Q
                         net (fo=8, routed)           0.083     1.436    cfg_decoder/config_reg_reg[6][0]
    SLICE_X24Y60         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.458 r  cfg_decoder/gpout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.103     2.561    gpout_OBUF[2]
    D26                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.400     2.961 r  gpout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.961    gpout[2]
    D26                                                               r  gpout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cfg_decoder/config_reg_reg[6][1]/C
                            (rising edge-triggered cell FDCE clocked by memclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            gpout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 0.472ns (27.831%)  route 1.224ns (72.169%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.005ns (routing 0.497ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock memclk rise edge)     0.000     0.000 r  
    K22                                               0.000     0.000 r  memclk (IN)
                         net (fo=0)                   0.000     0.000    memclk_IBUF_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.140     0.140 r  memclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.140    memclk_IBUF_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.140 r  memclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.291    memclk_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.308 r  memclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=777, routed)         1.005     1.313    cfg_decoder/memclk_IBUF_BUFG
    SLICE_X21Y61         FDCE                                         r  cfg_decoder/config_reg_reg[6][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.352 r  cfg_decoder/config_reg_reg[6][1]/Q
                         net (fo=8, routed)           0.105     1.457    cfg_decoder/config_reg_reg[6][1]
    SLICE_X23Y60         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.492 r  cfg_decoder/gpout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.119     2.611    gpout_OBUF[1]
    B26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.398     3.009 r  gpout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.009    gpout[1]
    B26                                                               r  gpout[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spkclk
  To Clock:  

Max Delay             0 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer_output/neuron[4].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.095ns  (logic 0.425ns (38.829%)  route 0.670ns (61.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.043ns (routing 0.566ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.043     1.346    layer_output/neuron[4].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X21Y112        FDCE                                         r  layer_output/neuron[4].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.385 r  layer_output/neuron[4].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.670     2.055    spk_out_OBUF[4]
    K21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.441 r  spk_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.441    spk_out[4]
    K21                                                               r  spk_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[1].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.099ns  (logic 0.387ns (35.205%)  route 0.712ns (64.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.041ns (routing 0.566ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.041     1.344    layer_output/neuron[1].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X19Y102        FDCE                                         r  layer_output/neuron[1].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y102        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.383 r  layer_output/neuron[1].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.712     2.095    spk_out_OBUF[1]
    L23                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.348     2.442 r  spk_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.442    spk_out[1]
    L23                                                               r  spk_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[0].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 0.387ns (34.792%)  route 0.726ns (65.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.045ns (routing 0.566ns, distribution 0.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.045     1.347    layer_output/neuron[0].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X17Y98         FDCE                                         r  layer_output/neuron[0].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.386 r  layer_output/neuron[0].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.726     2.112    spk_out_OBUF[0]
    L22                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.348     2.460 r  spk_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.460    spk_out[0]
    L22                                                               r  spk_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.445ns (39.221%)  route 0.689ns (60.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.035ns (routing 0.566ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.035     1.338    layer_output/neuron[8].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X18Y92         FDCE                                         r  layer_output/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y92         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.377 r  layer_output/neuron[8].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.689     2.066    spk_out_OBUF[8]
    J19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.406     2.471 r  spk_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.471    spk_out[8]
    J19                                                               r  spk_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[5].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 0.427ns (37.173%)  route 0.721ns (62.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.046ns (routing 0.566ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.046     1.348    layer_output/neuron[5].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X23Y111        FDCE                                         r  layer_output/neuron[5].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.387 r  layer_output/neuron[5].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.721     2.108    spk_out_OBUF[5]
    J21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.388     2.496 r  spk_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.496    spk_out[5]
    J21                                                               r  spk_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[9].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.434ns (36.787%)  route 0.746ns (63.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.041ns (routing 0.566ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.041     1.343    layer_output/neuron[9].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X17Y88         FDCE                                         r  layer_output/neuron[9].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.382 r  layer_output/neuron[9].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.746     2.128    spk_out_OBUF[9]
    J20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     2.523 r  spk_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.523    spk_out[9]
    J20                                                               r  spk_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[3].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.250ns  (logic 0.425ns (34.009%)  route 0.825ns (65.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.083ns (routing 0.566ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.083     1.385    layer_output/neuron[3].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X30Y98         FDCE                                         r  layer_output/neuron[3].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.424 r  layer_output/neuron[3].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.825     2.249    spk_out_OBUF[3]
    K20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.386     2.635 r  spk_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.635    spk_out[3]
    K20                                                               r  spk_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[7].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.244ns  (logic 0.426ns (34.220%)  route 0.818ns (65.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.091ns (routing 0.566ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.091     1.393    layer_output/neuron[7].cuba_lif_inst/lif_dut/refr_cnt_reg[7]_0
    SLICE_X29Y88         FDCE                                         r  layer_output/neuron[7].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.432 r  layer_output/neuron[7].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.818     2.250    spk_out_OBUF[7]
    L19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.387     2.637 r  spk_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.637    spk_out[7]
    L19                                                               r  spk_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[2].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.255ns  (logic 0.426ns (33.931%)  route 0.829ns (66.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.088ns (routing 0.566ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.088     1.390    layer_output/neuron[2].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X32Y96         FDCE                                         r  layer_output/neuron[2].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.429 r  layer_output/neuron[2].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.829     2.258    spk_out_OBUF[2]
    L20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.387     2.645 r  spk_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.645    spk_out[2]
    L20                                                               r  spk_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer_output/neuron[6].cuba_lif_inst/lif_dut/outspk_reg/C
                            (rising edge-triggered cell FDCE clocked by spkclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            spk_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.299ns  (logic 0.424ns (32.650%)  route 0.875ns (67.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.100ns
  Clock Net Delay (Source):      1.086ns (routing 0.566ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spkclk rise edge)     0.000     0.000 r  
    H23                                               0.000     0.000 r  spkclk (IN)
                         net (fo=0)                   0.000     0.000    spkclk_IBUF_inst/I
    H23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.142     0.142 r  spkclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.142    spkclk_IBUF_inst/OUT
    H23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.142 r  spkclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.286    spkclk_IBUF
    BUFGCE_X0Y71         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.303 r  spkclk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=1664, routed)        1.086     1.389    layer_output/neuron[6].cuba_lif_inst/lif_dut/int_vmem_reg[7]_0
    SLICE_X31Y83         FDCE                                         r  layer_output/neuron[6].cuba_lif_inst/lif_dut/outspk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.427 r  layer_output/neuron[6].cuba_lif_inst/lif_dut/outspk_reg/Q
                         net (fo=1, routed)           0.875     2.302    spk_out_OBUF[6]
    M19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.386     2.688 r  spk_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.688    spk_out[6]
    M19                                                               r  spk_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





