# File saved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
# 
# non-default properties - (restore without -noprops)
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 12
property maxzoom 5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #ff6666
property objecthighlight4 #0000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlapcolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 8
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 12
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 4
property timelimit 1
#
module new integrate_module work:integrate_module:NOFILE -nosplit
load symbol pipelined_dp work:pipelined_dp:NOFILE HIERBOX pin clk input.left pin rst input.left pinBus ledSel input.left [1:0] pinBus leds output.right [15:0] pinBus ssd output.right [12:0] pinBus ssdSel input.left [3:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol SSDDriver work:SSDDriver:NOFILE HIERBOX pin clk input.left pinBus Anode output.right [3:0] pinBus LED_out output.right [6:0] pinBus num input.left [12:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol nbitMux work:abstract:NOFILE HIERBOX pin s input.left pinBus a input.left [31:0] pinBus b input.left [31:0] pinBus out output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol branch_ContUnit work:branch_ContUnit:NOFILE HIERBOX pin cf input.left pin sf input.left pin vf input.left pin zf input.left pinBus inst input.left [7:0] pinBus pc_sel output.right [1:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol Register__parameterized33 work:Register__parameterized33:NOFILE HIERBOX pin clk input.left pin load input.left pin rst input.left pinBus D input.left [184:0] pinBus Q output.right [184:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol FC work:FC:NOFILE HIERBOX pin MEM_WB_regWrite input.left pinBus FA output.right [1:0] pinBus FB output.right [1:0] pinBus ID_EX_Rs1 input.left [4:0] pinBus ID_EX_Rs2 input.left [4:0] pinBus MEM_WB_Rd input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol Register__parameterized32 work:Register__parameterized32:NOFILE HIERBOX pin clk input.left pin load input.left pin rst input.left pinBus D input.left [199:0] pinBus Q output.right [199:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol Register work:Register:NOFILE HIERBOX pin clk input.left pin load input.left pin rst input.left pinBus D input.left [95:0] pinBus Q output.right [95:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_AND4 work AND pinBus I0 input [31:0] pinBus I1 input [31:0] pinBus O output [31:0] fillcolor 1
load symbol Register__parameterized34 work:Register__parameterized34:NOFILE HIERBOX pin clk input.left pin load input.left pin rst input.left pinBus D input.left [168:0] pinBus Q output.right [168:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RegFile work:RegFile:NOFILE HIERBOX pin clk input.left pin regwrite input.left pin rst input.left pinBus readdata1 output.right [31:0] pinBus readdata2 output.right [31:0] pinBus readreg1 input.left [4:0] pinBus readreg2 input.left [4:0] pinBus writedata input.left [31:0] pinBus writereg input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol MUX8x1 work:MUX8x1:NOFILE HIERBOX pinBus In1 input.left [31:0] pinBus In2 input.left [31:0] pinBus In3 input.left [31:0] pinBus In4 input.left [31:0] pinBus In5 input.left [31:0] pinBus In6 input.left [31:0] pinBus In7 input.left [31:0] pinBus In8 input.left [31:0] pinBus Out output.right [31:0] pinBus sel input.left [2:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol ALU_ContUnit work:ALU_ContUnit:NOFILE HIERBOX pinBus ALUOp input.left [1:0] pinBus ALU_sel output.right [4:0] pinBus Inst_25_30and14to12 input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol ALU work:ALU:NOFILE HIERBOX pin cf output.right pin sf output.right pin vf output.right pin zf output.right pinBus a input.left [31:0] pinBus alufn input.left [4:0] pinBus b input.left [31:0] pinBus r output.right [31:0] pinBus shamt input.left [4:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_INV0 work INV pin I0 input pin O output fillcolor 1
load symbol ContUnit work:ContUnit:NOFILE HIERBOX pin ALUSrc output.right pin branch output.right pin ebreak_signal output.right pin memRead output.right pin memWrite output.right pin regWrite output.right pinBus ALUOp output.right [1:0] pinBus inst input.left [31:0] pinBus memToReg output.right [2:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol decoder_compressed work:decoder_compressed:NOFILE HIERBOX pinBus Inst_C input.left [15:0] pinBus inst output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol MUX4x1 work:abstract:NOFILE HIERBOX pinBus in1 input.left [31:0] pinBus in2 input.left [31:0] pinBus in3 input.left [31:0] pinBus in4 input.left [31:0] pinBus out output.right [31:0] pinBus sel input.left [1:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol nbitMux__parameterized1 work:nbitMux__parameterized1:NOFILE HIERBOX pin s input.left pinBus a input.left [6:0] pinBus b input.left [6:0] pinBus out output.right [6:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol nbitMux__parameterized0 work:nbitMux__parameterized0:NOFILE HIERBOX pin s input.left pinBus a input.left [9:0] pinBus b input.left [9:0] pinBus out output.right [9:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_MUX2622 work MUX pinBus I0 input.left [1:0] pinBus I1 input.left [1:0] pinBus O output.right [1:0] pinBus S input.bot [1:0] fillcolor 1
load symbol Clock_divider work:Clock_divider:NOFILE HIERBOX pin clock_in input.left pin clock_out output.right boxcolor 1 fillcolor 2 minwidth 13%
load symbol ImmGenerator work:ImmGenerator:NOFILE HIERBOX pinBus IR input.left [31:0] pinBus out output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_MUX2572 work MUX pin S input.bot pinBus I0 input.left [31:0] pinBus I1 input.left [31:0] pinBus O output.right [31:0] fillcolor 1
load symbol RTL_MUX2619 work MUX pinBus I0 input.left [15:0] pinBus I1 input.left [15:0] pinBus I2 input.left [15:0] pinBus I3 input.left [15:0] pinBus O output.right [15:0] pinBus S input.bot [1:0] fillcolor 1
load symbol nbitMux work:nbitMux:NOFILE HIERBOX pin s input.left pinBus a input.left [31:0] pinBus b input.left [31:0] pinBus out output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol memory work:memory:NOFILE HIERBOX pin clk input.left pin is_regular_inst output.right pin mem_Read input.left pin mem_write input.left pin sClk input.left pinBus addr input.left [31:0] pinBus addr_inst input.left [31:0] pinBus data_in input.left [31:0] pinBus data_out output.right [31:0] pinBus func3 input.left [2:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol MUX4x1 work:MUX4x1:NOFILE HIERBOX pinBus in1 input.left [31:0] pinBus in2 input.left [31:0] pinBus in3 input.left [31:0] pinBus in4 input.left [31:0] pinBus out output.right [31:0] pinBus sel input.left [1:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RCA work:RCA:NOFILE HIERBOX pin cin input.left pin cout output.right pinBus sum output.right [31:0] pinBus x input.left [31:0] pinBus y input.left [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RCA work:abstract:NOFILE HIERBOX pin cin input.left pin cout output.right pinBus sum output.right [31:0] pinBus x input.left [31:0] pinBus y input.left [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_MUX2601 work MUX pin S input.bot pinBus I0 input.left [4:0] pinBus I1 input.left [4:0] pinBus O output.right [4:0] fillcolor 1
load symbol PC work:PC:NOFILE HIERBOX pin clk input.left pin load input.left pin rst input.left pinBus in input.left [31:0] pinBus out output.right [31:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_MUX2623 work MUX pinBus I0 input.left [12:0] pinBus I1 input.left [12:0] pinBus I10 input.left [12:0] pinBus I11 input.left [12:0] pinBus I2 input.left [12:0] pinBus I3 input.left [12:0] pinBus I4 input.left [12:0] pinBus I5 input.left [12:0] pinBus I6 input.left [12:0] pinBus I7 input.left [12:0] pinBus I8 input.left [12:0] pinBus I9 input.left [12:0] pinBus O output.right [12:0] pinBus S input.bot [3:0] fillcolor 1
load port rclk input -pg 1 -y 50
load port rst input -pg 1 -y 90
load port clk input -pg 1 -y 150
load portBus ledSel input [1:0] -attr @name ledSel[1:0] -pg 1 -y 70
load portBus ssdSel input [3:0] -attr @name ssdSel[3:0] -pg 1 -y 110
load portBus an output [3:0] -attr @name an[3:0] -pg 1 -y 150
load portBus led output [15:0] -attr @name led[15:0] -pg 1 -y 70
load portBus seg output [6:0] -attr @name seg[6:0] -pg 1 -y 170
load inst cpu pipelined_dp work:pipelined_dp:NOFILE -autohide -attr @cell(#000000) pipelined_dp -attr @fillcolor #fafafa -pinBusAttr ledSel @name ledSel[1:0] -pinBusAttr leds @name leds[15:0] -pinBusAttr ssd @name ssd[12:0] -pinBusAttr ssdSel @name ssdSel[3:0] -pg 1 -lvl 1 -y 48
load inst cpu|IF_ID Register work:Register:NOFILE -hier cpu -autohide -attr @cell(#000000) Register -attr @name IF_ID -pinBusAttr D @name D[95:0] -pinBusAttr Q @name Q[95:0] -pg 1 -lvl 16 -y 668
load inst cpu|alu_cont_mod ALU_ContUnit work:ALU_ContUnit:NOFILE -hier cpu -autohide -attr @cell(#000000) ALU_ContUnit -attr @name alu_cont_mod -pinBusAttr ALUOp @name ALUOp[1:0] -pinBusAttr ALU_sel @name ALU_sel[4:0] -pinBusAttr Inst_25_30and14to12 @name Inst_25_30and14to12[4:0] -pg 1 -lvl 7 -y 318
load inst cpu|ALU_2nd_source_mod nbitMux work:abstract:NOFILE -hier cpu -autohide -attr @cell(#000000) nbitMux -attr @name ALU_2nd_source_mod -pinBusAttr a @name a[31:0] -pinBusAttr b @name b[31:0] -pinBusAttr out @name out[31:0] -pg 1 -lvl 6 -y 318
load inst cpu|clk0_i RTL_INV0 work -hier cpu -attr @cell(#000000) RTL_INV -attr @name clk0_i -pg 1 -lvl 3 -y 708
load inst cpu|flush_EX_MEM_cont nbitMux__parameterized1 work:nbitMux__parameterized1:NOFILE -hier cpu -autohide -attr @cell(#000000) nbitMux__parameterized1 -attr @name flush_EX_MEM_cont -pinBusAttr a @name a[6:0] -pinBusAttr b @name b[6:0] -pinBusAttr out @name out[6:0] -pg 1 -lvl 8 -y 478
load inst cpu|flush_wire_i RTL_MUX2622 work -hier cpu -attr @cell(#000000) RTL_MUX -attr @name flush_wire_i -pinBusAttr I0 @name I0[1:0] -pinBusAttr I0 @attr V=B\"01\",\ S=2'b00 -pinBusAttr I1 @name I1[1:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[1:0] -pinBusAttr S @name S[1:0] -pg 1 -lvl 12 -y 518
load inst cpu|inst_out_i RTL_MUX2572 work -hier cpu -attr @cell(#000000) RTL_MUX -attr @name inst_out_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I0 @attr S=1'b1 -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr S=default -pinBusAttr O @name O[31:0] -pg 1 -lvl 15 -y 978
load inst cpu|memory_instance memory work:memory:NOFILE -hier cpu -autohide -attr @cell(#000000) memory -attr @name memory_instance -pinBusAttr addr @name addr[31:0] -pinBusAttr addr_inst @name addr_inst[31:0] -pinBusAttr data_in @name data_in[31:0] -pinBusAttr data_out @name data_out[31:0] -pinBusAttr func3 @name func3[2:0] -pg 1 -lvl 11 -y 568
load inst cpu|alu_mod ALU work:ALU:NOFILE -hier cpu -autohide -attr @cell(#000000) ALU -attr @name alu_mod -pinBusAttr a @name a[31:0] -pinBusAttr alufn @name alufn[4:0] -pinBusAttr b @name b[31:0] -pinBusAttr r @name r[31:0] -pinBusAttr shamt @name shamt[4:0] -pg 1 -lvl 8 -y 278
load inst cpu|Branch_CU branch_ContUnit work:branch_ContUnit:NOFILE -hier cpu -autohide -attr @cell(#000000) branch_ContUnit -attr @name Branch_CU -pinBusAttr inst @name inst[7:0] -pinBusAttr pc_sel @name pc_sel[1:0] -pg 1 -lvl 11 -y 218
load inst cpu|cont_mod ContUnit work:ContUnit:NOFILE -hier cpu -autohide -attr @cell(#000000) ContUnit -attr @name cont_mod -pinAttr ebreak_signal @attr n/c -pinBusAttr ALUOp @name ALUOp[1:0] -pinBusAttr inst @name inst[31:0] -pinBusAttr memToReg @name memToReg[2:0] -pg 1 -lvl 3 -y 198
load inst cpu|next_pc_source MUX4x1 work:MUX4x1:NOFILE -hier cpu -autohide -attr @cell(#000000) MUX4x1 -attr @name next_pc_source -pinBusAttr in1 @name in1[31:0] -pinBusAttr in2 @name in2[31:0] -pinBusAttr in3 @name in3[31:0] -pinBusAttr in4 @name in4[31:0] -pinBusAttr out @name out[31:0] -pinBusAttr sel @name sel[1:0] -pg 1 -lvl 14 -y 478
load inst cpu|pc_mod PC work:PC:NOFILE -hier cpu -autohide -attr @cell(#000000) PC -attr @name pc_mod -pinBusAttr in @name in[31:0] -pinBusAttr out @name out[31:0] -pg 1 -lvl 15 -y 498
load inst cpu|secondInALU MUX4x1 work:abstract:NOFILE -hier cpu -autohide -attr @cell(#000000) MUX4x1 -attr @name secondInALU -pinBusAttr in1 @name in1[31:0] -pinBusAttr in2 @name in2[31:0] -pinBusAttr in3 @name in3[31:0] -pinBusAttr in4 @name in4[31:0] -pinBusAttr out @name out[31:0] -pinBusAttr sel @name sel[1:0] -pg 1 -lvl 7 -y 118
load inst cpu|RF_write_src MUX8x1 work:MUX8x1:NOFILE -hier cpu -autohide -attr @cell(#000000) MUX8x1 -attr @name RF_write_src -pinBusAttr In1 @name In1[31:0] -pinBusAttr In2 @name In2[31:0] -pinBusAttr In3 @name In3[31:0] -pinBusAttr In4 @name In4[31:0] -pinBusAttr In5 @name In5[31:0] -pinBusAttr In6 @name In6[31:0] -pinBusAttr In7 @name In7[31:0] -pinBusAttr In8 @name In8[31:0] -pinBusAttr Out @name Out[31:0] -pinBusAttr sel @name sel[2:0] -pg 1 -lvl 3 -y 798
load inst cpu|flush_mux nbitMux__parameterized0 work:nbitMux__parameterized0:NOFILE -hier cpu -autohide -attr @cell(#000000) nbitMux__parameterized0 -attr @name flush_mux -pinBusAttr a @name a[9:0] -pinBusAttr b @name b[9:0] -pinBusAttr out @name out[9:0] -pg 1 -lvl 4 -y 318
load inst cpu|immGen_mod ImmGenerator work:ImmGenerator:NOFILE -hier cpu -autohide -attr @cell(#000000) ImmGenerator -attr @name immGen_mod -pinBusAttr IR @name IR[31:0] -pinBusAttr out @name out[31:0] -pg 1 -lvl 4 -y 978
load inst cpu|ID_EX Register__parameterized32 work:Register__parameterized32:NOFILE -hier cpu -autohide -attr @cell(#000000) Register__parameterized32 -attr @name ID_EX -pinBusAttr D @name D[199:0] -pinBusAttr Q @name Q[199:0] -pg 1 -lvl 5 -y 778
load inst cpu|half_freq Clock_divider work:Clock_divider:NOFILE -hier cpu -autohide -attr @cell(#000000) Clock_divider -attr @name half_freq -pg 1 -lvl 1 -y 708
load inst cpu|IF_ID_inst_MUX nbitMux work:abstract:NOFILE -hier cpu -autohide -attr @cell(#000000) nbitMux -attr @name IF_ID_inst_MUX -pinBusAttr a @name a[31:0] -pinBusAttr a @attr V=X\"00000033\" -pinBusAttr b @name b[31:0] -pinBusAttr out @name out[31:0] -pg 1 -lvl 13 -y 1008
load inst cpu|ssd_i RTL_MUX2623 work -hier cpu -attr @cell(#000000) RTL_MUX -attr @name ssd_i -pinBusAttr I0 @name I0[12:0] -pinBusAttr I0 @attr S=4'b0000 -pinBusAttr I1 @name I1[12:0] -pinBusAttr I1 @attr S=4'b0001 -pinBusAttr I10 @name I10[12:0] -pinBusAttr I10 @attr S=4'b1010 -pinBusAttr I11 @name I11[12:0] -pinBusAttr I11 @attr S=default -pinBusAttr I2 @name I2[12:0] -pinBusAttr I2 @attr S=4'b0010 -pinBusAttr I3 @name I3[12:0] -pinBusAttr I3 @attr S=4'b0011 -pinBusAttr I4 @name I4[12:0] -pinBusAttr I4 @attr S=4'b0100 -pinBusAttr I5 @name I5[12:0] -pinBusAttr I5 @attr S=4'b0101 -pinBusAttr I6 @name I6[12:0] -pinBusAttr I6 @attr S=4'b0110 -pinBusAttr I7 @name I7[12:0] -pinBusAttr I7 @attr S=4'b0111 -pinBusAttr I8 @name I8[12:0] -pinBusAttr I8 @attr S=4'b1000 -pinBusAttr I9 @name I9[12:0] -pinBusAttr I9 @attr S=4'b1001 -pinBusAttr O @name O[12:0] -pinBusAttr S @name S[3:0] -pg 1 -lvl 17 -y 888
load inst cpu|RF_mod RegFile work:RegFile:NOFILE -hier cpu -autohide -attr @cell(#000000) RegFile -attr @name RF_mod -pinBusAttr readdata1 @name readdata1[31:0] -pinBusAttr readdata2 @name readdata2[31:0] -pinBusAttr readreg1 @name readreg1[4:0] -pinBusAttr readreg2 @name readreg2[4:0] -pinBusAttr writedata @name writedata[31:0] -pinBusAttr writereg @name writereg[4:0] -pg 1 -lvl 4 -y 778
load inst cpu|decoder_c decoder_compressed work:decoder_compressed:NOFILE -hier cpu -autohide -attr @cell(#000000) decoder_compressed -attr @name decoder_c -pinBusAttr Inst_C @name Inst_C[15:0] -pinBusAttr inst @name inst[31:0] -pg 1 -lvl 14 -y 988
load inst sd SSDDriver work:SSDDriver:NOFILE -autohide -attr @cell(#000000) SSDDriver -pinBusAttr Anode @name Anode[3:0] -pinBusAttr LED_out @name LED_out[6:0] -pinBusAttr num @name num[12:0] -pg 1 -lvl 2 -y 140
load inst cpu|pc_inc_i RTL_MUX2601 work -hier cpu -attr @cell(#000000) RTL_MUX -attr @name pc_inc_i -pinBusAttr I0 @name I0[4:0] -pinBusAttr I0 @attr V=B\"00100\",\ S=1'b1 -pinBusAttr I1 @name I1[4:0] -pinBusAttr I1 @attr V=B\"00010\",\ S=default -pinBusAttr O @name O[4:0] -pg 1 -lvl 12 -y 668
load inst cpu|JALR_PC_i RTL_AND4 work -hier cpu -attr @cell(#000000) RTL_AND -attr @name JALR_PC_i -pinBusAttr I0 @name I0[31:0] -pinBusAttr I1 @name I1[31:0] -pinBusAttr I1 @attr V=X\"FFFFFFFE\" -pinBusAttr O @name O[31:0] -pg 1 -lvl 13 -y 508
load inst cpu|leds_i RTL_MUX2619 work -hier cpu -attr @cell(#000000) RTL_MUX -attr @name leds_i -pinBusAttr I0 @name I0[15:0] -pinBusAttr I0 @attr S=2'b00 -pinBusAttr I1 @name I1[15:0] -pinBusAttr I1 @attr S=2'b01 -pinBusAttr I2 @name I2[15:0] -pinBusAttr I2 @attr S=2'b10 -pinBusAttr I3 @name I3[15:0] -pinBusAttr I3 @attr S=default -pinBusAttr O @name O[15:0] -pinBusAttr S @name S[1:0] -pg 1 -lvl 17 -y 88
load inst cpu|mem_MUX nbitMux work:nbitMux:NOFILE -hier cpu -autohide -attr @cell(#000000) nbitMux -attr @name mem_MUX -pinBusAttr a @name a[31:0] -pinBusAttr b @name b[31:0] -pinBusAttr out @name out[31:0] -pg 1 -lvl 10 -y 538
load inst cpu|firstInALU MUX4x1 work:abstract:NOFILE -hier cpu -autohide -attr @cell(#000000) MUX4x1 -attr @name firstInALU -pinBusAttr in1 @name in1[31:0] -pinBusAttr in2 @name in2[31:0] -pinBusAttr in3 @name in3[31:0] -pinBusAttr in4 @name in4[31:0] -pinBusAttr out @name out[31:0] -pinBusAttr sel @name sel[1:0] -pg 1 -lvl 7 -y 438
load inst cpu|pc_adder_imm RCA work:abstract:NOFILE -hier cpu -autohide -attr @cell(#000000) RCA -attr @name pc_adder_imm -pinAttr cout @attr n/c -pinBusAttr sum @name sum[31:0] -pinBusAttr x @name x[31:0] -pinBusAttr y @name y[31:0] -pg 1 -lvl 8 -y 138
load inst cpu|EX_MEM Register__parameterized33 work:Register__parameterized33:NOFILE -hier cpu -autohide -attr @cell(#000000) Register__parameterized33 -attr @name EX_MEM -pinBusAttr D @name D[184:0] -pinBusAttr Q @name Q[184:0] -pg 1 -lvl 9 -y 478
load inst cpu|FU FC work:FC:NOFILE -hier cpu -autohide -attr @cell(#000000) FC -attr @name FU -pinBusAttr FA @name FA[1:0] -pinBusAttr FB @name FB[1:0] -pinBusAttr ID_EX_Rs1 @name ID_EX_Rs1[4:0] -pinBusAttr ID_EX_Rs2 @name ID_EX_Rs2[4:0] -pinBusAttr MEM_WB_Rd @name MEM_WB_Rd[4:0] -pg 1 -lvl 6 -y 478
load inst cpu|MEM_WB Register__parameterized34 work:Register__parameterized34:NOFILE -hier cpu -autohide -attr @cell(#000000) Register__parameterized34 -attr @name MEM_WB -pinBusAttr D @name D[168:0] -pinBusAttr Q @name Q[168:0] -pg 1 -lvl 2 -y 718
load inst cpu|pc_adder_4 RCA work:RCA:NOFILE -hier cpu -autohide -attr @cell(#000000) RCA -attr @name pc_adder_4 -pinAttr cout @attr n/c -pinBusAttr sum @name sum[31:0] -pinBusAttr x @name x[31:0] -pinBusAttr y @name y[31:0] -pg 1 -lvl 13 -y 638
load net cpu|ID_EX_shamt[2] -attr @rip Q[2] -attr @name ID_EX_shamt[2] -pin cpu|ID_EX Q[2] -pin cpu|alu_mod shamt[2]
load net cpu|pc_in[2] -attr @rip out[2] -attr @name pc_in[2] -pin cpu|next_pc_source out[2] -pin cpu|pc_mod in[2] -pin cpu|ssd_i I3[2]
load net cpu|ssd[4] -attr @rip O[4] -attr @name ssd[4] -hierPin cpu ssd[4] -pin cpu|ssd_i O[4]
load net cpu|ALU_result[19] -attr @rip r[19] -attr @name ALU_result[19] -pin cpu|EX_MEM D[128] -pin cpu|alu_mod r[19]
load net cpu|mem_out_final[16] -attr @rip out[16] -attr @name mem_out_final[16] -pin cpu|IF_ID_inst_MUX out[16] -pin cpu|inst_out_i I0[16]
load net cpu|pc_in[10] -attr @rip out[10] -attr @name pc_in[10] -pin cpu|next_pc_source out[10] -pin cpu|pc_mod in[10] -pin cpu|ssd_i I3[10]
load net cpu|pc_out[15] -attr @rip out[15] -attr @name pc_out[15] -pin cpu|IF_ID D[79] -pin cpu|mem_MUX a[15] -pin cpu|memory_instance addr_inst[15] -pin cpu|next_pc_source in4[15] -pin cpu|pc_adder_4 y[15] -pin cpu|pc_mod out[15]
load net cpu|inst_decompressed[21] -attr @rip inst[21] -attr @name inst_decompressed[21] -pin cpu|decoder_c inst[21] -pin cpu|inst_out_i I1[21]
load net cpu|mem_addr[26] -attr @rip out[26] -attr @name mem_addr[26] -pin cpu|mem_MUX out[26] -pin cpu|memory_instance addr[26]
load net cpu|leds[3] -attr @rip O[3] -attr @name leds[3] -hierPin cpu leds[3] -pin cpu|leds_i O[3]
load net cpu|IF_ID_pc_adder_out[22] -attr @rip Q[22] -attr @name IF_ID_pc_adder_out[22] -pin cpu|ID_EX D[27] -pin cpu|IF_ID Q[22]
load net cpu|IF_ID_PC[27] -attr @rip Q[91] -attr @name IF_ID_PC[27] -pin cpu|ID_EX D[185] -pin cpu|IF_ID Q[91]
load net cpu|p_1_in[5] -attr @rip Q[53] -attr @name p_1_in[5] -pin cpu|ID_EX D[48] -pin cpu|ID_EX D[1] -pin cpu|IF_ID Q[53] -pin cpu|RF_mod readreg2[1] -pin cpu|cont_mod inst[21] -pin cpu|immGen_mod IR[21] -pin cpu|leds_i I1[5]
load net cpu|MEM_WB_ALU_out[23] -attr @rip Q[124] -attr @name MEM_WB_ALU_out[23] -pin cpu|MEM_WB Q[124] -pin cpu|RF_write_src In1[23]
load net cpu|ID_EX_PC[7] -attr @rip Q[165] -attr @name ID_EX_PC[7] -pin cpu|ID_EX Q[165] -pin cpu|pc_adder_imm y[7]
load net cpu|MEM_WB_BranchAddOut[26] -attr @rip Q[58] -attr @name MEM_WB_BranchAddOut[26] -pin cpu|MEM_WB Q[58] -pin cpu|RF_write_src In4[26]
load net cpu|read_data2[27] -attr @rip readdata2[27] -attr @name read_data2[27] -pin cpu|ID_EX D[121] -pin cpu|RF_mod readdata2[27]
load net cpu|MEM_WB_Imm[22] -attr @rip Q[86] -attr @name MEM_WB_Imm[22] -pin cpu|MEM_WB Q[86] -pin cpu|RF_write_src In3[22]
load net cpu|ALUin1[9] -attr @rip out[9] -attr @name ALUin1[9] -pin cpu|alu_mod a[9] -pin cpu|firstInALU out[9]
load net cpu|MEM_WB_BranchAddOut[11] -attr @rip Q[43] -attr @name MEM_WB_BranchAddOut[11] -pin cpu|MEM_WB Q[43] -pin cpu|RF_write_src In4[11]
load net cpu|ALU_result[29] -attr @rip r[29] -attr @name ALU_result[29] -pin cpu|EX_MEM D[138] -pin cpu|alu_mod r[29]
load net cpu|EX_MEM_pc_adder_out[29] -attr @rip Q[29] -attr @name EX_MEM_pc_adder_out[29] -pin cpu|EX_MEM Q[29] -pin cpu|MEM_WB D[29]
load net cpu|ID_EX_pc_adder_out[27] -attr @rip Q[32] -attr @name ID_EX_pc_adder_out[27] -pin cpu|EX_MEM D[27] -pin cpu|ID_EX Q[32]
load net cpu|ID_EX_Imm[7] -attr @rip Q[69] -attr @name ID_EX_Imm[7] -pin cpu|ALU_2nd_source_mod b[7] -pin cpu|EX_MEM D[39] -pin cpu|ID_EX Q[69] -pin cpu|pc_adder_imm x[7]
load net cpu|ID_EX_shamt[1] -attr @rip Q[1] -attr @name ID_EX_shamt[1] -pin cpu|ID_EX Q[1] -pin cpu|alu_mod shamt[1]
load net cpu|ID_EX_PC[20] -attr @rip Q[178] -attr @name ID_EX_PC[20] -pin cpu|ID_EX Q[178] -pin cpu|pc_adder_imm y[20]
load net cpu|ssd[3] -attr @rip O[3] -attr @name ssd[3] -hierPin cpu ssd[3] -pin cpu|ssd_i O[3]
load net cpu|pc_in[3] -attr @rip out[3] -attr @name pc_in[3] -pin cpu|next_pc_source out[3] -pin cpu|pc_mod in[3] -pin cpu|ssd_i I3[3]
load net cpu|MEM_WB_mem_out[2] -attr @rip Q[135] -attr @name MEM_WB_mem_out[2] -pin cpu|MEM_WB Q[135] -pin cpu|RF_write_src In2[2]
load net cpu|pc_out[14] -attr @rip out[14] -attr @name pc_out[14] -pin cpu|IF_ID D[78] -pin cpu|mem_MUX a[14] -pin cpu|memory_instance addr_inst[14] -pin cpu|next_pc_source in4[14] -pin cpu|pc_adder_4 y[14] -pin cpu|pc_mod out[14]
load net cpu|mem_out_final[17] -attr @rip out[17] -attr @name mem_out_final[17] -pin cpu|IF_ID_inst_MUX out[17] -pin cpu|inst_out_i I0[17]
load net cpu|MEM_WB_ALU_out[20] -attr @rip Q[121] -attr @name MEM_WB_ALU_out[20] -pin cpu|MEM_WB Q[121] -pin cpu|RF_write_src In1[20]
load net cpu|EX_MEM_Func[1] -attr @rip Q[70] -attr @name EX_MEM_Func[1] -pin cpu|EX_MEM Q[70] -pin cpu|memory_instance func3[1]
load net cpu|IF_ID_pc_adder_out[21] -attr @rip Q[21] -attr @name IF_ID_pc_adder_out[21] -pin cpu|ID_EX D[26] -pin cpu|IF_ID Q[21]
load net cpu|inst_decompressed[22] -attr @rip inst[22] -attr @name inst_decompressed[22] -pin cpu|decoder_c inst[22] -pin cpu|inst_out_i I1[22]
load net cpu|mem_addr[27] -attr @rip out[27] -attr @name mem_addr[27] -pin cpu|mem_MUX out[27] -pin cpu|memory_instance addr[27]
load net cpu|forwardB[0] -attr @rip FB[0] -attr @name forwardB[0] -pin cpu|FU FB[0] -pin cpu|secondInALU sel[0]
load net cpu|leds[4] -attr @rip O[4] -attr @name leds[4] -hierPin cpu leds[4] -pin cpu|leds_i O[4]
load net cpu|MEM_WB_BranchAddOut[25] -attr @rip Q[57] -attr @name MEM_WB_BranchAddOut[25] -pin cpu|MEM_WB Q[57] -pin cpu|RF_write_src In4[25]
load net cpu|IF_ID_PC[28] -attr @rip Q[92] -attr @name IF_ID_PC[28] -pin cpu|ID_EX D[186] -pin cpu|IF_ID Q[92]
load net cpu|read_data2[26] -attr @rip readdata2[26] -attr @name read_data2[26] -pin cpu|ID_EX D[120] -pin cpu|RF_mod readdata2[26]
load net cpu|MEM_WB_pc_adder_out[30] -attr @rip Q[30] -attr @name MEM_WB_pc_adder_out[30] -pin cpu|MEM_WB Q[30] -pin cpu|RF_write_src In5[30]
load net ledSel[0] -attr @rip ledSel[0] -pin cpu ledSel[0] -port ledSel[0]
load net cpu|imm_out[20] -attr @rip out[20] -attr @name imm_out[20] -pin cpu|ID_EX D[82] -pin cpu|immGen_mod out[20]
load net cpu|p_1_in[8] -attr @rip Q[56] -attr @name p_1_in[8] -pin cpu|ID_EX D[51] -pin cpu|ID_EX D[4] -pin cpu|IF_ID Q[56] -pin cpu|RF_mod readreg2[4] -pin cpu|cont_mod inst[24] -pin cpu|immGen_mod IR[24] -pin cpu|leds_i I1[8]
load net cpu|ID_EX_pc_adder_out[24] -attr @rip Q[29] -attr @name ID_EX_pc_adder_out[24] -pin cpu|EX_MEM D[24] -pin cpu|ID_EX Q[29]
load net cpu|EX_MEM_pc_adder_out[28] -attr @rip Q[28] -attr @name EX_MEM_pc_adder_out[28] -pin cpu|EX_MEM Q[28] -pin cpu|MEM_WB D[28]
load net cpu|MEM_WB_BranchAddOut[12] -attr @rip Q[44] -attr @name MEM_WB_BranchAddOut[12] -pin cpu|MEM_WB Q[44] -pin cpu|RF_write_src In4[12]
load net cpu|MEM_WB_Imm[25] -attr @rip Q[89] -attr @name MEM_WB_Imm[25] -pin cpu|MEM_WB Q[89] -pin cpu|RF_write_src In3[25]
load net cpu|pc_out[9] -attr @rip out[9] -attr @name pc_out[9] -pin cpu|IF_ID D[73] -pin cpu|mem_MUX a[9] -pin cpu|memory_instance addr_inst[9] -pin cpu|next_pc_source in4[9] -pin cpu|pc_adder_4 y[9] -pin cpu|pc_mod out[9] -pin cpu|ssd_i I0[9]
load net cpu|ID_EX_RegR2[7] -attr @rip Q[101] -attr @name ID_EX_RegR2[7] -pin cpu|ALU_2nd_source_mod a[7] -pin cpu|EX_MEM D[84] -pin cpu|ID_EX Q[101]
load net cpu|ID_EX_shamt[0] -attr @rip Q[0] -attr @name ID_EX_shamt[0] -pin cpu|ID_EX Q[0] -pin cpu|alu_mod shamt[0]
load net cpu|pc_in[0] -attr @rip out[0] -attr @name pc_in[0] -pin cpu|next_pc_source out[0] -pin cpu|pc_mod in[0] -pin cpu|ssd_i I3[0]
load net cpu|ID_EX_Imm[8] -attr @rip Q[70] -attr @name ID_EX_Imm[8] -pin cpu|ALU_2nd_source_mod b[8] -pin cpu|EX_MEM D[40] -pin cpu|ID_EX Q[70] -pin cpu|pc_adder_imm x[8]
load net cpu|ssd[12] -attr @rip O[12] -attr @name ssd[12] -hierPin cpu ssd[12] -pin cpu|ssd_i O[12]
load net cpu|ID_EX_PC[21] -attr @rip Q[179] -attr @name ID_EX_PC[21] -pin cpu|ID_EX Q[179] -pin cpu|pc_adder_imm y[21]
load net cpu|zf -attr @name zf -pin cpu|Branch_CU zf -pin cpu|EX_MEM D[143] -pin cpu|alu_mod zf -pin cpu|leds_i I2[7]
load net cpu|MEM_WB_mem_out[10] -attr @rip Q[143] -attr @name MEM_WB_mem_out[10] -pin cpu|MEM_WB Q[143] -pin cpu|RF_write_src In2[10]
load net cpu|MEM_WB_mem_out[1] -attr @rip Q[134] -attr @name MEM_WB_mem_out[1] -pin cpu|MEM_WB Q[134] -pin cpu|RF_write_src In2[1]
load net cpu|pc_out[13] -attr @rip out[13] -attr @name pc_out[13] -pin cpu|IF_ID D[77] -pin cpu|mem_MUX a[13] -pin cpu|memory_instance addr_inst[13] -pin cpu|next_pc_source in4[13] -pin cpu|pc_adder_4 y[13] -pin cpu|pc_mod out[13]
load net cpu|MEM_WB_pc_adder_out[19] -attr @rip Q[19] -attr @name MEM_WB_pc_adder_out[19] -pin cpu|MEM_WB Q[19] -pin cpu|RF_write_src In5[19]
load net cpu|imm_out[11] -attr @rip out[11] -attr @name imm_out[11] -pin cpu|ID_EX D[73] -pin cpu|immGen_mod out[11] -pin cpu|ssd_i I6[11]
load net cpu|IF_ID_pc_adder_out[20] -attr @rip Q[20] -attr @name IF_ID_pc_adder_out[20] -pin cpu|ID_EX D[25] -pin cpu|IF_ID Q[20]
load net cpu|mem_out_final[18] -attr @rip out[18] -attr @name mem_out_final[18] -pin cpu|IF_ID_inst_MUX out[18] -pin cpu|inst_out_i I0[18]
load net cpu|MEM_WB_ALU_out[21] -attr @rip Q[122] -attr @name MEM_WB_ALU_out[21] -pin cpu|MEM_WB Q[122] -pin cpu|RF_write_src In1[21]
load net cpu|EX_MEM_Func[2] -attr @rip Q[71] -attr @name EX_MEM_Func[2] -pin cpu|EX_MEM Q[71] -pin cpu|memory_instance func3[2]
load net cpu|MEM_WB_BranchAddOut[24] -attr @rip Q[56] -attr @name MEM_WB_BranchAddOut[24] -pin cpu|MEM_WB Q[56] -pin cpu|RF_write_src In4[24]
load net cpu|inst_decompressed[23] -attr @rip inst[23] -attr @name inst_decompressed[23] -pin cpu|decoder_c inst[23] -pin cpu|inst_out_i I1[23]
load net cpu|mem_addr[28] -attr @rip out[28] -attr @name mem_addr[28] -pin cpu|mem_MUX out[28] -pin cpu|memory_instance addr[28]
load net cpu|pc_out[31] -attr @rip out[31] -attr @name pc_out[31] -pin cpu|IF_ID D[95] -pin cpu|mem_MUX a[31] -pin cpu|memory_instance addr_inst[31] -pin cpu|next_pc_source in4[31] -pin cpu|pc_adder_4 y[31] -pin cpu|pc_mod out[31]
load net cpu|read_data2[8] -attr @rip readdata2[8] -attr @name read_data2[8] -pin cpu|ID_EX D[102] -pin cpu|RF_mod readdata2[8] -pin cpu|ssd_i I5[8]
load net cpu|forwardB[1] -attr @rip FB[1] -attr @name forwardB[1] -pin cpu|FU FB[1] -pin cpu|secondInALU sel[1]
load net cpu|leds[5] -attr @rip O[5] -attr @name leds[5] -hierPin cpu leds[5] -pin cpu|leds_i O[5]
load net cpu|IF_ID_PC[29] -attr @rip Q[93] -attr @name IF_ID_PC[29] -pin cpu|ID_EX D[187] -pin cpu|IF_ID Q[93]
load net cpu|inst_decompressed[25] -attr @rip inst[25] -attr @name inst_decompressed[25] -pin cpu|decoder_c inst[25] -pin cpu|inst_out_i I1[25]
load net cpu|MEM_WB_pc_adder_out[31] -attr @rip Q[31] -attr @name MEM_WB_pc_adder_out[31] -pin cpu|MEM_WB Q[31] -pin cpu|RF_write_src In5[31]
load net cpu|p_1_in[7] -attr @rip Q[55] -attr @name p_1_in[7] -pin cpu|ID_EX D[50] -pin cpu|ID_EX D[3] -pin cpu|IF_ID Q[55] -pin cpu|RF_mod readreg2[3] -pin cpu|cont_mod inst[23] -pin cpu|immGen_mod IR[23] -pin cpu|leds_i I1[7]
load net ledSel[1] -attr @rip ledSel[1] -pin cpu ledSel[1] -port ledSel[1]
load net cpu|MEM_WB_Imm[24] -attr @rip Q[88] -attr @name MEM_WB_Imm[24] -pin cpu|MEM_WB Q[88] -pin cpu|RF_write_src In3[24]
load net cpu|ID_EX_pc_adder_out[25] -attr @rip Q[30] -attr @name ID_EX_pc_adder_out[25] -pin cpu|EX_MEM D[25] -pin cpu|ID_EX Q[30]
load net cpu|pc_out[8] -attr @rip out[8] -attr @name pc_out[8] -pin cpu|IF_ID D[72] -pin cpu|mem_MUX a[8] -pin cpu|memory_instance addr_inst[8] -pin cpu|next_pc_source in4[8] -pin cpu|pc_adder_4 y[8] -pin cpu|pc_mod out[8] -pin cpu|ssd_i I0[8]
load net cpu|ID_EX_Imm[27] -attr @rip Q[89] -attr @name ID_EX_Imm[27] -pin cpu|ALU_2nd_source_mod b[27] -pin cpu|EX_MEM D[59] -pin cpu|ID_EX Q[89] -pin cpu|pc_adder_imm x[27]
load net cpu|ID_EX_RegR2[8] -attr @rip Q[102] -attr @name ID_EX_RegR2[8] -pin cpu|ALU_2nd_source_mod a[8] -pin cpu|EX_MEM D[85] -pin cpu|ID_EX Q[102]
load net cpu|MEM_WB_Imm[28] -attr @rip Q[92] -attr @name MEM_WB_Imm[28] -pin cpu|MEM_WB Q[92] -pin cpu|RF_write_src In3[28]
load net cpu|pc_in[1] -attr @rip out[1] -attr @name pc_in[1] -pin cpu|next_pc_source out[1] -pin cpu|pc_mod in[1] -pin cpu|ssd_i I3[1]
load net cpu|ID_EX_Imm[9] -attr @rip Q[71] -attr @name ID_EX_Imm[9] -pin cpu|ALU_2nd_source_mod b[9] -pin cpu|EX_MEM D[41] -pin cpu|ID_EX Q[71] -pin cpu|pc_adder_imm x[9]
load net cpu|pc_out[12] -attr @rip out[12] -attr @name pc_out[12] -pin cpu|IF_ID D[76] -pin cpu|mem_MUX a[12] -pin cpu|memory_instance addr_inst[12] -pin cpu|next_pc_source in4[12] -pin cpu|pc_adder_4 y[12] -pin cpu|pc_mod out[12] -pin cpu|ssd_i I0[12]
load net cpu|ID_EX_PC[22] -attr @rip Q[180] -attr @name ID_EX_PC[22] -pin cpu|ID_EX Q[180] -pin cpu|pc_adder_imm y[22]
load net cpu|IF_ID_pc_adder_out[2] -attr @rip Q[2] -attr @name IF_ID_pc_adder_out[2] -pin cpu|ID_EX D[7] -pin cpu|IF_ID Q[2]
load net cpu|IF_ID_PC[22] -attr @rip Q[86] -attr @name IF_ID_PC[22] -pin cpu|ID_EX D[180] -pin cpu|IF_ID Q[86]
load net cpu|MEM_WB_mem_out[11] -attr @rip Q[144] -attr @name MEM_WB_mem_out[11] -pin cpu|MEM_WB Q[144] -pin cpu|RF_write_src In2[11]
load net cpu|imm_out[10] -attr @rip out[10] -attr @name imm_out[10] -pin cpu|ID_EX D[72] -pin cpu|immGen_mod out[10] -pin cpu|ssd_i I6[10]
load net cpu|MEM_WB_mem_out[4] -attr @rip Q[137] -attr @name MEM_WB_mem_out[4] -pin cpu|MEM_WB Q[137] -pin cpu|RF_write_src In2[4]
load net cpu|EX_MEM_BranchAddOut[23] -attr @rip Q[168] -attr @name EX_MEM_BranchAddOut[23] -pin cpu|EX_MEM Q[168] -pin cpu|MEM_WB D[55]
load net cpu|MEM_WB_BranchAddOut[23] -attr @rip Q[55] -attr @name MEM_WB_BranchAddOut[23] -pin cpu|MEM_WB Q[55] -pin cpu|RF_write_src In4[23]
load net cpu|pc_out[30] -attr @rip out[30] -attr @name pc_out[30] -pin cpu|IF_ID D[94] -pin cpu|mem_MUX a[30] -pin cpu|memory_instance addr_inst[30] -pin cpu|next_pc_source in4[30] -pin cpu|pc_adder_4 y[30] -pin cpu|pc_mod out[30]
load net cpu|mem_out_final[19] -attr @rip out[19] -attr @name mem_out_final[19] -pin cpu|IF_ID_inst_MUX out[19] -pin cpu|inst_out_i I0[19]
load net cpu|pc_out[20] -attr @rip out[20] -attr @name pc_out[20] -pin cpu|IF_ID D[84] -pin cpu|mem_MUX a[20] -pin cpu|memory_instance addr_inst[20] -pin cpu|next_pc_source in4[20] -pin cpu|pc_adder_4 y[20] -pin cpu|pc_mod out[20]
load net cpu|inst_decompressed[24] -attr @rip inst[24] -attr @name inst_decompressed[24] -pin cpu|decoder_c inst[24] -pin cpu|inst_out_i I1[24]
load net cpu|mem_addr[29] -attr @rip out[29] -attr @name mem_addr[29] -pin cpu|mem_MUX out[29] -pin cpu|memory_instance addr[29]
load net cpu|read_data2[9] -attr @rip readdata2[9] -attr @name read_data2[9] -pin cpu|ID_EX D[103] -pin cpu|RF_mod readdata2[9] -pin cpu|ssd_i I5[9]
load net cpu|leds[6] -attr @rip O[6] -attr @name leds[6] -hierPin cpu leds[6] -pin cpu|leds_i O[6]
load net cpu|ID_EX_pc_adder_out[22] -attr @rip Q[27] -attr @name ID_EX_pc_adder_out[22] -pin cpu|EX_MEM D[22] -pin cpu|ID_EX Q[27]
load net cpu|MEM_WB_BranchAddOut[10] -attr @rip Q[42] -attr @name MEM_WB_BranchAddOut[10] -pin cpu|MEM_WB Q[42] -pin cpu|RF_write_src In4[10]
load net cpu|EX_MEM_ALU_out[31] -attr @rip Q[140] -attr @name EX_MEM_ALU_out[31] -pin cpu|EX_MEM Q[140] -pin cpu|JALR_PC_i I0[31] -pin cpu|MEM_WB D[132] -pin cpu|firstInALU in3[31] -pin cpu|mem_MUX b[31] -pin cpu|secondInALU in3[31]
load net cpu|IF_ID_pc_adder_out[27] -attr @rip Q[27] -attr @name IF_ID_pc_adder_out[27] -pin cpu|ID_EX D[32] -pin cpu|IF_ID Q[27]
load net cpu|pc_out[7] -attr @rip out[7] -attr @name pc_out[7] -pin cpu|IF_ID D[71] -pin cpu|mem_MUX a[7] -pin cpu|memory_instance addr_inst[7] -pin cpu|next_pc_source in4[7] -pin cpu|pc_adder_4 y[7] -pin cpu|pc_mod out[7] -pin cpu|ssd_i I0[7]
load net cpu|ID_EX_Imm[26] -attr @rip Q[88] -attr @name ID_EX_Imm[26] -pin cpu|ALU_2nd_source_mod b[26] -pin cpu|EX_MEM D[58] -pin cpu|ID_EX Q[88] -pin cpu|pc_adder_imm x[26]
load net cpu|ALUOp[1] -attr @rip ALUOp[1] -attr @name ALUOp[1] -pin cpu|cont_mod ALUOp[1] -pin cpu|flush_mux a[2] -pin cpu|leds_i I2[12]
load net cpu|ID_EX_RegR2[9] -attr @rip Q[103] -attr @name ID_EX_RegR2[9] -pin cpu|ALU_2nd_source_mod a[9] -pin cpu|EX_MEM D[86] -pin cpu|ID_EX Q[103]
load net cpu|MEM_WB_Imm[29] -attr @rip Q[93] -attr @name MEM_WB_Imm[29] -pin cpu|MEM_WB Q[93] -pin cpu|RF_write_src In3[29]
load net cpu|ID_EX_PC[23] -attr @rip Q[181] -attr @name ID_EX_PC[23] -pin cpu|ID_EX Q[181] -pin cpu|pc_adder_imm y[23]
load net cpu|IF_ID_pc_adder_out[3] -attr @rip Q[3] -attr @name IF_ID_pc_adder_out[3] -pin cpu|ID_EX D[8] -pin cpu|IF_ID Q[3]
load net cpu|IF_ID_PC[23] -attr @rip Q[87] -attr @name IF_ID_PC[23] -pin cpu|ID_EX D[181] -pin cpu|IF_ID Q[87]
load net cpu|MEM_WB_mem_out[12] -attr @rip Q[145] -attr @name MEM_WB_mem_out[12] -pin cpu|MEM_WB Q[145] -pin cpu|RF_write_src In2[12]
load net cpu|MEM_WB_mem_out[3] -attr @rip Q[136] -attr @name MEM_WB_mem_out[3] -pin cpu|MEM_WB Q[136] -pin cpu|RF_write_src In2[3]
load net cpu|EX_MEM_pc_adder_out[8] -attr @rip Q[8] -attr @name EX_MEM_pc_adder_out[8] -pin cpu|EX_MEM Q[8] -pin cpu|MEM_WB D[8]
load net cpu|EX_MEM_BranchAddOut[22] -attr @rip Q[167] -attr @name EX_MEM_BranchAddOut[22] -pin cpu|EX_MEM Q[167] -pin cpu|MEM_WB D[54]
load net cpu|EX_MEM_Func[0] -attr @rip Q[69] -attr @name EX_MEM_Func[0] -pin cpu|EX_MEM Q[69] -pin cpu|memory_instance func3[0]
load net cpu|MEM_WB_BranchAddOut[22] -attr @rip Q[54] -attr @name MEM_WB_BranchAddOut[22] -pin cpu|MEM_WB Q[54] -pin cpu|RF_write_src In4[22]
load net cpu|pc_in[6] -attr @rip out[6] -attr @name pc_in[6] -pin cpu|next_pc_source out[6] -pin cpu|pc_mod in[6] -pin cpu|ssd_i I3[6]
load net cpu|read_data2[6] -attr @rip readdata2[6] -attr @name read_data2[6] -pin cpu|ID_EX D[100] -pin cpu|RF_mod readdata2[6] -pin cpu|ssd_i I5[6]
load net cpu|imm_out[13] -attr @rip out[13] -attr @name imm_out[13] -pin cpu|ID_EX D[75] -pin cpu|immGen_mod out[13]
load net cpu|MEM_WB_BranchAddOut[31] -attr @rip Q[63] -attr @name MEM_WB_BranchAddOut[31] -pin cpu|MEM_WB Q[63] -pin cpu|RF_write_src In4[31]
load net cpu|RF_ALU_out[5] -attr @rip out[5] -attr @name RF_ALU_out[5] -pin cpu|ALU_2nd_source_mod out[5] -pin cpu|secondInALU in1[5]
load net cpu|ID_EX_Imm[1] -attr @rip Q[63] -attr @name ID_EX_Imm[1] -pin cpu|ALU_2nd_source_mod b[1] -pin cpu|EX_MEM D[33] -pin cpu|ID_EX Q[63] -pin cpu|pc_adder_imm x[1]
load net cpu|EX_MEM_pc_adder_out[25] -attr @rip Q[25] -attr @name EX_MEM_pc_adder_out[25] -pin cpu|EX_MEM Q[25] -pin cpu|MEM_WB D[25]
load net cpu|leds[7] -attr @rip O[7] -attr @name leds[7] -hierPin cpu leds[7] -pin cpu|leds_i O[7]
load net cpu|ID_EX_pc_adder_out[23] -attr @rip Q[28] -attr @name ID_EX_pc_adder_out[23] -pin cpu|EX_MEM D[23] -pin cpu|ID_EX Q[28]
load net cpu|EX_MEM_ALU_out[30] -attr @rip Q[139] -attr @name EX_MEM_ALU_out[30] -pin cpu|EX_MEM Q[139] -pin cpu|JALR_PC_i I0[30] -pin cpu|MEM_WB D[131] -pin cpu|firstInALU in3[30] -pin cpu|mem_MUX b[30] -pin cpu|secondInALU in3[30]
load net cpu|IF_ID_pc_adder_out[26] -attr @rip Q[26] -attr @name IF_ID_pc_adder_out[26] -pin cpu|ID_EX D[31] -pin cpu|IF_ID Q[26]
load net cpu|inst_decompressed[27] -attr @rip inst[27] -attr @name inst_decompressed[27] -pin cpu|decoder_c inst[27] -pin cpu|inst_out_i I1[27]
load net cpu|mem_out_final[29] -attr @rip out[29] -attr @name mem_out_final[29] -pin cpu|IF_ID_inst_MUX out[29] -pin cpu|inst_out_i I0[29]
load net cpu|ALUSrc -attr @name ALUSrc -pin cpu|cont_mod ALUSrc -pin cpu|flush_mux a[0] -pin cpu|leds_i I2[9]
load net cpu|p_1_in[9] -attr @rip Q[57] -attr @name p_1_in[9] -pin cpu|ID_EX D[61] -pin cpu|IF_ID Q[57] -pin cpu|cont_mod inst[25] -pin cpu|immGen_mod IR[25] -pin cpu|leds_i I1[9]
load net cpu|ID_EX_Imm[25] -attr @rip Q[87] -attr @name ID_EX_Imm[25] -pin cpu|ALU_2nd_source_mod b[25] -pin cpu|EX_MEM D[57] -pin cpu|ID_EX Q[87] -pin cpu|pc_adder_imm x[25]
load net cpu|EX_MEM_BranchAddOut[31] -attr @rip Q[176] -attr @name EX_MEM_BranchAddOut[31] -pin cpu|EX_MEM Q[176] -pin cpu|MEM_WB D[63]
load net cpu|RF_write_data[7] -attr @rip Out[7] -attr @name RF_write_data[7] -pin cpu|RF_mod writedata[7] -pin cpu|RF_write_src Out[7] -pin cpu|firstInALU in2[7] -pin cpu|secondInALU in2[7] -pin cpu|ssd_i I7[7]
load net cpu|ssdSel[1] -attr @rip ssdSel[1] -attr @name ssdSel[1] -hierPin cpu ssdSel[1] -pin cpu|ssd_i S[1]
load net cpu|imm_out[23] -attr @rip out[23] -attr @name imm_out[23] -pin cpu|ID_EX D[85] -pin cpu|immGen_mod out[23]
load net cpu|MEM_WB_Imm[26] -attr @rip Q[90] -attr @name MEM_WB_Imm[26] -pin cpu|MEM_WB Q[90] -pin cpu|RF_write_src In3[26]
load net cpu|read_data2[19] -attr @rip readdata2[19] -attr @name read_data2[19] -pin cpu|ID_EX D[113] -pin cpu|RF_mod readdata2[19]
load net cpu|ALUOp[0] -attr @rip ALUOp[0] -attr @name ALUOp[0] -pin cpu|cont_mod ALUOp[0] -pin cpu|flush_mux a[1] -pin cpu|leds_i I2[11]
load net cpu|IF_ID_PC[24] -attr @rip Q[88] -attr @name IF_ID_PC[24] -pin cpu|ID_EX D[182] -pin cpu|IF_ID Q[88]
load net cpu|EX_MEM_Ctrl[6] -attr @rip Q[183] -attr @name EX_MEM_Ctrl[6] -pin cpu|EX_MEM Q[183] -pin cpu|MEM_WB D[168] -pin cpu|leds_i I2[6]
load net cpu|IF_ID_pc_adder_out[4] -attr @rip Q[4] -attr @name IF_ID_pc_adder_out[4] -pin cpu|ID_EX D[9] -pin cpu|IF_ID Q[4]
load net cpu|MEM_WB_mem_out[13] -attr @rip Q[146] -attr @name MEM_WB_mem_out[13] -pin cpu|MEM_WB Q[146] -pin cpu|RF_write_src In2[13]
load net cpu|imm_out[12] -attr @rip out[12] -attr @name imm_out[12] -pin cpu|ID_EX D[74] -pin cpu|immGen_mod out[12] -pin cpu|ssd_i I6[12]
load net cpu|EX_MEM_pc_adder_out[9] -attr @rip Q[9] -attr @name EX_MEM_pc_adder_out[9] -pin cpu|EX_MEM Q[9] -pin cpu|MEM_WB D[9]
load net cpu|pc_in[7] -attr @rip out[7] -attr @name pc_in[7] -pin cpu|next_pc_source out[7] -pin cpu|pc_mod in[7] -pin cpu|ssd_i I3[7]
load net cpu|read_data2[7] -attr @rip readdata2[7] -attr @name read_data2[7] -pin cpu|ID_EX D[101] -pin cpu|RF_mod readdata2[7] -pin cpu|ssd_i I5[7]
load net cpu|MEM_WB_mem_out[15] -attr @rip Q[148] -attr @name MEM_WB_mem_out[15] -pin cpu|MEM_WB Q[148] -pin cpu|RF_write_src In2[15]
load net cpu|ID_EX_RegR1[8] -attr @rip Q[134] -attr @name ID_EX_RegR1[8] -pin cpu|ID_EX Q[134] -pin cpu|firstInALU in1[8]
load net cpu|EX_MEM_BranchAddOut[25] -attr @rip Q[170] -attr @name EX_MEM_BranchAddOut[25] -pin cpu|EX_MEM Q[170] -pin cpu|MEM_WB D[57]
load net cpu|ID_EX_pc_adder_out[20] -attr @rip Q[25] -attr @name ID_EX_pc_adder_out[20] -pin cpu|EX_MEM D[20] -pin cpu|ID_EX Q[25]
load net cpu|ID_EX_Imm[0] -attr @rip Q[62] -attr @name ID_EX_Imm[0] -pin cpu|ALU_2nd_source_mod b[0] -pin cpu|EX_MEM D[32] -pin cpu|ID_EX Q[62] -pin cpu|pc_adder_imm x[0]
load net cpu|RF_ALU_out[6] -attr @rip out[6] -attr @name RF_ALU_out[6] -pin cpu|ALU_2nd_source_mod out[6] -pin cpu|secondInALU in1[6]
load net cpu|EX_MEM_pc_adder_out[24] -attr @rip Q[24] -attr @name EX_MEM_pc_adder_out[24] -pin cpu|EX_MEM Q[24] -pin cpu|MEM_WB D[24]
load net cpu|IF_ID_pc_adder_out[25] -attr @rip Q[25] -attr @name IF_ID_pc_adder_out[25] -pin cpu|ID_EX D[30] -pin cpu|IF_ID Q[25]
load net cpu|inst_decompressed[26] -attr @rip inst[26] -attr @name inst_decompressed[26] -pin cpu|decoder_c inst[26] -pin cpu|inst_out_i I1[26]
load net cpu|mem_out_final[28] -attr @rip out[28] -attr @name mem_out_final[28] -pin cpu|IF_ID_inst_MUX out[28] -pin cpu|inst_out_i I0[28]
load net cpu|leds[8] -attr @rip O[8] -attr @name leds[8] -hierPin cpu leds[8] -pin cpu|leds_i O[8]
load net cpu|ID_EX_Imm[24] -attr @rip Q[86] -attr @name ID_EX_Imm[24] -pin cpu|ALU_2nd_source_mod b[24] -pin cpu|EX_MEM D[56] -pin cpu|ID_EX Q[86] -pin cpu|pc_adder_imm x[24]
load net cpu|RF_write_data[6] -attr @rip Out[6] -attr @name RF_write_data[6] -pin cpu|RF_mod writedata[6] -pin cpu|RF_write_src Out[6] -pin cpu|firstInALU in2[6] -pin cpu|secondInALU in2[6] -pin cpu|ssd_i I7[6]
load net cpu|pc_in[19] -attr @rip out[19] -attr @name pc_in[19] -pin cpu|next_pc_source out[19] -pin cpu|pc_mod in[19]
load net cpu|ssdSel[2] -attr @rip ssdSel[2] -attr @name ssdSel[2] -hierPin cpu ssdSel[2] -pin cpu|ssd_i S[2]
load net cpu|MEM_WB_pc_adder_out[1] -attr @rip Q[1] -attr @name MEM_WB_pc_adder_out[1] -pin cpu|MEM_WB Q[1] -pin cpu|RF_write_src In5[1]
load net cpu|MEM_WB_Imm[27] -attr @rip Q[91] -attr @name MEM_WB_Imm[27] -pin cpu|MEM_WB Q[91] -pin cpu|RF_write_src In3[27]
load net cpu|imm_out[24] -attr @rip out[24] -attr @name imm_out[24] -pin cpu|ID_EX D[86] -pin cpu|immGen_mod out[24]
load net ssd -attr @rip ssd[0] -pin cpu ssd[0] -pin sd num[0]
netloc ssd 1 1 1 5900
load net cpu|pc_adder_branch_out[24] -attr @rip sum[24] -attr @name pc_adder_branch_out[24] -pin cpu|EX_MEM D[169] -pin cpu|next_pc_source in2[24] -pin cpu|pc_adder_imm sum[24]
load net cpu|EX_MEM_pc_adder_out[6] -attr @rip Q[6] -attr @name EX_MEM_pc_adder_out[6] -pin cpu|EX_MEM Q[6] -pin cpu|MEM_WB D[6]
load net cpu|ID_EX_shamt[4] -attr @rip Q[4] -attr @name ID_EX_shamt[4] -pin cpu|ID_EX Q[4] -pin cpu|alu_mod shamt[4]
load net seg[6] -attr @rip LED_out[6] -pin sd LED_out[6] -port seg[6]
load net cpu|memRead -attr @rip 4 -attr @name memRead -pin cpu|cont_mod memRead -pin cpu|flush_mux a[4]
load net cpu|pc_in[4] -attr @rip out[4] -attr @name pc_in[4] -pin cpu|next_pc_source out[4] -pin cpu|pc_mod in[4] -pin cpu|ssd_i I3[4]
load net cpu|read_data2[4] -attr @rip readdata2[4] -attr @name read_data2[4] -pin cpu|ID_EX D[98] -pin cpu|RF_mod readdata2[4] -pin cpu|ssd_i I5[4]
load net cpu|IF_ID_PC[25] -attr @rip Q[89] -attr @name IF_ID_PC[25] -pin cpu|ID_EX D[183] -pin cpu|IF_ID Q[89]
load net cpu|IF_ID_pc_adder_out[5] -attr @rip Q[5] -attr @name IF_ID_pc_adder_out[5] -pin cpu|ID_EX D[10] -pin cpu|IF_ID Q[5]
load net cpu|EX_MEM_BranchAddOut[24] -attr @rip Q[169] -attr @name EX_MEM_BranchAddOut[24] -pin cpu|EX_MEM Q[169] -pin cpu|MEM_WB D[56]
load net cpu|MEM_WB_mem_out[14] -attr @rip Q[147] -attr @name MEM_WB_mem_out[14] -pin cpu|MEM_WB Q[147] -pin cpu|RF_write_src In2[14]
load net cpu|imm_out[15] -attr @rip out[15] -attr @name imm_out[15] -pin cpu|ID_EX D[77] -pin cpu|immGen_mod out[15]
load net cpu|ID_EX_RegR1[9] -attr @rip Q[135] -attr @name ID_EX_RegR1[9] -pin cpu|ID_EX Q[135] -pin cpu|firstInALU in1[9]
load net cpu|IF_ID_pc_adder_out[24] -attr @rip Q[24] -attr @name IF_ID_pc_adder_out[24] -pin cpu|ID_EX D[29] -pin cpu|IF_ID Q[24]
load net cpu|ID_EX_pc_adder_out[21] -attr @rip Q[26] -attr @name ID_EX_pc_adder_out[21] -pin cpu|EX_MEM D[21] -pin cpu|ID_EX Q[26]
load net cpu|RF_ALU_out[7] -attr @rip out[7] -attr @name RF_ALU_out[7] -pin cpu|ALU_2nd_source_mod out[7] -pin cpu|secondInALU in1[7]
load net cpu|inst_out[31] -attr @rip O[31] -attr @name inst_out[31] -pin cpu|IF_ID D[63] -pin cpu|inst_out_i O[31]
load net cpu|ID_EX_RegR2[25] -attr @rip Q[119] -attr @name ID_EX_RegR2[25] -pin cpu|ALU_2nd_source_mod a[25] -pin cpu|EX_MEM D[102] -pin cpu|ID_EX Q[119]
load net cpu|imm_out[21] -attr @rip out[21] -attr @name imm_out[21] -pin cpu|ID_EX D[83] -pin cpu|immGen_mod out[21]
load net cpu|EX_MEM_pc_adder_out[27] -attr @rip Q[27] -attr @name EX_MEM_pc_adder_out[27] -pin cpu|EX_MEM Q[27] -pin cpu|MEM_WB D[27]
load net cpu|pc_in[18] -attr @rip out[18] -attr @name pc_in[18] -pin cpu|next_pc_source out[18] -pin cpu|pc_mod in[18]
load net cpu|EX_MEM_pc_adder_out[15] -attr @rip Q[15] -attr @name EX_MEM_pc_adder_out[15] -pin cpu|EX_MEM Q[15] -pin cpu|MEM_WB D[15]
load net cpu|inst_decompressed[29] -attr @rip inst[29] -attr @name inst_decompressed[29] -pin cpu|decoder_c inst[29] -pin cpu|inst_out_i I1[29]
load net cpu|pc_adder_out[25] -attr @rip sum[25] -attr @name pc_adder_out[25] -pin cpu|IF_ID D[25] -pin cpu|next_pc_source in1[25] -pin cpu|pc_adder_4 sum[25]
load net cpu|MEM_WB_pc_adder_out[0] -attr @rip Q[0] -attr @name MEM_WB_pc_adder_out[0] -pin cpu|MEM_WB Q[0] -pin cpu|RF_write_src In5[0]
load net cpu|read_data1[20] -attr @rip readdata1[20] -attr @name read_data1[20] -pin cpu|ID_EX D[146] -pin cpu|RF_mod readdata1[20]
load net cpu|RF_write_data[9] -attr @rip Out[9] -attr @name RF_write_data[9] -pin cpu|RF_mod writedata[9] -pin cpu|RF_write_src Out[9] -pin cpu|firstInALU in2[9] -pin cpu|secondInALU in2[9] -pin cpu|ssd_i I7[9]
load net cpu|pc_adder_branch_out[23] -attr @rip sum[23] -attr @name pc_adder_branch_out[23] -pin cpu|EX_MEM D[168] -pin cpu|next_pc_source in2[23] -pin cpu|pc_adder_imm sum[23]
load net cpu|EX_MEM_Ctrl[4] -attr @rip Q[181] -attr @name EX_MEM_Ctrl[4] -pin cpu|EX_MEM Q[181] -pin cpu|MEM_WB D[166]
load net cpu|EX_MEM_pc_adder_out[7] -attr @rip Q[7] -attr @name EX_MEM_pc_adder_out[7] -pin cpu|EX_MEM Q[7] -pin cpu|MEM_WB D[7]
load net cpu|pc_in[5] -attr @rip out[5] -attr @name pc_in[5] -pin cpu|next_pc_source out[5] -pin cpu|pc_mod in[5] -pin cpu|ssd_i I3[5]
load net cpu|read_data2[5] -attr @rip readdata2[5] -attr @name read_data2[5] -pin cpu|ID_EX D[99] -pin cpu|RF_mod readdata2[5] -pin cpu|ssd_i I5[5]
load net cpu|imm_out[14] -attr @rip out[14] -attr @name imm_out[14] -pin cpu|ID_EX D[76] -pin cpu|immGen_mod out[14]
load net cpu|ID_EX_pc_adder_out[9] -attr @rip Q[14] -attr @name ID_EX_pc_adder_out[9] -pin cpu|EX_MEM D[9] -pin cpu|ID_EX Q[14]
load net cpu|IF_ID_PC[11] -attr @rip Q[75] -attr @name IF_ID_PC[11] -pin cpu|ID_EX D[169] -pin cpu|IF_ID Q[75]
load net cpu|MEM_WB_mem_out[17] -attr @rip Q[150] -attr @name MEM_WB_mem_out[17] -pin cpu|MEM_WB Q[150] -pin cpu|RF_write_src In2[17]
load net cpu|RF_ALU_out[8] -attr @rip out[8] -attr @name RF_ALU_out[8] -pin cpu|ALU_2nd_source_mod out[8] -pin cpu|secondInALU in1[8]
load net cpu|EX_MEM_pc_adder_out[26] -attr @rip Q[26] -attr @name EX_MEM_pc_adder_out[26] -pin cpu|EX_MEM Q[26] -pin cpu|MEM_WB D[26]
load net cpu|pc_in[17] -attr @rip out[17] -attr @name pc_in[17] -pin cpu|next_pc_source out[17] -pin cpu|pc_mod in[17]
load net cpu|EX_MEM_BranchAddOut[30] -attr @rip Q[175] -attr @name EX_MEM_BranchAddOut[30] -pin cpu|EX_MEM Q[175] -pin cpu|MEM_WB D[62]
load net cpu|inst_decompressed[28] -attr @rip inst[28] -attr @name inst_decompressed[28] -pin cpu|decoder_c inst[28] -pin cpu|inst_out_i I1[28]
load net cpu|pc_adder_out[24] -attr @rip sum[24] -attr @name pc_adder_out[24] -pin cpu|IF_ID D[24] -pin cpu|next_pc_source in1[24] -pin cpu|pc_adder_4 sum[24]
load net cpu|pc_out[16] -attr @rip out[16] -attr @name pc_out[16] -pin cpu|IF_ID D[80] -pin cpu|mem_MUX a[16] -pin cpu|memory_instance addr_inst[16] -pin cpu|next_pc_source in4[16] -pin cpu|pc_adder_4 y[16] -pin cpu|pc_mod out[16]
load net cpu|ssdSel[0] -attr @rip ssdSel[0] -attr @name ssdSel[0] -hierPin cpu ssdSel[0] -pin cpu|ssd_i S[0]
load net cpu|ID_EX_RegR1[5] -attr @rip Q[131] -attr @name ID_EX_RegR1[5] -pin cpu|ID_EX Q[131] -pin cpu|firstInALU in1[5]
load net cpu|ID_EX_RegR2[26] -attr @rip Q[120] -attr @name ID_EX_RegR2[26] -pin cpu|ALU_2nd_source_mod a[26] -pin cpu|EX_MEM D[103] -pin cpu|ID_EX Q[120]
load net cpu|imm_out[22] -attr @rip out[22] -attr @name imm_out[22] -pin cpu|ID_EX D[84] -pin cpu|immGen_mod out[22]
load net cpu|RF_write_data[8] -attr @rip Out[8] -attr @name RF_write_data[8] -pin cpu|RF_mod writedata[8] -pin cpu|RF_write_src Out[8] -pin cpu|firstInALU in2[8] -pin cpu|secondInALU in2[8] -pin cpu|ssd_i I7[8]
load net cpu|EX_MEM_pc_adder_out[16] -attr @rip Q[16] -attr @name EX_MEM_pc_adder_out[16] -pin cpu|EX_MEM Q[16] -pin cpu|MEM_WB D[16]
load net cpu|pc_adder_branch_out[22] -attr @rip sum[22] -attr @name pc_adder_branch_out[22] -pin cpu|EX_MEM D[167] -pin cpu|next_pc_source in2[22] -pin cpu|pc_adder_imm sum[22]
load net cpu|ssd[10] -attr @rip O[10] -attr @name ssd[10] -hierPin cpu ssd[10] -pin cpu|ssd_i O[10]
load net cpu|MEM_WB_ALU_out[19] -attr @rip Q[120] -attr @name MEM_WB_ALU_out[19] -pin cpu|MEM_WB Q[120] -pin cpu|RF_write_src In1[19]
load net cpu|RF_ALU_out[31] -attr @rip out[31] -attr @name RF_ALU_out[31] -pin cpu|ALU_2nd_source_mod out[31] -pin cpu|secondInALU in1[31]
load net cpu|read_data2[2] -attr @rip readdata2[2] -attr @name read_data2[2] -pin cpu|ID_EX D[96] -pin cpu|RF_mod readdata2[2] -pin cpu|ssd_i I5[2]
load net cpu|EX_MEM_Ctrl[5] -attr @rip Q[182] -attr @name EX_MEM_Ctrl[5] -pin cpu|EX_MEM Q[182] -pin cpu|MEM_WB D[167] -pin cpu|leds_i I2[5]
load net cpu|RF_ALU_out[1] -attr @rip out[1] -attr @name RF_ALU_out[1] -pin cpu|ALU_2nd_source_mod out[1] -pin cpu|secondInALU in1[1]
load net cpu|inst_decompressed[31] -attr @rip inst[31] -attr @name inst_decompressed[31] -pin cpu|decoder_c inst[31] -pin cpu|inst_out_i I1[31]
load net cpu|ID_EX_pc_adder_out[8] -attr @rip Q[13] -attr @name ID_EX_pc_adder_out[8] -pin cpu|EX_MEM D[8] -pin cpu|ID_EX Q[13]
load net cpu|MEM_WB_mem_out[16] -attr @rip Q[149] -attr @name MEM_WB_mem_out[16] -pin cpu|MEM_WB Q[149] -pin cpu|RF_write_src In2[16]
load net cpu|branch -attr @rip 5 -attr @name branch -pin cpu|cont_mod branch -pin cpu|flush_mux a[5]
load net cpu|mem_addr[11] -attr @rip out[11] -attr @name mem_addr[11] -pin cpu|mem_MUX out[11] -pin cpu|memory_instance addr[11]
load net cpu|ID_EX_PC[29] -attr @rip Q[187] -attr @name ID_EX_PC[29] -pin cpu|ID_EX Q[187] -pin cpu|pc_adder_imm y[29]
load net cpu|IF_ID_PC[12] -attr @rip Q[76] -attr @name IF_ID_PC[12] -pin cpu|ID_EX D[170] -pin cpu|IF_ID Q[76]
load net cpu|sf -attr @rip 141 -attr @name sf -pin cpu|Branch_CU sf -pin cpu|EX_MEM D[141] -pin cpu|alu_mod sf
load net cpu|pc_adder_out[23] -attr @rip sum[23] -attr @name pc_adder_out[23] -pin cpu|IF_ID D[23] -pin cpu|next_pc_source in1[23] -pin cpu|pc_adder_4 sum[23]
load net cpu|ID_EX_RegR1[4] -attr @rip Q[130] -attr @name ID_EX_RegR1[4] -pin cpu|ID_EX Q[130] -pin cpu|firstInALU in1[4]
load net cpu|<const0> -ground -attr @name <const0> -pin cpu|EX_MEM D[184] -pin cpu|IF_ID_inst_MUX a[31] -pin cpu|IF_ID_inst_MUX a[30] -pin cpu|IF_ID_inst_MUX a[29] -pin cpu|IF_ID_inst_MUX a[28] -pin cpu|IF_ID_inst_MUX a[27] -pin cpu|IF_ID_inst_MUX a[26] -pin cpu|IF_ID_inst_MUX a[25] -pin cpu|IF_ID_inst_MUX a[24] -pin cpu|IF_ID_inst_MUX a[23] -pin cpu|IF_ID_inst_MUX a[22] -pin cpu|IF_ID_inst_MUX a[21] -pin cpu|IF_ID_inst_MUX a[20] -pin cpu|IF_ID_inst_MUX a[19] -pin cpu|IF_ID_inst_MUX a[18] -pin cpu|IF_ID_inst_MUX a[17] -pin cpu|IF_ID_inst_MUX a[16] -pin cpu|IF_ID_inst_MUX a[15] -pin cpu|IF_ID_inst_MUX a[14] -pin cpu|IF_ID_inst_MUX a[13] -pin cpu|IF_ID_inst_MUX a[12] -pin cpu|IF_ID_inst_MUX a[11] -pin cpu|IF_ID_inst_MUX a[10] -pin cpu|IF_ID_inst_MUX a[9] -pin cpu|IF_ID_inst_MUX a[8] -pin cpu|IF_ID_inst_MUX a[7] -pin cpu|IF_ID_inst_MUX a[6] -pin cpu|IF_ID_inst_MUX a[3] -pin cpu|IF_ID_inst_MUX a[2] -pin cpu|JALR_PC_i I1[0] -pin cpu|RF_write_src In6[31] -pin cpu|RF_write_src In6[30] -pin cpu|RF_write_src In6[29] -pin cpu|RF_write_src In6[28] -pin cpu|RF_write_src In6[27] -pin cpu|RF_write_src In6[26] -pin cpu|RF_write_src In6[25] -pin cpu|RF_write_src In6[24] -pin cpu|RF_write_src In6[23] -pin cpu|RF_write_src In6[22] -pin cpu|RF_write_src In6[21] -pin cpu|RF_write_src In6[20] -pin cpu|RF_write_src In6[19] -pin cpu|RF_write_src In6[18] -pin cpu|RF_write_src In6[17] -pin cpu|RF_write_src In6[16] -pin cpu|RF_write_src In6[15] -pin cpu|RF_write_src In6[14] -pin cpu|RF_write_src In6[13] -pin cpu|RF_write_src In6[12] -pin cpu|RF_write_src In6[11] -pin cpu|RF_write_src In6[10] -pin cpu|RF_write_src In6[9] -pin cpu|RF_write_src In6[8] -pin cpu|RF_write_src In6[7] -pin cpu|RF_write_src In6[6] -pin cpu|RF_write_src In6[5] -pin cpu|RF_write_src In6[4] -pin cpu|RF_write_src In6[3] -pin cpu|RF_write_src In6[2] -pin cpu|RF_write_src In6[1] -pin cpu|RF_write_src In6[0] -pin cpu|RF_write_src In7[31] -pin cpu|RF_write_src In7[30] -pin cpu|RF_write_src In7[29] -pin cpu|RF_write_src In7[28] -pin cpu|RF_write_src In7[27] -pin cpu|RF_write_src In7[26] -pin cpu|RF_write_src In7[25] -pin cpu|RF_write_src In7[24] -pin cpu|RF_write_src In7[23] -pin cpu|RF_write_src In7[22] -pin cpu|RF_write_src In7[21] -pin cpu|RF_write_src In7[20] -pin cpu|RF_write_src In7[19] -pin cpu|RF_write_src In7[18] -pin cpu|RF_write_src In7[17] -pin cpu|RF_write_src In7[16] -pin cpu|RF_write_src In7[15] -pin cpu|RF_write_src In7[14] -pin cpu|RF_write_src In7[13] -pin cpu|RF_write_src In7[12] -pin cpu|RF_write_src In7[11] -pin cpu|RF_write_src In7[10] -pin cpu|RF_write_src In7[9] -pin cpu|RF_write_src In7[8] -pin cpu|RF_write_src In7[7] -pin cpu|RF_write_src In7[6] -pin cpu|RF_write_src In7[5] -pin cpu|RF_write_src In7[4] -pin cpu|RF_write_src In7[3] -pin cpu|RF_write_src In7[2] -pin cpu|RF_write_src In7[1] -pin cpu|RF_write_src In7[0] -pin cpu|RF_write_src In8[31] -pin cpu|RF_write_src In8[30] -pin cpu|RF_write_src In8[29] -pin cpu|RF_write_src In8[28] -pin cpu|RF_write_src In8[27] -pin cpu|RF_write_src In8[26] -pin cpu|RF_write_src In8[25] -pin cpu|RF_write_src In8[24] -pin cpu|RF_write_src In8[23] -pin cpu|RF_write_src In8[22] -pin cpu|RF_write_src In8[21] -pin cpu|RF_write_src In8[20] -pin cpu|RF_write_src In8[19] -pin cpu|RF_write_src In8[18] -pin cpu|RF_write_src In8[17] -pin cpu|RF_write_src In8[16] -pin cpu|RF_write_src In8[15] -pin cpu|RF_write_src In8[14] -pin cpu|RF_write_src In8[13] -pin cpu|RF_write_src In8[12] -pin cpu|RF_write_src In8[11] -pin cpu|RF_write_src In8[10] -pin cpu|RF_write_src In8[9] -pin cpu|RF_write_src In8[8] -pin cpu|RF_write_src In8[7] -pin cpu|RF_write_src In8[6] -pin cpu|RF_write_src In8[5] -pin cpu|RF_write_src In8[4] -pin cpu|RF_write_src In8[3] -pin cpu|RF_write_src In8[2] -pin cpu|RF_write_src In8[1] -pin cpu|RF_write_src In8[0] -pin cpu|firstInALU in4[31] -pin cpu|firstInALU in4[30] -pin cpu|firstInALU in4[29] -pin cpu|firstInALU in4[28] -pin cpu|firstInALU in4[27] -pin cpu|firstInALU in4[26] -pin cpu|firstInALU in4[25] -pin cpu|firstInALU in4[24] -pin cpu|firstInALU in4[23] -pin cpu|firstInALU in4[22] -pin cpu|firstInALU in4[21] -pin cpu|firstInALU in4[20] -pin cpu|firstInALU in4[19] -pin cpu|firstInALU in4[18] -pin cpu|firstInALU in4[17] -pin cpu|firstInALU in4[16] -pin cpu|firstInALU in4[15] -pin cpu|firstInALU in4[14] -pin cpu|firstInALU in4[13] -pin cpu|firstInALU in4[12] -pin cpu|firstInALU in4[11] -pin cpu|firstInALU in4[10] -pin cpu|firstInALU in4[9] -pin cpu|firstInALU in4[8] -pin cpu|firstInALU in4[7] -pin cpu|firstInALU in4[6] -pin cpu|firstInALU in4[5] -pin cpu|firstInALU in4[4] -pin cpu|firstInALU in4[3] -pin cpu|firstInALU in4[2] -pin cpu|firstInALU in4[1] -pin cpu|firstInALU in4[0] -pin cpu|flush_EX_MEM_cont s -pin cpu|flush_EX_MEM_cont b[6] -pin cpu|flush_EX_MEM_cont b[5] -pin cpu|flush_EX_MEM_cont b[4] -pin cpu|flush_EX_MEM_cont b[3] -pin cpu|flush_EX_MEM_cont b[2] -pin cpu|flush_EX_MEM_cont b[1] -pin cpu|flush_EX_MEM_cont b[0] -pin cpu|flush_mux s -pin cpu|flush_mux b[9] -pin cpu|flush_mux b[8] -pin cpu|flush_mux b[7] -pin cpu|flush_mux b[6] -pin cpu|flush_mux b[5] -pin cpu|flush_mux b[4] -pin cpu|flush_mux b[3] -pin cpu|flush_mux b[2] -pin cpu|flush_mux b[1] -pin cpu|flush_mux b[0] -pin cpu|flush_wire_i I0[1] -pin cpu|flush_wire_i I1[1] -pin cpu|flush_wire_i I1[0] -pin cpu|leds_i I3[15] -pin cpu|leds_i I3[14] -pin cpu|leds_i I3[13] -pin cpu|leds_i I3[12] -pin cpu|leds_i I3[11] -pin cpu|leds_i I3[10] -pin cpu|leds_i I3[9] -pin cpu|leds_i I3[8] -pin cpu|leds_i I3[7] -pin cpu|leds_i I3[6] -pin cpu|leds_i I3[5] -pin cpu|leds_i I3[4] -pin cpu|leds_i I3[3] -pin cpu|leds_i I3[2] -pin cpu|leds_i I3[1] -pin cpu|leds_i I3[0] -pin cpu|pc_adder_4 cin -pin cpu|pc_adder_imm cin -pin cpu|pc_inc_i I0[4] -pin cpu|pc_inc_i I0[3] -pin cpu|pc_inc_i I0[1] -pin cpu|pc_inc_i I0[0] -pin cpu|pc_inc_i I1[4] -pin cpu|pc_inc_i I1[3] -pin cpu|pc_inc_i I1[2] -pin cpu|pc_inc_i I1[0] -pin cpu|secondInALU in4[31] -pin cpu|secondInALU in4[30] -pin cpu|secondInALU in4[29] -pin cpu|secondInALU in4[28] -pin cpu|secondInALU in4[27] -pin cpu|secondInALU in4[26] -pin cpu|secondInALU in4[25] -pin cpu|secondInALU in4[24] -pin cpu|secondInALU in4[23] -pin cpu|secondInALU in4[22] -pin cpu|secondInALU in4[21] -pin cpu|secondInALU in4[20] -pin cpu|secondInALU in4[19] -pin cpu|secondInALU in4[18] -pin cpu|secondInALU in4[17] -pin cpu|secondInALU in4[16] -pin cpu|secondInALU in4[15] -pin cpu|secondInALU in4[14] -pin cpu|secondInALU in4[13] -pin cpu|secondInALU in4[12] -pin cpu|secondInALU in4[11] -pin cpu|secondInALU in4[10] -pin cpu|secondInALU in4[9] -pin cpu|secondInALU in4[8] -pin cpu|secondInALU in4[7] -pin cpu|secondInALU in4[6] -pin cpu|secondInALU in4[5] -pin cpu|secondInALU in4[4] -pin cpu|secondInALU in4[3] -pin cpu|secondInALU in4[2] -pin cpu|secondInALU in4[1] -pin cpu|secondInALU in4[0] -pin cpu|ssd_i I11[12] -pin cpu|ssd_i I11[11] -pin cpu|ssd_i I11[10] -pin cpu|ssd_i I11[9] -pin cpu|ssd_i I11[8] -pin cpu|ssd_i I11[7] -pin cpu|ssd_i I11[6] -pin cpu|ssd_i I11[5] -pin cpu|ssd_i I11[4] -pin cpu|ssd_i I11[3] -pin cpu|ssd_i I11[2] -pin cpu|ssd_i I11[1] -pin cpu|ssd_i I11[0]
load net cpu|ID_EX_Imm[5] -attr @rip Q[67] -attr @name ID_EX_Imm[5] -pin cpu|ALU_2nd_source_mod b[5] -pin cpu|EX_MEM D[37] -pin cpu|ID_EX Q[67] -pin cpu|pc_adder_imm x[5]
load net cpu|pc_adder_branch_out[21] -attr @rip sum[21] -attr @name pc_adder_branch_out[21] -pin cpu|EX_MEM D[166] -pin cpu|next_pc_source in2[21] -pin cpu|pc_adder_imm sum[21]
load net cpu|pc_out[17] -attr @rip out[17] -attr @name pc_out[17] -pin cpu|IF_ID D[81] -pin cpu|mem_MUX a[17] -pin cpu|memory_instance addr_inst[17] -pin cpu|next_pc_source in4[17] -pin cpu|pc_adder_4 y[17] -pin cpu|pc_mod out[17]
load net cpu|ID_EX_RegR2[27] -attr @rip Q[121] -attr @name ID_EX_RegR2[27] -pin cpu|ALU_2nd_source_mod a[27] -pin cpu|EX_MEM D[104] -pin cpu|ID_EX Q[121]
load net cpu|EX_MEM_pc_adder_out[17] -attr @rip Q[17] -attr @name EX_MEM_pc_adder_out[17] -pin cpu|EX_MEM Q[17] -pin cpu|MEM_WB D[17]
load net cpu|ssd[11] -attr @rip O[11] -attr @name ssd[11] -hierPin cpu ssd[11] -pin cpu|ssd_i O[11]
load net cpu|IF_ID_pc_adder_out[0] -attr @rip Q[0] -attr @name IF_ID_pc_adder_out[0] -pin cpu|ID_EX D[5] -pin cpu|IF_ID Q[0]
load net cpu|RF_ALU_out[30] -attr @rip out[30] -attr @name RF_ALU_out[30] -pin cpu|ALU_2nd_source_mod out[30] -pin cpu|secondInALU in1[30]
load net cpu|ID_EX_Imm[29] -attr @rip Q[91] -attr @name ID_EX_Imm[29] -pin cpu|ALU_2nd_source_mod b[29] -pin cpu|EX_MEM D[61] -pin cpu|ID_EX Q[91] -pin cpu|pc_adder_imm x[29]
load net cpu|EX_MEM_ALU_out[1] -attr @rip Q[110] -attr @name EX_MEM_ALU_out[1] -pin cpu|EX_MEM Q[110] -pin cpu|JALR_PC_i I0[1] -pin cpu|MEM_WB D[102] -pin cpu|firstInALU in3[1] -pin cpu|mem_MUX b[1] -pin cpu|secondInALU in3[1]
load net cpu|read_data2[3] -attr @rip readdata2[3] -attr @name read_data2[3] -pin cpu|ID_EX D[97] -pin cpu|RF_mod readdata2[3] -pin cpu|ssd_i I5[3]
load net cpu|EX_MEM_BranchAddOut[21] -attr @rip Q[166] -attr @name EX_MEM_BranchAddOut[21] -pin cpu|EX_MEM Q[166] -pin cpu|MEM_WB D[53]
load net cpu|ID_EX_PC[10] -attr @rip Q[168] -attr @name ID_EX_PC[10] -pin cpu|ID_EX Q[168] -pin cpu|pc_adder_imm y[10]
load net cpu|inst_decompressed[30] -attr @rip inst[30] -attr @name inst_decompressed[30] -pin cpu|decoder_c inst[30] -pin cpu|inst_out_i I1[30]
load net cpu|RF_ALU_out[2] -attr @rip out[2] -attr @name RF_ALU_out[2] -pin cpu|ALU_2nd_source_mod out[2] -pin cpu|secondInALU in1[2]
load net cpu|ID_EX_PC[28] -attr @rip Q[186] -attr @name ID_EX_PC[28] -pin cpu|ID_EX Q[186] -pin cpu|pc_adder_imm y[28]
load net cpu|mem_addr[12] -attr @rip out[12] -attr @name mem_addr[12] -pin cpu|mem_MUX out[12] -pin cpu|memory_instance addr[12]
load net cpu|pc_adder_out[22] -attr @rip sum[22] -attr @name pc_adder_out[22] -pin cpu|IF_ID D[22] -pin cpu|next_pc_source in1[22] -pin cpu|pc_adder_4 sum[22]
load net cpu|MEM_WB_mem_out[19] -attr @rip Q[152] -attr @name MEM_WB_mem_out[19] -pin cpu|MEM_WB Q[152] -pin cpu|RF_write_src In2[19]
load net cpu|ID_EX_Imm[4] -attr @rip Q[66] -attr @name ID_EX_Imm[4] -pin cpu|ALU_2nd_source_mod b[4] -pin cpu|EX_MEM D[36] -pin cpu|ID_EX Q[66] -pin cpu|pc_adder_imm x[4]
load net led[10] -attr @rip leds[10] -pin cpu leds[10] -port led[10]
load net cpu|IF_ID_pc_adder_out[29] -attr @rip Q[29] -attr @name IF_ID_pc_adder_out[29] -pin cpu|ID_EX D[34] -pin cpu|IF_ID Q[29]
load net cpu|pc_out[18] -attr @rip out[18] -attr @name pc_out[18] -pin cpu|IF_ID D[82] -pin cpu|mem_MUX a[18] -pin cpu|memory_instance addr_inst[18] -pin cpu|next_pc_source in4[18] -pin cpu|pc_adder_4 y[18] -pin cpu|pc_mod out[18]
load net cpu|ID_EX_RegR1[7] -attr @rip Q[133] -attr @name ID_EX_RegR1[7] -pin cpu|ID_EX Q[133] -pin cpu|firstInALU in1[7]
load net cpu|ID_EX_RegR2[28] -attr @rip Q[122] -attr @name ID_EX_RegR2[28] -pin cpu|ALU_2nd_source_mod a[28] -pin cpu|EX_MEM D[105] -pin cpu|ID_EX Q[122]
load net cpu|EX_MEM_pc_adder_out[18] -attr @rip Q[18] -attr @name EX_MEM_pc_adder_out[18] -pin cpu|EX_MEM Q[18] -pin cpu|MEM_WB D[18]
load net cpu|ID_EX_Imm[28] -attr @rip Q[90] -attr @name ID_EX_Imm[28] -pin cpu|ALU_2nd_source_mod b[28] -pin cpu|EX_MEM D[60] -pin cpu|ID_EX Q[90] -pin cpu|pc_adder_imm x[28]
load net cpu|EX_MEM_Ctrl[3] -attr @rip Q[180] -attr @name EX_MEM_Ctrl[3] -pin cpu|EX_MEM Q[180] -pin cpu|MEM_WB D[165]
load net cpu|IF_ID_pc_adder_out[1] -attr @rip Q[1] -attr @name IF_ID_pc_adder_out[1] -pin cpu|ID_EX D[6] -pin cpu|IF_ID Q[1]
load net cpu|EX_MEM_ALU_out[0] -attr @rip Q[109] -attr @name EX_MEM_ALU_out[0] -pin cpu|EX_MEM Q[109] -pin cpu|JALR_PC_i I0[0] -pin cpu|MEM_WB D[101] -pin cpu|firstInALU in3[0] -pin cpu|mem_MUX b[0] -pin cpu|secondInALU in3[0]
load net cpu|ID_EX_pc_adder_out[19] -attr @rip Q[24] -attr @name ID_EX_pc_adder_out[19] -pin cpu|EX_MEM D[19] -pin cpu|ID_EX Q[24]
load net cpu|EX_MEM_BranchAddOut[20] -attr @rip Q[165] -attr @name EX_MEM_BranchAddOut[20] -pin cpu|EX_MEM Q[165] -pin cpu|MEM_WB D[52]
load net cpu|pc_adder_branch_out[28] -attr @rip sum[28] -attr @name pc_adder_branch_out[28] -pin cpu|EX_MEM D[173] -pin cpu|next_pc_source in2[28] -pin cpu|pc_adder_imm sum[28]
load net cpu|RF_ALU_out[3] -attr @rip out[3] -attr @name RF_ALU_out[3] -pin cpu|ALU_2nd_source_mod out[3] -pin cpu|secondInALU in1[3]
load net cpu|IF_ID_PC[10] -attr @rip Q[74] -attr @name IF_ID_PC[10] -pin cpu|ID_EX D[168] -pin cpu|IF_ID Q[74]
load net cpu|memToReg[1] -attr @rip memToReg[1] -attr @name memToReg[1] -pin cpu|cont_mod memToReg[1] -pin cpu|flush_mux a[7] -pin cpu|leds_i I2[14]
load net cpu|pc_adder_out[21] -attr @rip sum[21] -attr @name pc_adder_out[21] -pin cpu|IF_ID D[21] -pin cpu|next_pc_source in1[21] -pin cpu|pc_adder_4 sum[21]
load net cpu|MEM_WB_mem_out[18] -attr @rip Q[151] -attr @name MEM_WB_mem_out[18] -pin cpu|MEM_WB Q[151] -pin cpu|RF_write_src In2[18]
load net cpu|ID_EX_Imm[3] -attr @rip Q[65] -attr @name ID_EX_Imm[3] -pin cpu|ALU_2nd_source_mod b[3] -pin cpu|EX_MEM D[35] -pin cpu|ID_EX Q[65] -pin cpu|pc_adder_imm x[3]
load net cpu|IF_ID_pc_adder_out[28] -attr @rip Q[28] -attr @name IF_ID_pc_adder_out[28] -pin cpu|ID_EX D[33] -pin cpu|IF_ID Q[28]
load net led[11] -attr @rip leds[11] -pin cpu leds[11] -port led[11]
load net cpu|ID_EX_RegR1[6] -attr @rip Q[132] -attr @name ID_EX_RegR1[6] -pin cpu|ID_EX Q[132] -pin cpu|firstInALU in1[6]
load net cpu|pc_out[19] -attr @rip out[19] -attr @name pc_out[19] -pin cpu|IF_ID D[83] -pin cpu|mem_MUX a[19] -pin cpu|memory_instance addr_inst[19] -pin cpu|next_pc_source in4[19] -pin cpu|pc_adder_4 y[19] -pin cpu|pc_mod out[19]
load net cpu|ID_EX_RegR2[29] -attr @rip Q[123] -attr @name ID_EX_RegR2[29] -pin cpu|ALU_2nd_source_mod a[29] -pin cpu|EX_MEM D[106] -pin cpu|ID_EX Q[123]
load net cpu|ID_EX_pc_adder_out[18] -attr @rip Q[23] -attr @name ID_EX_pc_adder_out[18] -pin cpu|EX_MEM D[18] -pin cpu|ID_EX Q[23]
load net cpu|EX_MEM_pc_adder_out[19] -attr @rip Q[19] -attr @name EX_MEM_pc_adder_out[19] -pin cpu|EX_MEM Q[19] -pin cpu|MEM_WB D[19]
load net cpu|MEM_WB_Rd[1] -attr @rip Q[97] -attr @name MEM_WB_Rd[1] -pin cpu|FU MEM_WB_Rd[1] -pin cpu|MEM_WB Q[97] -pin cpu|RF_mod writereg[1]
load net cpu|pc_adder_branch_out[27] -attr @rip sum[27] -attr @name pc_adder_branch_out[27] -pin cpu|EX_MEM D[172] -pin cpu|next_pc_source in2[27] -pin cpu|pc_adder_imm sum[27]
load net cpu|ID_EX_Func[2] -attr @rip Q[59] -attr @name ID_EX_Func[2] -pin cpu|Branch_CU inst[7] -pin cpu|EX_MEM D[71] -pin cpu|ID_EX Q[59] -pin cpu|alu_cont_mod Inst_25_30and14to12[2]
load net cpu|EX_MEM_ALU_out[3] -attr @rip Q[112] -attr @name EX_MEM_ALU_out[3] -pin cpu|EX_MEM Q[112] -pin cpu|JALR_PC_i I0[3] -pin cpu|MEM_WB D[104] -pin cpu|firstInALU in3[3] -pin cpu|mem_MUX b[3] -pin cpu|secondInALU in3[3]
load net cpu|ID_EX_PC[12] -attr @rip Q[170] -attr @name ID_EX_PC[12] -pin cpu|ID_EX Q[170] -pin cpu|pc_adder_imm y[12]
load net cpu|RF_ALU_out[4] -attr @rip out[4] -attr @name RF_ALU_out[4] -pin cpu|ALU_2nd_source_mod out[4] -pin cpu|secondInALU in1[4]
load net cpu|mem_addr[10] -attr @rip out[10] -attr @name mem_addr[10] -pin cpu|mem_MUX out[10] -pin cpu|memory_instance addr[10]
load net cpu|pc_adder_out[20] -attr @rip sum[20] -attr @name pc_adder_out[20] -pin cpu|IF_ID D[20] -pin cpu|next_pc_source in1[20] -pin cpu|pc_adder_4 sum[20]
load net cpu|ID_EX_RegR1[1] -attr @rip Q[127] -attr @name ID_EX_RegR1[1] -pin cpu|ID_EX Q[127] -pin cpu|firstInALU in1[1]
load net cpu|memToReg[2] -attr @rip memToReg[2] -attr @name memToReg[2] -pin cpu|cont_mod memToReg[2] -pin cpu|flush_mux a[8] -pin cpu|leds_i I2[15]
load net cpu|ID_EX_Imm[2] -attr @rip Q[64] -attr @name ID_EX_Imm[2] -pin cpu|ALU_2nd_source_mod b[2] -pin cpu|EX_MEM D[34] -pin cpu|ID_EX Q[64] -pin cpu|pc_adder_imm x[2]
load net cpu|inst_out[30] -attr @rip O[30] -attr @name inst_out[30] -pin cpu|IF_ID D[62] -pin cpu|inst_out_i O[30]
load net led[12] -attr @rip leds[12] -pin cpu leds[12] -port led[12]
load net cpu|ID_EX_pc_adder_out[17] -attr @rip Q[22] -attr @name ID_EX_pc_adder_out[17] -pin cpu|EX_MEM D[17] -pin cpu|ID_EX Q[22]
load net cpu|EX_MEM_Imm[2] -attr @rip Q[34] -attr @name EX_MEM_Imm[2] -pin cpu|EX_MEM Q[34] -pin cpu|MEM_WB D[66]
load net cpu|pc_adder_branch_out[26] -attr @rip sum[26] -attr @name pc_adder_branch_out[26] -pin cpu|EX_MEM D[171] -pin cpu|next_pc_source in2[26] -pin cpu|pc_adder_imm sum[26]
load net cpu|IF_ID_n_48 -attr @rip Q[47] -attr @name IF_ID_n_48 -pin cpu|ID_EX D[52] -pin cpu|IF_ID Q[47] -pin cpu|RF_mod readreg1[0] -pin cpu|cont_mod inst[15] -pin cpu|immGen_mod IR[15] -pin cpu|leds_i I0[15]
load net cpu|ID_EX_Func[1] -attr @rip Q[58] -attr @name ID_EX_Func[1] -pin cpu|Branch_CU inst[6] -pin cpu|EX_MEM D[70] -pin cpu|ID_EX Q[58] -pin cpu|alu_cont_mod Inst_25_30and14to12[1]
load net cpu|EX_MEM_ALU_out[2] -attr @rip Q[111] -attr @name EX_MEM_ALU_out[2] -pin cpu|EX_MEM Q[111] -pin cpu|JALR_PC_i I0[2] -pin cpu|MEM_WB D[103] -pin cpu|firstInALU in3[2] -pin cpu|mem_MUX b[2] -pin cpu|secondInALU in3[2]
load net cpu|IF_ID_n_49 -attr @rip Q[46] -attr @name IF_ID_n_49 -pin cpu|ID_EX D[59] -pin cpu|IF_ID Q[46] -pin cpu|cont_mod inst[14] -pin cpu|immGen_mod IR[14] -pin cpu|leds_i I0[14]
load net cpu|MEM_WB_Rd[2] -attr @rip Q[98] -attr @name MEM_WB_Rd[2] -pin cpu|FU MEM_WB_Rd[2] -pin cpu|MEM_WB Q[98] -pin cpu|RF_mod writereg[2]
load net cpu|ID_EX_PC[11] -attr @rip Q[169] -attr @name ID_EX_PC[11] -pin cpu|ID_EX Q[169] -pin cpu|pc_adder_imm y[11]
load net cpu|ID_EX_PC[25] -attr @rip Q[183] -attr @name ID_EX_PC[25] -pin cpu|ID_EX Q[183] -pin cpu|pc_adder_imm y[25]
load net cpu|ID_EX_RegR1[0] -attr @rip Q[126] -attr @name ID_EX_RegR1[0] -pin cpu|ID_EX Q[126] -pin cpu|firstInALU in1[0]
load net cpu|IF_ID_pc_adder_out[17] -attr @rip Q[17] -attr @name IF_ID_pc_adder_out[17] -pin cpu|ID_EX D[22] -pin cpu|IF_ID Q[17]
load net cpu|MEM_WB_Imm[30] -attr @rip Q[94] -attr @name MEM_WB_Imm[30] -pin cpu|MEM_WB Q[94] -pin cpu|RF_write_src In3[30]
load net cpu|mem_addr[15] -attr @rip out[15] -attr @name mem_addr[15] -pin cpu|mem_MUX out[15] -pin cpu|memory_instance addr[15]
load net cpu|ID_EX_RegR2[24] -attr @rip Q[118] -attr @name ID_EX_RegR2[24] -pin cpu|ALU_2nd_source_mod a[24] -pin cpu|EX_MEM D[101] -pin cpu|ID_EX Q[118]
load net cpu|EX_MEM_control_signals[6] -attr @rip out[6] -attr @name EX_MEM_control_signals[6] -pin cpu|EX_MEM D[183] -pin cpu|flush_EX_MEM_cont out[6]
load net led[13] -attr @rip leds[13] -pin cpu leds[13] -port led[13]
load net cpu|EX_MEM_Imm[3] -attr @rip Q[35] -attr @name EX_MEM_Imm[3] -pin cpu|EX_MEM Q[35] -pin cpu|MEM_WB D[67]
load net cpu|JALR_PC[16] -attr @rip O[16] -attr @name JALR_PC[16] -pin cpu|JALR_PC_i O[16] -pin cpu|next_pc_source in3[16]
load net cpu|pc_adder_branch_out[25] -attr @rip sum[25] -attr @name pc_adder_branch_out[25] -pin cpu|EX_MEM D[170] -pin cpu|next_pc_source in2[25] -pin cpu|pc_adder_imm sum[25]
load net cpu|ALUin2[19] -attr @rip out[19] -attr @name ALUin2[19] -pin cpu|alu_mod b[19] -pin cpu|secondInALU out[19]
load net cpu|leds[0] -attr @rip O[0] -attr @name leds[0] -hierPin cpu leds[0] -pin cpu|leds_i O[0]
load net cpu|ID_EX_PC[24] -attr @rip Q[182] -attr @name ID_EX_PC[24] -pin cpu|ID_EX Q[182] -pin cpu|pc_adder_imm y[24]
load net cpu|MEM_WB_Rd[3] -attr @rip Q[99] -attr @name MEM_WB_Rd[3] -pin cpu|FU MEM_WB_Rd[3] -pin cpu|MEM_WB Q[99] -pin cpu|RF_mod writereg[3]
load net cpu|EX_MEM_ALU_out[5] -attr @rip Q[114] -attr @name EX_MEM_ALU_out[5] -pin cpu|EX_MEM Q[114] -pin cpu|JALR_PC_i I0[5] -pin cpu|MEM_WB D[106] -pin cpu|firstInALU in3[5] -pin cpu|mem_MUX b[5] -pin cpu|secondInALU in3[5]
load net cpu|ID_EX_Func[4] -attr @rip Q[61] -attr @name ID_EX_Func[4] -pin cpu|ID_EX Q[61] -pin cpu|alu_cont_mod Inst_25_30and14to12[4]
load net cpu|ID_EX_PC[14] -attr @rip Q[172] -attr @name ID_EX_PC[14] -pin cpu|ID_EX Q[172] -pin cpu|pc_adder_imm y[14]
load net cpu|imm_out[31] -attr @rip out[31] -attr @name imm_out[31] -pin cpu|ID_EX D[93] -pin cpu|immGen_mod out[31]
load net cpu|read_data1[0] -attr @rip readdata1[0] -attr @name read_data1[0] -pin cpu|ID_EX D[126] -pin cpu|RF_mod readdata1[0] -pin cpu|ssd_i I4[0]
load net cpu|inst_out[9] -attr @rip O[9] -attr @name inst_out[9] -pin cpu|IF_ID D[41] -pin cpu|inst_out_i O[9]
load net cpu|IF_ID_pc_adder_out[18] -attr @rip Q[18] -attr @name IF_ID_pc_adder_out[18] -pin cpu|ID_EX D[23] -pin cpu|IF_ID Q[18]
load net cpu|EX_MEM_Imm[30] -attr @rip Q[62] -attr @name EX_MEM_Imm[30] -pin cpu|EX_MEM Q[62] -pin cpu|MEM_WB D[94]
load net cpu|pc_adder_out[11] -attr @rip sum[11] -attr @name pc_adder_out[11] -pin cpu|IF_ID D[11] -pin cpu|next_pc_source in1[11] -pin cpu|pc_adder_4 sum[11] -pin cpu|ssd_i I1[11]
load net cpu|ID_EX_RegR1[3] -attr @rip Q[129] -attr @name ID_EX_RegR1[3] -pin cpu|ID_EX Q[129] -pin cpu|firstInALU in1[3]
load net cpu|<const1> -power -attr @name <const1> -pin cpu|EX_MEM load -pin cpu|ID_EX load -pin cpu|IF_ID load -pin cpu|IF_ID_inst_MUX a[5] -pin cpu|IF_ID_inst_MUX a[4] -pin cpu|IF_ID_inst_MUX a[1] -pin cpu|IF_ID_inst_MUX a[0] -pin cpu|JALR_PC_i I1[31] -pin cpu|JALR_PC_i I1[30] -pin cpu|JALR_PC_i I1[29] -pin cpu|JALR_PC_i I1[28] -pin cpu|JALR_PC_i I1[27] -pin cpu|JALR_PC_i I1[26] -pin cpu|JALR_PC_i I1[25] -pin cpu|JALR_PC_i I1[24] -pin cpu|JALR_PC_i I1[23] -pin cpu|JALR_PC_i I1[22] -pin cpu|JALR_PC_i I1[21] -pin cpu|JALR_PC_i I1[20] -pin cpu|JALR_PC_i I1[19] -pin cpu|JALR_PC_i I1[18] -pin cpu|JALR_PC_i I1[17] -pin cpu|JALR_PC_i I1[16] -pin cpu|JALR_PC_i I1[15] -pin cpu|JALR_PC_i I1[14] -pin cpu|JALR_PC_i I1[13] -pin cpu|JALR_PC_i I1[12] -pin cpu|JALR_PC_i I1[11] -pin cpu|JALR_PC_i I1[10] -pin cpu|JALR_PC_i I1[9] -pin cpu|JALR_PC_i I1[8] -pin cpu|JALR_PC_i I1[7] -pin cpu|JALR_PC_i I1[6] -pin cpu|JALR_PC_i I1[5] -pin cpu|JALR_PC_i I1[4] -pin cpu|JALR_PC_i I1[3] -pin cpu|JALR_PC_i I1[2] -pin cpu|JALR_PC_i I1[1] -pin cpu|MEM_WB load -pin cpu|flush_wire_i I0[0] -pin cpu|pc_inc_i I0[2] -pin cpu|pc_inc_i I1[1] -pin cpu|pc_mod load
load net cpu|mem_addr[16] -attr @rip out[16] -attr @name mem_addr[16] -pin cpu|mem_MUX out[16] -pin cpu|memory_instance addr[16]
load net cpu|mem_out[29] -attr @rip data_out[29] -attr @name mem_out[29] -pin cpu|IF_ID_inst_MUX b[29] -pin cpu|MEM_WB D[162] -pin cpu|memory_instance data_out[29]
load net cpu|ID_EX_RegR2[23] -attr @rip Q[117] -attr @name ID_EX_RegR2[23] -pin cpu|ALU_2nd_source_mod a[23] -pin cpu|EX_MEM D[100] -pin cpu|ID_EX Q[117]
load net cpu|ALU_result[9] -attr @rip r[9] -attr @name ALU_result[9] -pin cpu|EX_MEM D[118] -pin cpu|alu_mod r[9] -pin cpu|ssd_i I9[9]
load net cpu|EX_MEM_Imm[0] -attr @rip Q[32] -attr @name EX_MEM_Imm[0] -pin cpu|EX_MEM Q[32] -pin cpu|MEM_WB D[64]
load net cpu|JALR_PC[15] -attr @rip O[15] -attr @name JALR_PC[15] -pin cpu|JALR_PC_i O[15] -pin cpu|next_pc_source in3[15]
load net led[14] -attr @rip leds[14] -pin cpu leds[14] -port led[14]
load net cpu|EX_MEM_BranchAddOut[28] -attr @rip Q[173] -attr @name EX_MEM_BranchAddOut[28] -pin cpu|EX_MEM Q[173] -pin cpu|MEM_WB D[60]
load net cpu|EX_MEM_ALU_out[4] -attr @rip Q[113] -attr @name EX_MEM_ALU_out[4] -pin cpu|EX_MEM Q[113] -pin cpu|JALR_PC_i I0[4] -pin cpu|MEM_WB D[105] -pin cpu|firstInALU in3[4] -pin cpu|mem_MUX b[4] -pin cpu|secondInALU in3[4]
load net cpu|ID_EX_Func[3] -attr @rip Q[60] -attr @name ID_EX_Func[3] -pin cpu|ID_EX Q[60] -pin cpu|alu_cont_mod Inst_25_30and14to12[3]
load net cpu|read_data1[27] -attr @rip readdata1[27] -attr @name read_data1[27] -pin cpu|ID_EX D[153] -pin cpu|RF_mod readdata1[27]
load net cpu|MEM_WB_Rd[4] -attr @rip Q[100] -attr @name MEM_WB_Rd[4] -pin cpu|FU MEM_WB_Rd[4] -pin cpu|MEM_WB Q[100] -pin cpu|RF_mod writereg[4]
load net cpu|ID_EX_PC[13] -attr @rip Q[171] -attr @name ID_EX_PC[13] -pin cpu|ID_EX Q[171] -pin cpu|pc_adder_imm y[13]
load net cpu|ID_EX_PC[27] -attr @rip Q[185] -attr @name ID_EX_PC[27] -pin cpu|ID_EX Q[185] -pin cpu|pc_adder_imm y[27]
load net cpu|IF_ID_pc_adder_out[15] -attr @rip Q[15] -attr @name IF_ID_pc_adder_out[15] -pin cpu|ID_EX D[20] -pin cpu|IF_ID Q[15]
load net cpu|imm_out[30] -attr @rip out[30] -attr @name imm_out[30] -pin cpu|ID_EX D[92] -pin cpu|immGen_mod out[30]
load net cpu|ID_EX_Rs1[0] -attr @rip Q[52] -attr @name ID_EX_Rs1[0] -pin cpu|FU ID_EX_Rs1[0] -pin cpu|ID_EX Q[52]
load net cpu|MEM_WB_ALU_out[12] -attr @rip Q[113] -attr @name MEM_WB_ALU_out[12] -pin cpu|MEM_WB Q[113] -pin cpu|RF_write_src In1[12]
load net cpu|inst_out[8] -attr @rip O[8] -attr @name inst_out[8] -pin cpu|IF_ID D[40] -pin cpu|inst_out_i O[8]
load net cpu|EX_MEM_BranchAddOut[18] -attr @rip Q[163] -attr @name EX_MEM_BranchAddOut[18] -pin cpu|EX_MEM Q[163] -pin cpu|MEM_WB D[50]
load net cpu|read_data1[1] -attr @rip readdata1[1] -attr @name read_data1[1] -pin cpu|ID_EX D[127] -pin cpu|RF_mod readdata1[1] -pin cpu|ssd_i I4[1]
load net cpu|ID_EX_RegR1[2] -attr @rip Q[128] -attr @name ID_EX_RegR1[2] -pin cpu|ID_EX Q[128] -pin cpu|firstInALU in1[2]
load net cpu|ID_EX_RegR1[16] -attr @rip Q[142] -attr @name ID_EX_RegR1[16] -pin cpu|ID_EX Q[142] -pin cpu|firstInALU in1[16]
load net cpu|RF_write_data[23] -attr @rip Out[23] -attr @name RF_write_data[23] -pin cpu|RF_mod writedata[23] -pin cpu|RF_write_src Out[23] -pin cpu|firstInALU in2[23] -pin cpu|secondInALU in2[23]
load net cpu|mem_addr[13] -attr @rip out[13] -attr @name mem_addr[13] -pin cpu|mem_MUX out[13] -pin cpu|memory_instance addr[13]
load net cpu|pc_adder_out[12] -attr @rip sum[12] -attr @name pc_adder_out[12] -pin cpu|IF_ID D[12] -pin cpu|next_pc_source in1[12] -pin cpu|pc_adder_4 sum[12] -pin cpu|ssd_i I1[12]
load net cpu|MEM_WB_ALU_out[5] -attr @rip Q[106] -attr @name MEM_WB_ALU_out[5] -pin cpu|MEM_WB Q[106] -pin cpu|RF_write_src In1[5]
load net cpu|ID_EX_RegR2[22] -attr @rip Q[116] -attr @name ID_EX_RegR2[22] -pin cpu|ALU_2nd_source_mod a[22] -pin cpu|EX_MEM D[99] -pin cpu|ID_EX Q[116]
load net cpu|ALU_result[8] -attr @rip r[8] -attr @name ALU_result[8] -pin cpu|EX_MEM D[117] -pin cpu|alu_mod r[8] -pin cpu|ssd_i I9[8]
load net cpu|ID_EX_pc_adder_out[1] -attr @rip Q[6] -attr @name ID_EX_pc_adder_out[1] -pin cpu|EX_MEM D[1] -pin cpu|ID_EX Q[6]
load net cpu|EX_MEM_Imm[1] -attr @rip Q[33] -attr @name EX_MEM_Imm[1] -pin cpu|EX_MEM Q[33] -pin cpu|MEM_WB D[65]
load net cpu|ID_EX_Imm[30] -attr @rip Q[92] -attr @name ID_EX_Imm[30] -pin cpu|ALU_2nd_source_mod b[30] -pin cpu|EX_MEM D[62] -pin cpu|ID_EX Q[92] -pin cpu|pc_adder_imm x[30]
load net led[15] -attr @rip leds[15] -pin cpu leds[15] -port led[15]
load net cpu|JALR_PC[18] -attr @rip O[18] -attr @name JALR_PC[18] -pin cpu|JALR_PC_i O[18] -pin cpu|next_pc_source in3[18]
load net cpu|EX_MEM_BranchAddOut[29] -attr @rip Q[174] -attr @name EX_MEM_BranchAddOut[29] -pin cpu|EX_MEM Q[174] -pin cpu|MEM_WB D[61]
load net cpu|ID_EX_PC[26] -attr @rip Q[184] -attr @name ID_EX_PC[26] -pin cpu|ID_EX Q[184] -pin cpu|pc_adder_imm y[26]
load net cpu|IF_ID_pc_adder_out[6] -attr @rip Q[6] -attr @name IF_ID_pc_adder_out[6] -pin cpu|ID_EX D[11] -pin cpu|IF_ID Q[6]
load net cpu|read_data1[28] -attr @rip readdata1[28] -attr @name read_data1[28] -pin cpu|ID_EX D[154] -pin cpu|RF_mod readdata1[28]
load net cpu|MEM_WB_ALU_out[30] -attr @rip Q[131] -attr @name MEM_WB_ALU_out[30] -pin cpu|MEM_WB Q[131] -pin cpu|RF_write_src In1[30]
load net cpu|MEM_WB_ALU_out[11] -attr @rip Q[112] -attr @name MEM_WB_ALU_out[11] -pin cpu|MEM_WB Q[112] -pin cpu|RF_write_src In1[11]
load net cpu|EX_MEM_ALU_out[7] -attr @rip Q[116] -attr @name EX_MEM_ALU_out[7] -pin cpu|EX_MEM Q[116] -pin cpu|JALR_PC_i I0[7] -pin cpu|MEM_WB D[108] -pin cpu|firstInALU in3[7] -pin cpu|mem_MUX b[7] -pin cpu|secondInALU in3[7]
load net cpu|IF_ID_pc_adder_out[16] -attr @rip Q[16] -attr @name IF_ID_pc_adder_out[16] -pin cpu|ID_EX D[21] -pin cpu|IF_ID Q[16]
load net cpu|EX_MEM_BranchAddOut[17] -attr @rip Q[162] -attr @name EX_MEM_BranchAddOut[17] -pin cpu|EX_MEM Q[162] -pin cpu|MEM_WB D[49]
load net cpu|ID_EX_Rs1[1] -attr @rip Q[53] -attr @name ID_EX_Rs1[1] -pin cpu|FU ID_EX_Rs1[1] -pin cpu|ID_EX Q[53]
load net cpu|ID_EX_RegR1[15] -attr @rip Q[141] -attr @name ID_EX_RegR1[15] -pin cpu|ID_EX Q[141] -pin cpu|firstInALU in1[15]
load net cpu|RF_write_data[22] -attr @rip Out[22] -attr @name RF_write_data[22] -pin cpu|RF_mod writedata[22] -pin cpu|RF_write_src Out[22] -pin cpu|firstInALU in2[22] -pin cpu|secondInALU in2[22]
load net cpu|RF_ALU_out[17] -attr @rip out[17] -attr @name RF_ALU_out[17] -pin cpu|ALU_2nd_source_mod out[17] -pin cpu|secondInALU in1[17]
load net cpu|imm_out[3] -attr @rip out[3] -attr @name imm_out[3] -pin cpu|ID_EX D[65] -pin cpu|immGen_mod out[3] -pin cpu|ssd_i I6[3]
load net cpu|read_data1[2] -attr @rip readdata1[2] -attr @name read_data1[2] -pin cpu|ID_EX D[128] -pin cpu|RF_mod readdata1[2] -pin cpu|ssd_i I4[2]
load net cpu|MEM_WB_ALU_out[4] -attr @rip Q[105] -attr @name MEM_WB_ALU_out[4] -pin cpu|MEM_WB Q[105] -pin cpu|RF_write_src In1[4]
load net cpu|mem_addr[14] -attr @rip out[14] -attr @name mem_addr[14] -pin cpu|mem_MUX out[14] -pin cpu|memory_instance addr[14]
load net cpu|ID_EX_RegR2[21] -attr @rip Q[115] -attr @name ID_EX_RegR2[21] -pin cpu|ALU_2nd_source_mod a[21] -pin cpu|EX_MEM D[98] -pin cpu|ID_EX Q[115]
load net cpu|ALU_result[7] -attr @rip r[7] -attr @name ALU_result[7] -pin cpu|EX_MEM D[116] -pin cpu|alu_mod r[7] -pin cpu|ssd_i I9[7]
load net cpu|ID_EX_pc_adder_out[0] -attr @rip Q[5] -attr @name ID_EX_pc_adder_out[0] -pin cpu|EX_MEM D[0] -pin cpu|ID_EX Q[5]
load net an[3] -attr @rip Anode[3] -port an[3] -pin sd Anode[3]
load net cpu|ALUin2[16] -attr @rip out[16] -attr @name ALUin2[16] -pin cpu|alu_mod b[16] -pin cpu|secondInALU out[16]
load net cpu|EX_MEM_BranchAddOut[26] -attr @rip Q[171] -attr @name EX_MEM_BranchAddOut[26] -pin cpu|EX_MEM Q[171] -pin cpu|MEM_WB D[58]
load net cpu|JALR_PC[17] -attr @rip O[17] -attr @name JALR_PC[17] -pin cpu|JALR_PC_i O[17] -pin cpu|next_pc_source in3[17]
load net cpu|read_data1[25] -attr @rip readdata1[25] -attr @name read_data1[25] -pin cpu|ID_EX D[151] -pin cpu|RF_mod readdata1[25]
load net cpu|mem_addr[25] -attr @rip out[25] -attr @name mem_addr[25] -pin cpu|mem_MUX out[25] -pin cpu|memory_instance addr[25]
load net cpu|IF_ID_pc_adder_out[7] -attr @rip Q[7] -attr @name IF_ID_pc_adder_out[7] -pin cpu|ID_EX D[12] -pin cpu|IF_ID Q[7]
load net cpu|EX_MEM_ALU_out[6] -attr @rip Q[115] -attr @name EX_MEM_ALU_out[6] -pin cpu|EX_MEM Q[115] -pin cpu|JALR_PC_i I0[6] -pin cpu|MEM_WB D[107] -pin cpu|firstInALU in3[6] -pin cpu|mem_MUX b[6] -pin cpu|secondInALU in3[6]
load net cpu|ID_EX_RegR1[14] -attr @rip Q[140] -attr @name ID_EX_RegR1[14] -pin cpu|ID_EX Q[140] -pin cpu|firstInALU in1[14]
load net cpu|RF_write_data[21] -attr @rip Out[21] -attr @name RF_write_data[21] -pin cpu|RF_mod writedata[21] -pin cpu|RF_write_src Out[21] -pin cpu|firstInALU in2[21] -pin cpu|secondInALU in2[21]
load net cpu|RF_ALU_out[16] -attr @rip out[16] -attr @name RF_ALU_out[16] -pin cpu|ALU_2nd_source_mod out[16] -pin cpu|secondInALU in1[16]
load net cpu|EX_MEM_RegR2[20] -attr @rip Q[97] -attr @name EX_MEM_RegR2[20] -pin cpu|EX_MEM Q[97] -pin cpu|memory_instance data_in[20]
load net cpu|pc_adder_out[10] -attr @rip sum[10] -attr @name pc_adder_out[10] -pin cpu|IF_ID D[10] -pin cpu|next_pc_source in1[10] -pin cpu|pc_adder_4 sum[10] -pin cpu|ssd_i I1[10]
load net cpu|ID_EX_Rs1[2] -attr @rip Q[54] -attr @name ID_EX_Rs1[2] -pin cpu|FU ID_EX_Rs1[2] -pin cpu|ID_EX Q[54]
load net cpu|MEM_WB_ALU_out[3] -attr @rip Q[104] -attr @name MEM_WB_ALU_out[3] -pin cpu|MEM_WB Q[104] -pin cpu|RF_write_src In1[3]
load net cpu|MEM_WB_ALU_out[14] -attr @rip Q[115] -attr @name MEM_WB_ALU_out[14] -pin cpu|MEM_WB Q[115] -pin cpu|RF_write_src In1[14]
load net cpu|ID_EX_RegR2[20] -attr @rip Q[114] -attr @name ID_EX_RegR2[20] -pin cpu|ALU_2nd_source_mod a[20] -pin cpu|EX_MEM D[97] -pin cpu|ID_EX Q[114]
load net cpu|ID_EX_pc_adder_out[12] -attr @rip Q[17] -attr @name ID_EX_pc_adder_out[12] -pin cpu|EX_MEM D[12] -pin cpu|ID_EX Q[17]
load net cpu|EX_MEM_control_signals[2] -attr @rip out[2] -attr @name EX_MEM_control_signals[2] -pin cpu|EX_MEM D[179] -pin cpu|flush_EX_MEM_cont out[2]
load net cpu|ALU_result[6] -attr @rip r[6] -attr @name ALU_result[6] -pin cpu|EX_MEM D[115] -pin cpu|alu_mod r[6] -pin cpu|ssd_i I9[6]
load net cpu|imm_out[4] -attr @rip out[4] -attr @name imm_out[4] -pin cpu|ID_EX D[66] -pin cpu|immGen_mod out[4] -pin cpu|ssd_i I6[4]
load net cpu|RF_ALU_out[9] -attr @rip out[9] -attr @name RF_ALU_out[9] -pin cpu|ALU_2nd_source_mod out[9] -pin cpu|secondInALU in1[9]
load net an[2] -attr @rip Anode[2] -port an[2] -pin sd Anode[2]
load net cpu|ALUin2[15] -attr @rip out[15] -attr @name ALUin2[15] -pin cpu|alu_mod b[15] -pin cpu|secondInALU out[15]
load net cpu|ID_EX_pc_adder_out[3] -attr @rip Q[8] -attr @name ID_EX_pc_adder_out[3] -pin cpu|EX_MEM D[3] -pin cpu|ID_EX Q[8]
load net cpu|mem_addr[6] -attr @rip out[6] -attr @name mem_addr[6] -pin cpu|mem_MUX out[6] -pin cpu|memory_instance addr[6]
load net cpu|mem_out[15] -attr @rip data_out[15] -attr @name mem_out[15] -pin cpu|IF_ID_inst_MUX b[15] -pin cpu|MEM_WB D[148] -pin cpu|memory_instance data_out[15]
load net cpu|ID_EX_Func[0] -attr @rip Q[57] -attr @name ID_EX_Func[0] -pin cpu|Branch_CU inst[5] -pin cpu|EX_MEM D[69] -pin cpu|ID_EX Q[57] -pin cpu|alu_cont_mod Inst_25_30and14to12[0]
load net cpu|EX_MEM_BranchAddOut[27] -attr @rip Q[172] -attr @name EX_MEM_BranchAddOut[27] -pin cpu|EX_MEM Q[172] -pin cpu|MEM_WB D[59]
load net cpu|RF_write_data[24] -attr @rip Out[24] -attr @name RF_write_data[24] -pin cpu|RF_mod writedata[24] -pin cpu|RF_write_src Out[24] -pin cpu|firstInALU in2[24] -pin cpu|secondInALU in2[24]
load net cpu|read_data1[26] -attr @rip readdata1[26] -attr @name read_data1[26] -pin cpu|ID_EX D[152] -pin cpu|RF_mod readdata1[26]
load net cpu|inst_out[5] -attr @rip O[5] -attr @name inst_out[5] -pin cpu|IF_ID D[37] -pin cpu|inst_out_i O[5]
load net cpu|mem_addr[24] -attr @rip out[24] -attr @name mem_addr[24] -pin cpu|mem_MUX out[24] -pin cpu|memory_instance addr[24]
load net cpu|ID_EX_RegR2[10] -attr @rip Q[104] -attr @name ID_EX_RegR2[10] -pin cpu|ALU_2nd_source_mod a[10] -pin cpu|EX_MEM D[87] -pin cpu|ID_EX Q[104]
load net cpu|ID_EX_RegR1[13] -attr @rip Q[139] -attr @name ID_EX_RegR1[13] -pin cpu|ID_EX Q[139] -pin cpu|firstInALU in1[13]
load net cpu|RF_write_data[20] -attr @rip Out[20] -attr @name RF_write_data[20] -pin cpu|RF_mod writedata[20] -pin cpu|RF_write_src Out[20] -pin cpu|firstInALU in2[20] -pin cpu|secondInALU in2[20]
load net cpu|IF_ID_pc_adder_out[8] -attr @rip Q[8] -attr @name IF_ID_pc_adder_out[8] -pin cpu|ID_EX D[13] -pin cpu|IF_ID Q[8]
load net cpu|EX_MEM_pc_adder_out[10] -attr @rip Q[10] -attr @name EX_MEM_pc_adder_out[10] -pin cpu|EX_MEM Q[10] -pin cpu|MEM_WB D[10]
load net cpu|RF_ALU_out[15] -attr @rip out[15] -attr @name RF_ALU_out[15] -pin cpu|ALU_2nd_source_mod out[15] -pin cpu|secondInALU in1[15]
load net cpu|MEM_WB_ALU_out[2] -attr @rip Q[103] -attr @name MEM_WB_ALU_out[2] -pin cpu|MEM_WB Q[103] -pin cpu|RF_write_src In1[2]
load net cpu|MEM_WB_ALU_out[13] -attr @rip Q[114] -attr @name MEM_WB_ALU_out[13] -pin cpu|MEM_WB Q[114] -pin cpu|RF_write_src In1[13]
load net cpu|ALU_result[5] -attr @rip r[5] -attr @name ALU_result[5] -pin cpu|EX_MEM D[114] -pin cpu|alu_mod r[5] -pin cpu|ssd_i I9[5]
load net cpu|EX_MEM_RegR2[21] -attr @rip Q[98] -attr @name EX_MEM_RegR2[21] -pin cpu|EX_MEM Q[98] -pin cpu|memory_instance data_in[21]
load net cpu|EX_MEM_ALU_out[9] -attr @rip Q[118] -attr @name EX_MEM_ALU_out[9] -pin cpu|EX_MEM Q[118] -pin cpu|JALR_PC_i I0[9] -pin cpu|MEM_WB D[110] -pin cpu|firstInALU in3[9] -pin cpu|mem_MUX b[9] -pin cpu|secondInALU in3[9]
load net cpu|RF_ALU_out[0] -attr @rip out[0] -attr @name RF_ALU_out[0] -pin cpu|ALU_2nd_source_mod out[0] -pin cpu|secondInALU in1[0]
load net cpu|ID_EX_pc_adder_out[11] -attr @rip Q[16] -attr @name ID_EX_pc_adder_out[11] -pin cpu|EX_MEM D[11] -pin cpu|ID_EX Q[16]
load net cpu|MEM_WB_Imm[31] -attr @rip Q[95] -attr @name MEM_WB_Imm[31] -pin cpu|MEM_WB Q[95] -pin cpu|RF_write_src In3[31]
load net cpu|EX_MEM_BranchAddOut[19] -attr @rip Q[164] -attr @name EX_MEM_BranchAddOut[19] -pin cpu|EX_MEM Q[164] -pin cpu|MEM_WB D[51]
load net cpu|EX_MEM_control_signals[3] -attr @rip out[3] -attr @name EX_MEM_control_signals[3] -pin cpu|EX_MEM D[180] -pin cpu|flush_EX_MEM_cont out[3]
load net cpu|imm_out[5] -attr @rip out[5] -attr @name imm_out[5] -pin cpu|ID_EX D[67] -pin cpu|immGen_mod out[5] -pin cpu|ssd_i I6[5]
load net cpu|pc_adder_branch_out[20] -attr @rip sum[20] -attr @name pc_adder_branch_out[20] -pin cpu|EX_MEM D[165] -pin cpu|next_pc_source in2[20] -pin cpu|pc_adder_imm sum[20]
load net cpu|pc_adder_out[15] -attr @rip sum[15] -attr @name pc_adder_out[15] -pin cpu|IF_ID D[15] -pin cpu|next_pc_source in1[15] -pin cpu|pc_adder_4 sum[15]
load net cpu|EX_MEM_Imm[26] -attr @rip Q[58] -attr @name EX_MEM_Imm[26] -pin cpu|EX_MEM Q[58] -pin cpu|MEM_WB D[90]
load net cpu|EX_MEM_ALU_out[24] -attr @rip Q[133] -attr @name EX_MEM_ALU_out[24] -pin cpu|EX_MEM Q[133] -pin cpu|JALR_PC_i I0[24] -pin cpu|MEM_WB D[125] -pin cpu|firstInALU in3[24] -pin cpu|mem_MUX b[24] -pin cpu|secondInALU in3[24]
load net cpu|ID_EX_pc_adder_out[2] -attr @rip Q[7] -attr @name ID_EX_pc_adder_out[2] -pin cpu|EX_MEM D[2] -pin cpu|ID_EX Q[7]
load net cpu|ID_EX_Rd[3] -attr @rip Q[45] -attr @name ID_EX_Rd[3] -pin cpu|EX_MEM D[75] -pin cpu|ID_EX Q[45]
load net cpu|mem_out[14] -attr @rip data_out[14] -attr @name mem_out[14] -pin cpu|IF_ID_inst_MUX b[14] -pin cpu|MEM_WB D[147] -pin cpu|memory_instance data_out[14]
load net cpu|read_data1[23] -attr @rip readdata1[23] -attr @name read_data1[23] -pin cpu|ID_EX D[149] -pin cpu|RF_mod readdata1[23]
load net cpu|ID_EX_Imm[10] -attr @rip Q[72] -attr @name ID_EX_Imm[10] -pin cpu|ALU_2nd_source_mod b[10] -pin cpu|EX_MEM D[42] -pin cpu|ID_EX Q[72] -pin cpu|pc_adder_imm x[10]
load net cpu|MEM_WB_Rd[0] -attr @rip Q[96] -attr @name MEM_WB_Rd[0] -pin cpu|FU MEM_WB_Rd[0] -pin cpu|MEM_WB Q[96] -pin cpu|RF_mod writereg[0]
load net cpu|ALUin2[18] -attr @rip out[18] -attr @name ALUin2[18] -pin cpu|alu_mod b[18] -pin cpu|secondInALU out[18]
load net cpu|mem_addr[7] -attr @rip out[7] -attr @name mem_addr[7] -pin cpu|mem_MUX out[7] -pin cpu|memory_instance addr[7]
load net cpu|MEM_WB_Imm[9] -attr @rip Q[73] -attr @name MEM_WB_Imm[9] -pin cpu|MEM_WB Q[73] -pin cpu|RF_write_src In3[9]
load net cpu|ID_EX_Imm[31] -attr @rip Q[93] -attr @name ID_EX_Imm[31] -pin cpu|ALU_2nd_source_mod b[31] -pin cpu|EX_MEM D[63] -pin cpu|ID_EX Q[93] -pin cpu|pc_adder_imm x[31]
load net cpu|JALR_PC[19] -attr @rip O[19] -attr @name JALR_PC[19] -pin cpu|JALR_PC_i O[19] -pin cpu|next_pc_source in3[19]
load net cpu|RF_write_data[25] -attr @rip Out[25] -attr @name RF_write_data[25] -pin cpu|RF_mod writedata[25] -pin cpu|RF_write_src Out[25] -pin cpu|firstInALU in2[25] -pin cpu|secondInALU in2[25]
load net cpu|EX_MEM_ALU_out[12] -attr @rip Q[121] -attr @name EX_MEM_ALU_out[12] -pin cpu|EX_MEM Q[121] -pin cpu|JALR_PC_i I0[12] -pin cpu|MEM_WB D[113] -pin cpu|firstInALU in3[12] -pin cpu|mem_MUX b[12] -pin cpu|secondInALU in3[12]
load net cpu|inst_out[4] -attr @rip O[4] -attr @name inst_out[4] -pin cpu|IF_ID D[36] -pin cpu|inst_out_i O[4]
load net cpu|mem_addr[23] -attr @rip out[23] -attr @name mem_addr[23] -pin cpu|mem_MUX out[23] -pin cpu|memory_instance addr[23]
load net cpu|ID_EX_RegR1[12] -attr @rip Q[138] -attr @name ID_EX_RegR1[12] -pin cpu|ID_EX Q[138] -pin cpu|firstInALU in1[12]
load net cpu|RF_ALU_out[14] -attr @rip out[14] -attr @name RF_ALU_out[14] -pin cpu|ALU_2nd_source_mod out[14] -pin cpu|secondInALU in1[14]
load net cpu|ID_EX_RegR2[11] -attr @rip Q[105] -attr @name ID_EX_RegR2[11] -pin cpu|ALU_2nd_source_mod a[11] -pin cpu|EX_MEM D[88] -pin cpu|ID_EX Q[105]
load net cpu|MEM_WB_ALU_out[31] -attr @rip Q[132] -attr @name MEM_WB_ALU_out[31] -pin cpu|MEM_WB Q[132] -pin cpu|RF_write_src In1[31]
load net cpu|EX_MEM_pc_adder_out[11] -attr @rip Q[11] -attr @name EX_MEM_pc_adder_out[11] -pin cpu|EX_MEM Q[11] -pin cpu|MEM_WB D[11]
load net cpu|ALU_result[4] -attr @rip r[4] -attr @name ALU_result[4] -pin cpu|EX_MEM D[113] -pin cpu|alu_mod r[4] -pin cpu|ssd_i I9[4]
load net cpu|IF_ID_pc_adder_out[9] -attr @rip Q[9] -attr @name IF_ID_pc_adder_out[9] -pin cpu|ID_EX D[14] -pin cpu|IF_ID Q[9]
load net cpu|EX_MEM_ALU_out[8] -attr @rip Q[117] -attr @name EX_MEM_ALU_out[8] -pin cpu|EX_MEM Q[117] -pin cpu|JALR_PC_i I0[8] -pin cpu|MEM_WB D[109] -pin cpu|firstInALU in3[8] -pin cpu|mem_MUX b[8] -pin cpu|secondInALU in3[8]
load net cpu|ID_EX_pc_adder_out[10] -attr @rip Q[15] -attr @name ID_EX_pc_adder_out[10] -pin cpu|EX_MEM D[10] -pin cpu|ID_EX Q[15]
load net cpu|ID_EX_pc_adder_out[31] -attr @rip Q[36] -attr @name ID_EX_pc_adder_out[31] -pin cpu|EX_MEM D[31] -pin cpu|ID_EX Q[36]
load net cpu|mem_out[9] -attr @rip data_out[9] -attr @name mem_out[9] -pin cpu|IF_ID_inst_MUX b[9] -pin cpu|MEM_WB D[142] -pin cpu|memory_instance data_out[9] -pin cpu|ssd_i I10[9]
load net cpu|EX_MEM_RegR2[22] -attr @rip Q[99] -attr @name EX_MEM_RegR2[22] -pin cpu|EX_MEM Q[99] -pin cpu|memory_instance data_in[22]
load net cpu|IF_ID_pc_adder_out[19] -attr @rip Q[19] -attr @name IF_ID_pc_adder_out[19] -pin cpu|ID_EX D[24] -pin cpu|IF_ID Q[19]
load net cpu|MEM_WB_ALU_out[16] -attr @rip Q[117] -attr @name MEM_WB_ALU_out[16] -pin cpu|MEM_WB Q[117] -pin cpu|RF_write_src In1[16]
load net cpu|EX_MEM_control_signals[4] -attr @rip out[4] -attr @name EX_MEM_control_signals[4] -pin cpu|EX_MEM D[181] -pin cpu|flush_EX_MEM_cont out[4]
load net cpu|imm_out[6] -attr @rip out[6] -attr @name imm_out[6] -pin cpu|ID_EX D[68] -pin cpu|immGen_mod out[6] -pin cpu|ssd_i I6[6]
load net cpu|mem_addr[4] -attr @rip out[4] -attr @name mem_addr[4] -pin cpu|mem_MUX out[4] -pin cpu|memory_instance addr[4]
load net cpu|mem_out[13] -attr @rip data_out[13] -attr @name mem_out[13] -pin cpu|IF_ID_inst_MUX b[13] -pin cpu|MEM_WB D[146] -pin cpu|memory_instance data_out[13]
load net cpu|pc_adder_out[16] -attr @rip sum[16] -attr @name pc_adder_out[16] -pin cpu|IF_ID D[16] -pin cpu|next_pc_source in1[16] -pin cpu|pc_adder_4 sum[16]
load net cpu|MEM_WB_ALU_out[9] -attr @rip Q[110] -attr @name MEM_WB_ALU_out[9] -pin cpu|MEM_WB Q[110] -pin cpu|RF_write_src In1[9]
load net cpu|EX_MEM_Imm[27] -attr @rip Q[59] -attr @name EX_MEM_Imm[27] -pin cpu|EX_MEM Q[59] -pin cpu|MEM_WB D[91]
load net cpu|ID_EX_Rd[4] -attr @rip Q[46] -attr @name ID_EX_Rd[4] -pin cpu|EX_MEM D[76] -pin cpu|ID_EX Q[46]
load net cpu|EX_MEM_ALU_out[25] -attr @rip Q[134] -attr @name EX_MEM_ALU_out[25] -pin cpu|EX_MEM Q[134] -pin cpu|JALR_PC_i I0[25] -pin cpu|MEM_WB D[126] -pin cpu|firstInALU in3[25] -pin cpu|mem_MUX b[25] -pin cpu|secondInALU in3[25]
load net cpu|ALUin2[17] -attr @rip out[17] -attr @name ALUin2[17] -pin cpu|alu_mod b[17] -pin cpu|secondInALU out[17]
load net cpu|MEM_WB_Imm[8] -attr @rip Q[72] -attr @name MEM_WB_Imm[8] -pin cpu|MEM_WB Q[72] -pin cpu|RF_write_src In3[8]
load net cpu|read_data1[24] -attr @rip readdata1[24] -attr @name read_data1[24] -pin cpu|ID_EX D[150] -pin cpu|RF_mod readdata1[24]
load net cpu|ID_EX_pc_adder_out[5] -attr @rip Q[10] -attr @name ID_EX_pc_adder_out[5] -pin cpu|EX_MEM D[5] -pin cpu|ID_EX Q[10]
load net cpu|EX_MEM_ALU_out[11] -attr @rip Q[120] -attr @name EX_MEM_ALU_out[11] -pin cpu|EX_MEM Q[120] -pin cpu|JALR_PC_i I0[11] -pin cpu|MEM_WB D[112] -pin cpu|firstInALU in3[11] -pin cpu|mem_MUX b[11] -pin cpu|secondInALU in3[11]
load net cpu|mem_addr[22] -attr @rip out[22] -attr @name mem_addr[22] -pin cpu|mem_MUX out[22] -pin cpu|memory_instance addr[22]
load net ssdSel[1] -attr @rip ssdSel[1] -pin cpu ssdSel[1] -port ssdSel[1]
load net cpu|ID_EX_RegR1[11] -attr @rip Q[137] -attr @name ID_EX_RegR1[11] -pin cpu|ID_EX Q[137] -pin cpu|firstInALU in1[11]
load net cpu|RF_write_data[26] -attr @rip Out[26] -attr @name RF_write_data[26] -pin cpu|RF_mod writedata[26] -pin cpu|RF_write_src Out[26] -pin cpu|firstInALU in2[26] -pin cpu|secondInALU in2[26]
load net cpu|pc_adder_out[9] -attr @rip sum[9] -attr @name pc_adder_out[9] -pin cpu|IF_ID D[9] -pin cpu|next_pc_source in1[9] -pin cpu|pc_adder_4 sum[9] -pin cpu|ssd_i I1[9]
load net cpu|RF_ALU_out[13] -attr @rip out[13] -attr @name RF_ALU_out[13] -pin cpu|ALU_2nd_source_mod out[13] -pin cpu|secondInALU in1[13]
load net cpu|MEM_WB_BranchAddOut[30] -attr @rip Q[62] -attr @name MEM_WB_BranchAddOut[30] -pin cpu|MEM_WB Q[62] -pin cpu|RF_write_src In4[30]
load net cpu|inst_out[7] -attr @rip O[7] -attr @name inst_out[7] -pin cpu|IF_ID D[39] -pin cpu|inst_out_i O[7]
load net cpu|ALU_result[3] -attr @rip r[3] -attr @name ALU_result[3] -pin cpu|EX_MEM D[112] -pin cpu|alu_mod r[3] -pin cpu|ssd_i I9[3]
load net cpu|EX_MEM_Imm[19] -attr @rip Q[51] -attr @name EX_MEM_Imm[19] -pin cpu|EX_MEM Q[51] -pin cpu|MEM_WB D[83]
load net cpu|ID_EX_RegR2[12] -attr @rip Q[106] -attr @name ID_EX_RegR2[12] -pin cpu|ALU_2nd_source_mod a[12] -pin cpu|EX_MEM D[89] -pin cpu|ID_EX Q[106]
load net cpu|EX_MEM_pc_adder_out[12] -attr @rip Q[12] -attr @name EX_MEM_pc_adder_out[12] -pin cpu|EX_MEM Q[12] -pin cpu|MEM_WB D[12]
load net cpu|MEM_WB_ALU_out[15] -attr @rip Q[116] -attr @name MEM_WB_ALU_out[15] -pin cpu|MEM_WB Q[116] -pin cpu|RF_write_src In1[15]
load net cpu|pc_adder_out[13] -attr @rip sum[13] -attr @name pc_adder_out[13] -pin cpu|IF_ID D[13] -pin cpu|next_pc_source in1[13] -pin cpu|pc_adder_4 sum[13]
load net cpu|EX_MEM_control_signals[5] -attr @rip out[5] -attr @name EX_MEM_control_signals[5] -pin cpu|EX_MEM D[182] -pin cpu|flush_EX_MEM_cont out[5]
load net cpu|mem_out[12] -attr @rip data_out[12] -attr @name mem_out[12] -pin cpu|IF_ID_inst_MUX b[12] -pin cpu|MEM_WB D[145] -pin cpu|memory_instance data_out[12] -pin cpu|ssd_i I10[12]
load net cpu|EX_MEM_Rd[0] -attr @rip Q[72] -attr @name EX_MEM_Rd[0] -pin cpu|EX_MEM Q[72] -pin cpu|MEM_WB D[96]
load net cpu|MEM_WB_ALU_out[8] -attr @rip Q[109] -attr @name MEM_WB_ALU_out[8] -pin cpu|MEM_WB Q[109] -pin cpu|RF_write_src In1[8]
load net cpu|read_data1[21] -attr @rip readdata1[21] -attr @name read_data1[21] -pin cpu|ID_EX D[147] -pin cpu|RF_mod readdata1[21]
load net cpu|mem_addr[5] -attr @rip out[5] -attr @name mem_addr[5] -pin cpu|mem_MUX out[5] -pin cpu|memory_instance addr[5]
load net cpu|EX_MEM_Imm[28] -attr @rip Q[60] -attr @name EX_MEM_Imm[28] -pin cpu|EX_MEM Q[60] -pin cpu|MEM_WB D[92]
load net cpu|IF_ID_PC[31] -attr @rip Q[95] -attr @name IF_ID_PC[31] -pin cpu|ID_EX D[189] -pin cpu|IF_ID Q[95]
load net cpu|EX_MEM_RegR2[13] -attr @rip Q[90] -attr @name EX_MEM_RegR2[13] -pin cpu|EX_MEM Q[90] -pin cpu|memory_instance data_in[13]
load net cpu|forwardA[0] -attr @rip FA[0] -attr @name forwardA[0] -pin cpu|FU FA[0] -pin cpu|firstInALU sel[0]
load net cpu|EX_MEM_ALU_out[26] -attr @rip Q[135] -attr @name EX_MEM_ALU_out[26] -pin cpu|EX_MEM Q[135] -pin cpu|JALR_PC_i I0[26] -pin cpu|MEM_WB D[127] -pin cpu|firstInALU in3[26] -pin cpu|mem_MUX b[26] -pin cpu|secondInALU in3[26]
load net cpu|ID_EX_pc_adder_out[4] -attr @rip Q[9] -attr @name ID_EX_pc_adder_out[4] -pin cpu|EX_MEM D[4] -pin cpu|ID_EX Q[9]
load net cpu|mem_addr[21] -attr @rip out[21] -attr @name mem_addr[21] -pin cpu|mem_MUX out[21] -pin cpu|memory_instance addr[21]
load net cpu|ID_EX_RegR1[10] -attr @rip Q[136] -attr @name ID_EX_RegR1[10] -pin cpu|ID_EX Q[136] -pin cpu|firstInALU in1[10]
load net cpu|pc_adder_out[8] -attr @rip sum[8] -attr @name pc_adder_out[8] -pin cpu|IF_ID D[8] -pin cpu|next_pc_source in1[8] -pin cpu|pc_adder_4 sum[8] -pin cpu|ssd_i I1[8]
load net cpu|RF_ALU_out[12] -attr @rip out[12] -attr @name RF_ALU_out[12] -pin cpu|ALU_2nd_source_mod out[12] -pin cpu|secondInALU in1[12]
load net cpu|EX_MEM_ALU_out[14] -attr @rip Q[123] -attr @name EX_MEM_ALU_out[14] -pin cpu|EX_MEM Q[123] -pin cpu|JALR_PC_i I0[14] -pin cpu|MEM_WB D[115] -pin cpu|firstInALU in3[14] -pin cpu|mem_MUX b[14] -pin cpu|secondInALU in3[14]
load net ssdSel[2] -attr @rip ssdSel[2] -pin cpu ssdSel[2] -port ssdSel[2]
load net cpu|RF_write_data[27] -attr @rip Out[27] -attr @name RF_write_data[27] -pin cpu|RF_mod writedata[27] -pin cpu|RF_write_src Out[27] -pin cpu|firstInALU in2[27] -pin cpu|secondInALU in2[27]
load net cpu|inst_out[6] -attr @rip O[6] -attr @name inst_out[6] -pin cpu|IF_ID D[38] -pin cpu|inst_out_i O[6]
load net cpu|ALU_result[2] -attr @rip r[2] -attr @name ALU_result[2] -pin cpu|EX_MEM D[111] -pin cpu|alu_mod r[2] -pin cpu|ssd_i I9[2]
load net cpu|EX_MEM_Imm[18] -attr @rip Q[50] -attr @name EX_MEM_Imm[18] -pin cpu|EX_MEM Q[50] -pin cpu|MEM_WB D[82]
load net cpu|imm_out[0] -attr @rip out[0] -attr @name imm_out[0] -pin cpu|ID_EX D[62] -pin cpu|immGen_mod out[0] -pin cpu|ssd_i I6[0]
load net cpu|mem_out[7] -attr @rip data_out[7] -attr @name mem_out[7] -pin cpu|IF_ID_inst_MUX b[7] -pin cpu|MEM_WB D[140] -pin cpu|memory_instance data_out[7] -pin cpu|ssd_i I10[7]
load net cpu|ID_EX_RegR2[13] -attr @rip Q[107] -attr @name ID_EX_RegR2[13] -pin cpu|ALU_2nd_source_mod a[13] -pin cpu|EX_MEM D[90] -pin cpu|ID_EX Q[107]
load net cpu|ID_EX_RegR1[20] -attr @rip Q[146] -attr @name ID_EX_RegR1[20] -pin cpu|ID_EX Q[146] -pin cpu|firstInALU in1[20]
load net cpu|EX_MEM_pc_adder_out[13] -attr @rip Q[13] -attr @name EX_MEM_pc_adder_out[13] -pin cpu|EX_MEM Q[13] -pin cpu|MEM_WB D[13]
load net cpu|pc_in[26] -attr @rip out[26] -attr @name pc_in[26] -pin cpu|next_pc_source out[26] -pin cpu|pc_mod in[26]
load net cpu|mem_addr[2] -attr @rip out[2] -attr @name mem_addr[2] -pin cpu|mem_MUX out[2] -pin cpu|memory_instance addr[2]
load net cpu|pc_adder_out[14] -attr @rip sum[14] -attr @name pc_adder_out[14] -pin cpu|IF_ID D[14] -pin cpu|next_pc_source in1[14] -pin cpu|pc_adder_4 sum[14]
load net cpu|MEM_WB_ALU_out[7] -attr @rip Q[108] -attr @name MEM_WB_ALU_out[7] -pin cpu|MEM_WB Q[108] -pin cpu|RF_write_src In1[7]
load net cpu|MEM_WB_ALU_out[18] -attr @rip Q[119] -attr @name MEM_WB_ALU_out[18] -pin cpu|MEM_WB Q[119] -pin cpu|RF_write_src In1[18]
load net cpu|ID_EX_pc_adder_out[16] -attr @rip Q[21] -attr @name ID_EX_pc_adder_out[16] -pin cpu|EX_MEM D[16] -pin cpu|ID_EX Q[21]
load net cpu|read_data1[7] -attr @rip readdata1[7] -attr @name read_data1[7] -pin cpu|ID_EX D[133] -pin cpu|RF_mod readdata1[7] -pin cpu|ssd_i I4[7]
load net cpu|read_data1[22] -attr @rip readdata1[22] -attr @name read_data1[22] -pin cpu|ID_EX D[148] -pin cpu|RF_mod readdata1[22]
load net cpu|EX_MEM_RegR2[12] -attr @rip Q[89] -attr @name EX_MEM_RegR2[12] -pin cpu|EX_MEM Q[89] -pin cpu|memory_instance data_in[12]
load net cpu|inst_out[1] -attr @rip O[1] -attr @name inst_out[1] -pin cpu|IF_ID D[33] -pin cpu|inst_out_i O[1]
load net cpu|mem_addr[20] -attr @rip out[20] -attr @name mem_addr[20] -pin cpu|mem_MUX out[20] -pin cpu|memory_instance addr[20]
load net cpu|EX_MEM_Imm[29] -attr @rip Q[61] -attr @name EX_MEM_Imm[29] -pin cpu|EX_MEM Q[61] -pin cpu|MEM_WB D[93]
load net cpu|IF_ID_pc_adder_out[10] -attr @rip Q[10] -attr @name IF_ID_pc_adder_out[10] -pin cpu|ID_EX D[15] -pin cpu|IF_ID Q[10]
load net cpu|forwardA[1] -attr @rip FA[1] -attr @name forwardA[1] -pin cpu|FU FA[1] -pin cpu|firstInALU sel[1]
load net cpu|EX_MEM_ALU_out[27] -attr @rip Q[136] -attr @name EX_MEM_ALU_out[27] -pin cpu|EX_MEM Q[136] -pin cpu|JALR_PC_i I0[27] -pin cpu|MEM_WB D[128] -pin cpu|firstInALU in3[27] -pin cpu|mem_MUX b[27] -pin cpu|secondInALU in3[27]
load net cpu|RF_ALU_out[11] -attr @rip out[11] -attr @name RF_ALU_out[11] -pin cpu|ALU_2nd_source_mod out[11] -pin cpu|secondInALU in1[11]
load net cpu|ID_EX_pc_adder_out[7] -attr @rip Q[12] -attr @name ID_EX_pc_adder_out[7] -pin cpu|EX_MEM D[7] -pin cpu|ID_EX Q[12]
load net cpu|EX_MEM_ALU_out[13] -attr @rip Q[122] -attr @name EX_MEM_ALU_out[13] -pin cpu|EX_MEM Q[122] -pin cpu|JALR_PC_i I0[13] -pin cpu|MEM_WB D[114] -pin cpu|firstInALU in3[13] -pin cpu|mem_MUX b[13] -pin cpu|secondInALU in3[13]
load net cpu|mem_out[19] -attr @rip data_out[19] -attr @name mem_out[19] -pin cpu|IF_ID_inst_MUX b[19] -pin cpu|MEM_WB D[152] -pin cpu|memory_instance data_out[19]
load net cpu|ALU_result[1] -attr @rip r[1] -attr @name ALU_result[1] -pin cpu|EX_MEM D[110] -pin cpu|alu_mod r[1] -pin cpu|ssd_i I9[1]
load net cpu|EX_MEM_Imm[17] -attr @rip Q[49] -attr @name EX_MEM_Imm[17] -pin cpu|EX_MEM Q[49] -pin cpu|MEM_WB D[81]
load net cpu|EX_MEM_Imm[9] -attr @rip Q[41] -attr @name EX_MEM_Imm[9] -pin cpu|EX_MEM Q[41] -pin cpu|MEM_WB D[73]
load net cpu|RF_write_data[28] -attr @rip Out[28] -attr @name RF_write_data[28] -pin cpu|RF_mod writedata[28] -pin cpu|RF_write_src Out[28] -pin cpu|firstInALU in2[28] -pin cpu|secondInALU in2[28]
load net cpu|imm_out[1] -attr @rip out[1] -attr @name imm_out[1] -pin cpu|ID_EX D[63] -pin cpu|immGen_mod out[1] -pin cpu|ssd_i I6[1]
load net cpu|mem_out[8] -attr @rip data_out[8] -attr @name mem_out[8] -pin cpu|IF_ID_inst_MUX b[8] -pin cpu|MEM_WB D[141] -pin cpu|memory_instance data_out[8] -pin cpu|ssd_i I10[8]
load net cpu|ID_EX_RegR1[21] -attr @rip Q[147] -attr @name ID_EX_RegR1[21] -pin cpu|ID_EX Q[147] -pin cpu|firstInALU in1[21]
load net cpu|ALUin1[18] -attr @rip out[18] -attr @name ALUin1[18] -pin cpu|alu_mod a[18] -pin cpu|firstInALU out[18]
load net cpu|ID_EX_RegR2[14] -attr @rip Q[108] -attr @name ID_EX_RegR2[14] -pin cpu|ALU_2nd_source_mod a[14] -pin cpu|EX_MEM D[91] -pin cpu|ID_EX Q[108]
load net cpu|EX_MEM_Imm[22] -attr @rip Q[54] -attr @name EX_MEM_Imm[22] -pin cpu|EX_MEM Q[54] -pin cpu|MEM_WB D[86]
load net cpu|EX_MEM_pc_adder_out[14] -attr @rip Q[14] -attr @name EX_MEM_pc_adder_out[14] -pin cpu|EX_MEM Q[14] -pin cpu|MEM_WB D[14]
load net an[1] -attr @rip Anode[1] -port an[1] -pin sd Anode[1]
load net cpu|pc_in[27] -attr @rip out[27] -attr @name pc_in[27] -pin cpu|next_pc_source out[27] -pin cpu|pc_mod in[27]
load net cpu|MEM_WB_ALU_out[6] -attr @rip Q[107] -attr @name MEM_WB_ALU_out[6] -pin cpu|MEM_WB Q[107] -pin cpu|RF_write_src In1[6]
load net cpu|MEM_WB_ALU_out[17] -attr @rip Q[118] -attr @name MEM_WB_ALU_out[17] -pin cpu|MEM_WB Q[118] -pin cpu|RF_write_src In1[17]
load net cpu|ID_EX_pc_adder_out[15] -attr @rip Q[20] -attr @name ID_EX_pc_adder_out[15] -pin cpu|EX_MEM D[15] -pin cpu|ID_EX Q[20]
load net cpu|mem_addr[3] -attr @rip out[3] -attr @name mem_addr[3] -pin cpu|mem_MUX out[3] -pin cpu|memory_instance addr[3]
load net cpu|regWrite -attr @name regWrite -pin cpu|cont_mod regWrite -pin cpu|flush_mux a[9] -pin cpu|leds_i I2[8]
load net cpu|EX_MEM_RegR2[1] -attr @rip Q[78] -attr @name EX_MEM_RegR2[1] -pin cpu|EX_MEM Q[78] -pin cpu|memory_instance data_in[1]
load net cpu|EX_MEM_RegR2[11] -attr @rip Q[88] -attr @name EX_MEM_RegR2[11] -pin cpu|EX_MEM Q[88] -pin cpu|memory_instance data_in[11]
load net cpu|inst_out[0] -attr @rip O[0] -attr @name inst_out[0] -pin cpu|IF_ID D[32] -pin cpu|inst_out_i O[0]
load net cpu|read_data1[8] -attr @rip readdata1[8] -attr @name read_data1[8] -pin cpu|ID_EX D[134] -pin cpu|RF_mod readdata1[8] -pin cpu|ssd_i I4[8]
load net cpu|pc_adder_branch_out[16] -attr @rip sum[16] -attr @name pc_adder_branch_out[16] -pin cpu|EX_MEM D[161] -pin cpu|next_pc_source in2[16] -pin cpu|pc_adder_imm sum[16]
load net cpu|RF_ALU_out[10] -attr @rip out[10] -attr @name RF_ALU_out[10] -pin cpu|ALU_2nd_source_mod out[10] -pin cpu|secondInALU in1[10]
load net cpu|ID_EX_RegR1[30] -attr @rip Q[156] -attr @name ID_EX_RegR1[30] -pin cpu|ID_EX Q[156] -pin cpu|firstInALU in1[30]
load net cpu|EX_MEM_ALU_out[28] -attr @rip Q[137] -attr @name EX_MEM_ALU_out[28] -pin cpu|EX_MEM Q[137] -pin cpu|JALR_PC_i I0[28] -pin cpu|MEM_WB D[129] -pin cpu|firstInALU in3[28] -pin cpu|mem_MUX b[28] -pin cpu|secondInALU in3[28]
load net cpu|ID_EX_pc_adder_out[6] -attr @rip Q[11] -attr @name ID_EX_pc_adder_out[6] -pin cpu|EX_MEM D[6] -pin cpu|ID_EX Q[11]
load net ssdSel[0] -attr @rip ssdSel[0] -pin cpu ssdSel[0] -port ssdSel[0]
load net cpu|mem_out[18] -attr @rip data_out[18] -attr @name mem_out[18] -pin cpu|IF_ID_inst_MUX b[18] -pin cpu|MEM_WB D[151] -pin cpu|memory_instance data_out[18]
load net cpu|MEM_WB_pc_adder_out[2] -attr @rip Q[2] -attr @name MEM_WB_pc_adder_out[2] -pin cpu|MEM_WB Q[2] -pin cpu|RF_write_src In5[2]
load net cpu|EX_MEM_Imm[16] -attr @rip Q[48] -attr @name EX_MEM_Imm[16] -pin cpu|EX_MEM Q[48] -pin cpu|MEM_WB D[80]
load net cpu|ID_EX_Imm[14] -attr @rip Q[76] -attr @name ID_EX_Imm[14] -pin cpu|ALU_2nd_source_mod b[14] -pin cpu|EX_MEM D[46] -pin cpu|ID_EX Q[76] -pin cpu|pc_adder_imm x[14]
load net cpu|EX_MEM_Imm[8] -attr @rip Q[40] -attr @name EX_MEM_Imm[8] -pin cpu|EX_MEM Q[40] -pin cpu|MEM_WB D[72]
load net cpu|mem_out[5] -attr @rip data_out[5] -attr @name mem_out[5] -pin cpu|IF_ID_inst_MUX b[5] -pin cpu|MEM_WB D[138] -pin cpu|memory_instance data_out[5] -pin cpu|ssd_i I10[5]
load net cpu|RF_write_data[29] -attr @rip Out[29] -attr @name RF_write_data[29] -pin cpu|RF_mod writedata[29] -pin cpu|RF_write_src Out[29] -pin cpu|firstInALU in2[29] -pin cpu|secondInALU in2[29]
load net cpu|EX_MEM_control_signals[0] -attr @rip out[0] -attr @name EX_MEM_control_signals[0] -pin cpu|EX_MEM D[177] -pin cpu|flush_EX_MEM_cont out[0]
load net cpu|imm_out[2] -attr @rip out[2] -attr @name imm_out[2] -pin cpu|ID_EX D[64] -pin cpu|immGen_mod out[2] -pin cpu|ssd_i I6[2]
load net cpu|ALUin1[19] -attr @rip out[19] -attr @name ALUin1[19] -pin cpu|alu_mod a[19] -pin cpu|firstInALU out[19]
load net an[0] -attr @rip Anode[0] -port an[0] -pin sd Anode[0]
load net cpu|ID_EX_RegR2[15] -attr @rip Q[109] -attr @name ID_EX_RegR2[15] -pin cpu|ALU_2nd_source_mod a[15] -pin cpu|EX_MEM D[92] -pin cpu|ID_EX Q[109]
load net cpu|mem_addr[0] -attr @rip out[0] -attr @name mem_addr[0] -pin cpu|mem_MUX out[0] -pin cpu|memory_instance addr[0]
load net cpu|EX_MEM_Imm[23] -attr @rip Q[55] -attr @name EX_MEM_Imm[23] -pin cpu|EX_MEM Q[55] -pin cpu|MEM_WB D[87]
load net cpu|ALUin1[0] -attr @rip out[0] -attr @name ALUin1[0] -pin cpu|alu_mod a[0] -pin cpu|firstInALU out[0]
load net cpu|ID_EX_pc_adder_out[14] -attr @rip Q[19] -attr @name ID_EX_pc_adder_out[14] -pin cpu|EX_MEM D[14] -pin cpu|ID_EX Q[19]
load net cpu|ALU_result[30] -attr @rip r[30] -attr @name ALU_result[30] -pin cpu|EX_MEM D[139] -pin cpu|alu_mod r[30]
load net cpu|ID_EX_RegR2[17] -attr @rip Q[111] -attr @name ID_EX_RegR2[17] -pin cpu|ALU_2nd_source_mod a[17] -pin cpu|EX_MEM D[94] -pin cpu|ID_EX Q[111]
load net cpu|inst_decompressed[12] -attr @rip inst[12] -attr @name inst_decompressed[12] -pin cpu|decoder_c inst[12] -pin cpu|inst_out_i I1[12]
load net cpu|pc_in[28] -attr @rip out[28] -attr @name pc_in[28] -pin cpu|next_pc_source out[28] -pin cpu|pc_mod in[28]
load net cpu|EX_MEM_BranchAddOut[0] -attr @rip Q[145] -attr @name EX_MEM_BranchAddOut[0] -pin cpu|EX_MEM Q[145] -pin cpu|MEM_WB D[32]
load net cpu|EX_MEM_RegR2[10] -attr @rip Q[87] -attr @name EX_MEM_RegR2[10] -pin cpu|EX_MEM Q[87] -pin cpu|memory_instance data_in[10]
load net cpu|EX_MEM_RegR2[2] -attr @rip Q[79] -attr @name EX_MEM_RegR2[2] -pin cpu|EX_MEM Q[79] -pin cpu|memory_instance data_in[2]
load net cpu|EX_MEM_RegR2[18] -attr @rip Q[95] -attr @name EX_MEM_RegR2[18] -pin cpu|EX_MEM Q[95] -pin cpu|memory_instance data_in[18]
load net cpu|IF_ID_PC[2] -attr @rip Q[66] -attr @name IF_ID_PC[2] -pin cpu|ID_EX D[160] -pin cpu|IF_ID Q[66]
load net cpu|read_data1[9] -attr @rip readdata1[9] -attr @name read_data1[9] -pin cpu|ID_EX D[135] -pin cpu|RF_mod readdata1[9] -pin cpu|ssd_i I4[9]
load net cpu|pc_adder_branch_out[17] -attr @rip sum[17] -attr @name pc_adder_branch_out[17] -pin cpu|EX_MEM D[162] -pin cpu|next_pc_source in2[17] -pin cpu|pc_adder_imm sum[17]
load net cpu|inst_out[3] -attr @rip O[3] -attr @name inst_out[3] -pin cpu|IF_ID D[35] -pin cpu|inst_out_i O[3]
load net cpu|mem_out[17] -attr @rip data_out[17] -attr @name mem_out[17] -pin cpu|IF_ID_inst_MUX b[17] -pin cpu|MEM_WB D[150] -pin cpu|memory_instance data_out[17]
load net cpu|EX_MEM_Imm[15] -attr @rip Q[47] -attr @name EX_MEM_Imm[15] -pin cpu|EX_MEM Q[47] -pin cpu|MEM_WB D[79]
load net cpu|EX_MEM_ALU_out[29] -attr @rip Q[138] -attr @name EX_MEM_ALU_out[29] -pin cpu|EX_MEM Q[138] -pin cpu|JALR_PC_i I0[29] -pin cpu|MEM_WB D[130] -pin cpu|firstInALU in3[29] -pin cpu|mem_MUX b[29] -pin cpu|secondInALU in3[29]
load net cpu|ID_EX_Imm[13] -attr @rip Q[75] -attr @name ID_EX_Imm[13] -pin cpu|ALU_2nd_source_mod b[13] -pin cpu|EX_MEM D[45] -pin cpu|ID_EX Q[75] -pin cpu|pc_adder_imm x[13]
load net cpu|EX_MEM_Imm[7] -attr @rip Q[39] -attr @name EX_MEM_Imm[7] -pin cpu|EX_MEM Q[39] -pin cpu|MEM_WB D[71]
load net cpu|MEM_WB_pc_adder_out[3] -attr @rip Q[3] -attr @name MEM_WB_pc_adder_out[3] -pin cpu|MEM_WB Q[3] -pin cpu|RF_write_src In5[3]
load net cpu|mem_out[6] -attr @rip data_out[6] -attr @name mem_out[6] -pin cpu|IF_ID_inst_MUX b[6] -pin cpu|MEM_WB D[139] -pin cpu|memory_instance data_out[6] -pin cpu|ssd_i I10[6]
load net cpu|ALUin1[16] -attr @rip out[16] -attr @name ALUin1[16] -pin cpu|alu_mod a[16] -pin cpu|firstInALU out[16]
load net cpu|ID_EX_pc_adder_out[30] -attr @rip Q[35] -attr @name ID_EX_pc_adder_out[30] -pin cpu|EX_MEM D[30] -pin cpu|ID_EX Q[35]
load net cpu|EX_MEM_control_signals[1] -attr @rip out[1] -attr @name EX_MEM_control_signals[1] -pin cpu|EX_MEM D[178] -pin cpu|flush_EX_MEM_cont out[1]
load net cpu|ID_EX_pc_adder_out[13] -attr @rip Q[18] -attr @name ID_EX_pc_adder_out[13] -pin cpu|EX_MEM D[13] -pin cpu|ID_EX Q[18]
load net cpu|ID_EX_RegR2[16] -attr @rip Q[110] -attr @name ID_EX_RegR2[16] -pin cpu|ALU_2nd_source_mod a[16] -pin cpu|EX_MEM D[93] -pin cpu|ID_EX Q[110]
load net cpu|imm_out[28] -attr @rip out[28] -attr @name imm_out[28] -pin cpu|ID_EX D[90] -pin cpu|immGen_mod out[28]
load net cpu|inst_decompressed[11] -attr @rip inst[11] -attr @name inst_decompressed[11] -pin cpu|decoder_c inst[11] -pin cpu|inst_out_i I1[11]
load net cpu|mem_addr[1] -attr @rip out[1] -attr @name mem_addr[1] -pin cpu|mem_MUX out[1] -pin cpu|memory_instance addr[1]
load net cpu|pc_adder_branch_out[9] -attr @rip sum[9] -attr @name pc_adder_branch_out[9] -pin cpu|EX_MEM D[154] -pin cpu|next_pc_source in2[9] -pin cpu|pc_adder_imm sum[9] -pin cpu|ssd_i I2[9]
load net cpu|ALUin1[1] -attr @rip out[1] -attr @name ALUin1[1] -pin cpu|alu_mod a[1] -pin cpu|firstInALU out[1]
load net cpu|EX_MEM_Imm[24] -attr @rip Q[56] -attr @name EX_MEM_Imm[24] -pin cpu|EX_MEM Q[56] -pin cpu|MEM_WB D[88]
load net cpu|ALU_result[31] -attr @rip r[31] -attr @name ALU_result[31] -pin cpu|EX_MEM D[140] -pin cpu|alu_mod r[31]
load net cpu|pc_in[29] -attr @rip out[29] -attr @name pc_in[29] -pin cpu|next_pc_source out[29] -pin cpu|pc_mod in[29]
load net cpu|read_data1[11] -attr @rip readdata1[11] -attr @name read_data1[11] -pin cpu|ID_EX D[137] -pin cpu|RF_mod readdata1[11] -pin cpu|ssd_i I4[11]
load net cpu|EX_MEM_BranchAddOut[1] -attr @rip Q[146] -attr @name EX_MEM_BranchAddOut[1] -pin cpu|EX_MEM Q[146] -pin cpu|MEM_WB D[33]
load net cpu|EX_MEM_pc_adder_out[31] -attr @rip Q[31] -attr @name EX_MEM_pc_adder_out[31] -pin cpu|EX_MEM Q[31] -pin cpu|MEM_WB D[31]
load net cpu|EX_MEM_RegR2[3] -attr @rip Q[80] -attr @name EX_MEM_RegR2[3] -pin cpu|EX_MEM Q[80] -pin cpu|memory_instance data_in[3]
load net cpu|EX_MEM_RegR2[19] -attr @rip Q[96] -attr @name EX_MEM_RegR2[19] -pin cpu|EX_MEM Q[96] -pin cpu|memory_instance data_in[19]
load net cpu|JALR_PC[28] -attr @rip O[28] -attr @name JALR_PC[28] -pin cpu|JALR_PC_i O[28] -pin cpu|next_pc_source in3[28]
load net cpu|EX_MEM_ALU_out[10] -attr @rip Q[119] -attr @name EX_MEM_ALU_out[10] -pin cpu|EX_MEM Q[119] -pin cpu|JALR_PC_i I0[10] -pin cpu|MEM_WB D[111] -pin cpu|firstInALU in3[10] -pin cpu|mem_MUX b[10] -pin cpu|secondInALU in3[10]
load net cpu|IF_ID_PC[3] -attr @rip Q[67] -attr @name IF_ID_PC[3] -pin cpu|ID_EX D[161] -pin cpu|IF_ID Q[67]
load net cpu|inst_out[2] -attr @rip O[2] -attr @name inst_out[2] -pin cpu|IF_ID D[34] -pin cpu|inst_out_i O[2]
load net cpu|mem_out[16] -attr @rip data_out[16] -attr @name mem_out[16] -pin cpu|IF_ID_inst_MUX b[16] -pin cpu|MEM_WB D[149] -pin cpu|memory_instance data_out[16]
load net cpu|EX_MEM_Imm[14] -attr @rip Q[46] -attr @name EX_MEM_Imm[14] -pin cpu|EX_MEM Q[46] -pin cpu|MEM_WB D[78]
load net cpu|pc_adder_branch_out[18] -attr @rip sum[18] -attr @name pc_adder_branch_out[18] -pin cpu|EX_MEM D[163] -pin cpu|next_pc_source in2[18] -pin cpu|pc_adder_imm sum[18]
load net cpu|ID_EX_Imm[12] -attr @rip Q[74] -attr @name ID_EX_Imm[12] -pin cpu|ALU_2nd_source_mod b[12] -pin cpu|EX_MEM D[44] -pin cpu|ID_EX Q[74] -pin cpu|pc_adder_imm x[12]
load net cpu|EX_MEM_Imm[6] -attr @rip Q[38] -attr @name EX_MEM_Imm[6] -pin cpu|EX_MEM Q[38] -pin cpu|MEM_WB D[70]
load net cpu|mem_out[3] -attr @rip data_out[3] -attr @name mem_out[3] -pin cpu|IF_ID_inst_MUX b[3] -pin cpu|MEM_WB D[136] -pin cpu|memory_instance data_out[3] -pin cpu|ssd_i I10[3]
load net cpu|IF_ID_pc_adder_out[13] -attr @rip Q[13] -attr @name IF_ID_pc_adder_out[13] -pin cpu|ID_EX D[18] -pin cpu|IF_ID Q[13]
load net cpu|MEM_WB_pc_adder_out[4] -attr @rip Q[4] -attr @name MEM_WB_pc_adder_out[4] -pin cpu|MEM_WB Q[4] -pin cpu|RF_write_src In5[4]
load net cpu|ALUin1[17] -attr @rip out[17] -attr @name ALUin1[17] -pin cpu|alu_mod a[17] -pin cpu|firstInALU out[17]
load net cpu|JALR_PC[10] -attr @rip O[10] -attr @name JALR_PC[10] -pin cpu|JALR_PC_i O[10] -pin cpu|next_pc_source in3[10]
load net cpu|imm_out[27] -attr @rip out[27] -attr @name imm_out[27] -pin cpu|ID_EX D[89] -pin cpu|immGen_mod out[27]
load net cpu|pc_adder_branch_out[8] -attr @rip sum[8] -attr @name pc_adder_branch_out[8] -pin cpu|EX_MEM D[153] -pin cpu|next_pc_source in2[8] -pin cpu|pc_adder_imm sum[8] -pin cpu|ssd_i I2[8]
load net cpu|read_data1[3] -attr @rip readdata1[3] -attr @name read_data1[3] -pin cpu|ID_EX D[129] -pin cpu|RF_mod readdata1[3] -pin cpu|ssd_i I4[3]
load net cpu|ID_EX_RegR1[24] -attr @rip Q[150] -attr @name ID_EX_RegR1[24] -pin cpu|ID_EX Q[150] -pin cpu|firstInALU in1[24]
load net cpu|read_data1[10] -attr @rip readdata1[10] -attr @name read_data1[10] -pin cpu|ID_EX D[136] -pin cpu|RF_mod readdata1[10] -pin cpu|ssd_i I4[10]
load net cpu|ALUin1[2] -attr @rip out[2] -attr @name ALUin1[2] -pin cpu|alu_mod a[2] -pin cpu|firstInALU out[2]
load net cpu|EX_MEM_Imm[25] -attr @rip Q[57] -attr @name EX_MEM_Imm[25] -pin cpu|EX_MEM Q[57] -pin cpu|MEM_WB D[89]
load net cpu|ID_EX_RegR2[19] -attr @rip Q[113] -attr @name ID_EX_RegR2[19] -pin cpu|ALU_2nd_source_mod a[19] -pin cpu|EX_MEM D[96] -pin cpu|ID_EX Q[113]
load net cpu|RF_write_data[19] -attr @rip Out[19] -attr @name RF_write_data[19] -pin cpu|RF_mod writedata[19] -pin cpu|RF_write_src Out[19] -pin cpu|firstInALU in2[19] -pin cpu|secondInALU in2[19]
load net cpu|IF_ID_PC[0] -attr @rip Q[64] -attr @name IF_ID_PC[0] -pin cpu|ID_EX D[158] -pin cpu|IF_ID Q[64]
load net cpu|inst_decompressed[14] -attr @rip inst[14] -attr @name inst_decompressed[14] -pin cpu|decoder_c inst[14] -pin cpu|inst_out_i I1[14]
load net cpu|EX_MEM_BranchAddOut[2] -attr @rip Q[147] -attr @name EX_MEM_BranchAddOut[2] -pin cpu|EX_MEM Q[147] -pin cpu|MEM_WB D[34]
load net cpu|EX_MEM_RegR2[4] -attr @rip Q[81] -attr @name EX_MEM_RegR2[4] -pin cpu|EX_MEM Q[81] -pin cpu|memory_instance data_in[4]
load net cpu|EX_MEM_Imm[13] -attr @rip Q[45] -attr @name EX_MEM_Imm[13] -pin cpu|EX_MEM Q[45] -pin cpu|MEM_WB D[77]
load net cpu|JALR_PC[29] -attr @rip O[29] -attr @name JALR_PC[29] -pin cpu|JALR_PC_i O[29] -pin cpu|next_pc_source in3[29]
load net cpu|ID_EX_Imm[11] -attr @rip Q[73] -attr @name ID_EX_Imm[11] -pin cpu|ALU_2nd_source_mod b[11] -pin cpu|EX_MEM D[43] -pin cpu|ID_EX Q[73] -pin cpu|pc_adder_imm x[11]
load net cpu|EX_MEM_Imm[5] -attr @rip Q[37] -attr @name EX_MEM_Imm[5] -pin cpu|EX_MEM Q[37] -pin cpu|MEM_WB D[69]
load net cpu|ID_EX_RegR1[31] -attr @rip Q[157] -attr @name ID_EX_RegR1[31] -pin cpu|ID_EX Q[157] -pin cpu|firstInALU in1[31]
load net cpu|pc_adder_branch_out[19] -attr @rip sum[19] -attr @name pc_adder_branch_out[19] -pin cpu|EX_MEM D[164] -pin cpu|next_pc_source in2[19] -pin cpu|pc_adder_imm sum[19]
load net cpu|mem_out[4] -attr @rip data_out[4] -attr @name mem_out[4] -pin cpu|IF_ID_inst_MUX b[4] -pin cpu|MEM_WB D[137] -pin cpu|memory_instance data_out[4] -pin cpu|ssd_i I10[4]
load net cpu|IF_ID_pc_adder_out[14] -attr @rip Q[14] -attr @name IF_ID_pc_adder_out[14] -pin cpu|ID_EX D[19] -pin cpu|IF_ID Q[14]
load net cpu|pc_out[1] -attr @rip out[1] -attr @name pc_out[1] -pin cpu|IF_ID D[65] -pin cpu|mem_MUX a[1] -pin cpu|memory_instance addr_inst[1] -pin cpu|next_pc_source in4[1] -pin cpu|pc_adder_4 y[1] -pin cpu|pc_mod out[1] -pin cpu|ssd_i I0[1]
load net ssdSel[3] -attr @rip ssdSel[3] -pin cpu ssdSel[3] -port ssdSel[3]
load net cpu|pc_in[31] -attr @rip out[31] -attr @name pc_in[31] -pin cpu|next_pc_source out[31] -pin cpu|pc_mod in[31]
load net cpu|MEM_WB_pc_adder_out[5] -attr @rip Q[5] -attr @name MEM_WB_pc_adder_out[5] -pin cpu|MEM_WB Q[5] -pin cpu|RF_write_src In5[5]
load net cpu|pc_in[9] -attr @rip out[9] -attr @name pc_in[9] -pin cpu|next_pc_source out[9] -pin cpu|pc_mod in[9] -pin cpu|ssd_i I3[9]
load net cpu|imm_out[26] -attr @rip out[26] -attr @name imm_out[26] -pin cpu|ID_EX D[88] -pin cpu|immGen_mod out[26]
load net cpu|pc_adder_branch_out[7] -attr @rip sum[7] -attr @name pc_adder_branch_out[7] -pin cpu|EX_MEM D[152] -pin cpu|next_pc_source in2[7] -pin cpu|pc_adder_imm sum[7] -pin cpu|ssd_i I2[7]
load net cpu|JALR_PC[11] -attr @rip O[11] -attr @name JALR_PC[11] -pin cpu|JALR_PC_i O[11] -pin cpu|next_pc_source in3[11]
load net cpu|read_data1[4] -attr @rip readdata1[4] -attr @name read_data1[4] -pin cpu|ID_EX D[130] -pin cpu|RF_mod readdata1[4] -pin cpu|ssd_i I4[4]
load net cpu|pc_adder_branch_out[12] -attr @rip sum[12] -attr @name pc_adder_branch_out[12] -pin cpu|EX_MEM D[157] -pin cpu|next_pc_source in2[12] -pin cpu|pc_adder_imm sum[12] -pin cpu|ssd_i I2[12]
load net cpu|pc_in[21] -attr @rip out[21] -attr @name pc_in[21] -pin cpu|next_pc_source out[21] -pin cpu|pc_mod in[21]
load net cpu|ID_EX_RegR2[18] -attr @rip Q[112] -attr @name ID_EX_RegR2[18] -pin cpu|ALU_2nd_source_mod a[18] -pin cpu|EX_MEM D[95] -pin cpu|ID_EX Q[112]
load net cpu|ID_EX_RegR1[25] -attr @rip Q[151] -attr @name ID_EX_RegR1[25] -pin cpu|ID_EX Q[151] -pin cpu|firstInALU in1[25]
load net cpu|JALR_PC[9] -attr @rip O[9] -attr @name JALR_PC[9] -pin cpu|JALR_PC_i O[9] -pin cpu|next_pc_source in3[9]
load net cpu|RF_write_data[18] -attr @rip Out[18] -attr @name RF_write_data[18] -pin cpu|RF_mod writedata[18] -pin cpu|RF_write_src Out[18] -pin cpu|firstInALU in2[18] -pin cpu|secondInALU in2[18]
load net cpu|inst_decompressed[13] -attr @rip inst[13] -attr @name inst_decompressed[13] -pin cpu|decoder_c inst[13] -pin cpu|inst_out_i I1[13]
load net cpu|ALUin1[3] -attr @rip out[3] -attr @name ALUin1[3] -pin cpu|alu_mod a[3] -pin cpu|firstInALU out[3]
load net cpu|JALR_PC[26] -attr @rip O[26] -attr @name JALR_PC[26] -pin cpu|JALR_PC_i O[26] -pin cpu|next_pc_source in3[26]
load net cpu|IF_ID_PC[1] -attr @rip Q[65] -attr @name IF_ID_PC[1] -pin cpu|ID_EX D[159] -pin cpu|IF_ID Q[65]
load net cpu|EX_MEM_BranchAddOut[3] -attr @rip Q[148] -attr @name EX_MEM_BranchAddOut[3] -pin cpu|EX_MEM Q[148] -pin cpu|MEM_WB D[35]
load net cpu|ID_EX_Ctrl[9] -attr @rip Q[199] -attr @name ID_EX_Ctrl[9] -pin cpu|ID_EX Q[199] -pin cpu|flush_EX_MEM_cont a[6]
load net cpu|EX_MEM_Imm[4] -attr @rip Q[36] -attr @name EX_MEM_Imm[4] -pin cpu|EX_MEM Q[36] -pin cpu|MEM_WB D[68]
load net cpu|mem_out[1] -attr @rip data_out[1] -attr @name mem_out[1] -pin cpu|IF_ID_inst_MUX b[1] -pin cpu|MEM_WB D[134] -pin cpu|memory_instance data_out[1] -pin cpu|ssd_i I10[1]
load net cpu|IF_ID_pc_adder_out[11] -attr @rip Q[11] -attr @name IF_ID_pc_adder_out[11] -pin cpu|ID_EX D[16] -pin cpu|IF_ID Q[11]
load net cpu|ALUin1[23] -attr @rip out[23] -attr @name ALUin1[23] -pin cpu|alu_mod a[23] -pin cpu|firstInALU out[23]
load net cpu|pc_in[8] -attr @rip out[8] -attr @name pc_in[8] -pin cpu|next_pc_source out[8] -pin cpu|pc_mod in[8] -pin cpu|ssd_i I3[8]
load net cpu|pc_out[2] -attr @rip out[2] -attr @name pc_out[2] -pin cpu|IF_ID D[66] -pin cpu|mem_MUX a[2] -pin cpu|memory_instance addr_inst[2] -pin cpu|next_pc_source in4[2] -pin cpu|pc_adder_4 y[2] -pin cpu|pc_mod out[2] -pin cpu|ssd_i I0[2]
load net cpu|control_signals[9] -attr @rip out[9] -attr @name control_signals[9] -pin cpu|ID_EX D[199] -pin cpu|flush_mux out[9]
load net cpu|MEM_WB_pc_adder_out[6] -attr @rip Q[6] -attr @name MEM_WB_pc_adder_out[6] -pin cpu|MEM_WB Q[6] -pin cpu|RF_write_src In5[6]
load net cpu|imm_out[25] -attr @rip out[25] -attr @name imm_out[25] -pin cpu|ID_EX D[87] -pin cpu|immGen_mod out[25]
load net cpu|pc_adder_branch_out[6] -attr @rip sum[6] -attr @name pc_adder_branch_out[6] -pin cpu|EX_MEM D[151] -pin cpu|next_pc_source in2[6] -pin cpu|pc_adder_imm sum[6] -pin cpu|ssd_i I2[6]
load net cpu|ID_EX_RegR1[22] -attr @rip Q[148] -attr @name ID_EX_RegR1[22] -pin cpu|ID_EX Q[148] -pin cpu|firstInALU in1[22]
load net cpu|ALUin2[9] -attr @rip out[9] -attr @name ALUin2[9] -pin cpu|alu_mod b[9] -pin cpu|secondInALU out[9] -pin cpu|ssd_i I8[9]
load net <const0> -ground -pin sd num[12] -pin sd num[11] -pin sd num[10] -pin sd num[9] -pin sd num[8] -pin sd num[7] -pin sd num[6] -pin sd num[5] -pin sd num[4] -pin sd num[3] -pin sd num[2] -pin sd num[1]
load net cpu|EX_MEM_RegR2[14] -attr @rip Q[91] -attr @name EX_MEM_RegR2[14] -pin cpu|EX_MEM Q[91] -pin cpu|memory_instance data_in[14]
load net cpu|ALUin1[13] -attr @rip out[13] -attr @name ALUin1[13] -pin cpu|alu_mod a[13] -pin cpu|firstInALU out[13]
load net cpu|pc_in[20] -attr @rip out[20] -attr @name pc_in[20] -pin cpu|next_pc_source out[20] -pin cpu|pc_mod in[20]
load net cpu|JALR_PC[12] -attr @rip O[12] -attr @name JALR_PC[12] -pin cpu|JALR_PC_i O[12] -pin cpu|next_pc_source in3[12]
load net cpu|JALR_PC[8] -attr @rip O[8] -attr @name JALR_PC[8] -pin cpu|JALR_PC_i O[8] -pin cpu|next_pc_source in3[8]
load net cpu|RF_write_data[17] -attr @rip Out[17] -attr @name RF_write_data[17] -pin cpu|RF_mod writedata[17] -pin cpu|RF_write_src Out[17] -pin cpu|firstInALU in2[17] -pin cpu|secondInALU in2[17]
load net cpu|read_data1[5] -attr @rip readdata1[5] -attr @name read_data1[5] -pin cpu|ID_EX D[131] -pin cpu|RF_mod readdata1[5] -pin cpu|ssd_i I4[5]
load net cpu|pc_adder_branch_out[13] -attr @rip sum[13] -attr @name pc_adder_branch_out[13] -pin cpu|EX_MEM D[158] -pin cpu|next_pc_source in2[13] -pin cpu|pc_adder_imm sum[13]
load net cpu|EX_MEM_pc_adder_out[30] -attr @rip Q[30] -attr @name EX_MEM_pc_adder_out[30] -pin cpu|EX_MEM Q[30] -pin cpu|MEM_WB D[30]
load net cpu|imm_out[8] -attr @rip out[8] -attr @name imm_out[8] -pin cpu|ID_EX D[70] -pin cpu|immGen_mod out[8] -pin cpu|ssd_i I6[8]
load net cpu|ssdSel[3] -attr @rip ssdSel[3] -attr @name ssdSel[3] -hierPin cpu ssdSel[3] -pin cpu|ssd_i S[3]
load net cpu|ALUin1[4] -attr @rip out[4] -attr @name ALUin1[4] -pin cpu|alu_mod a[4] -pin cpu|firstInALU out[4]
load net cpu|ID_EX_Ctrl[8] -attr @rip Q[198] -attr @name ID_EX_Ctrl[8] -pin cpu|ID_EX Q[198] -pin cpu|flush_EX_MEM_cont a[5]
load net rclk -pin cpu clk -port rclk
netloc rclk 1 0 1 0J
load net cpu|JALR_PC[27] -attr @rip O[27] -attr @name JALR_PC[27] -pin cpu|JALR_PC_i O[27] -pin cpu|next_pc_source in3[27]
load net cpu|EX_MEM_BranchAddOut[4] -attr @rip Q[149] -attr @name EX_MEM_BranchAddOut[4] -pin cpu|EX_MEM Q[149] -pin cpu|MEM_WB D[36]
load net cpu|inst_decompressed[1] -attr @rip inst[1] -attr @name inst_decompressed[1] -pin cpu|decoder_c inst[1] -pin cpu|inst_out_i I1[1]
load net cpu|mem_out[2] -attr @rip data_out[2] -attr @name mem_out[2] -pin cpu|IF_ID_inst_MUX b[2] -pin cpu|MEM_WB D[135] -pin cpu|memory_instance data_out[2] -pin cpu|ssd_i I10[2]
load net cpu|IF_ID_pc_adder_out[12] -attr @rip Q[12] -attr @name IF_ID_pc_adder_out[12] -pin cpu|ID_EX D[17] -pin cpu|IF_ID Q[12]
load net cpu|ID_EX_Rd[2] -attr @rip Q[44] -attr @name ID_EX_Rd[2] -pin cpu|EX_MEM D[74] -pin cpu|ID_EX Q[44]
load net seg[0] -attr @rip LED_out[0] -pin sd LED_out[0] -port seg[0]
load net cpu|ALUin1[24] -attr @rip out[24] -attr @name ALUin1[24] -pin cpu|alu_mod a[24] -pin cpu|firstInALU out[24]
load net cpu|control_signals[8] -attr @rip out[8] -attr @name control_signals[8] -pin cpu|ID_EX D[198] -pin cpu|flush_mux out[8]
load net cpu|ID_EX_RegR1[17] -attr @rip Q[143] -attr @name ID_EX_RegR1[17] -pin cpu|ID_EX Q[143] -pin cpu|firstInALU in1[17]
load net cpu|pc_adder_branch_out[5] -attr @rip sum[5] -attr @name pc_adder_branch_out[5] -pin cpu|EX_MEM D[150] -pin cpu|next_pc_source in2[5] -pin cpu|pc_adder_imm sum[5] -pin cpu|ssd_i I2[5]
load net cpu|MEM_WB_pc_adder_out[7] -attr @rip Q[7] -attr @name MEM_WB_pc_adder_out[7] -pin cpu|MEM_WB Q[7] -pin cpu|RF_write_src In5[7]
load net cpu|ALUin1[12] -attr @rip out[12] -attr @name ALUin1[12] -pin cpu|alu_mod a[12] -pin cpu|firstInALU out[12]
load net cpu|ALUin2[8] -attr @rip out[8] -attr @name ALUin2[8] -pin cpu|alu_mod b[8] -pin cpu|secondInALU out[8] -pin cpu|ssd_i I8[8]
load net cpu|EX_MEM_ALU_out[19] -attr @rip Q[128] -attr @name EX_MEM_ALU_out[19] -pin cpu|EX_MEM Q[128] -pin cpu|JALR_PC_i I0[19] -pin cpu|MEM_WB D[120] -pin cpu|firstInALU in3[19] -pin cpu|mem_MUX b[19] -pin cpu|secondInALU in3[19]
load net cpu|ID_EX_RegR1[23] -attr @rip Q[149] -attr @name ID_EX_RegR1[23] -pin cpu|ID_EX Q[149] -pin cpu|firstInALU in1[23]
load net cpu|JALR_PC[7] -attr @rip O[7] -attr @name JALR_PC[7] -pin cpu|JALR_PC_i O[7] -pin cpu|next_pc_source in3[7]
load net cpu|RF_write_data[16] -attr @rip Out[16] -attr @name RF_write_data[16] -pin cpu|RF_mod writedata[16] -pin cpu|RF_write_src Out[16] -pin cpu|firstInALU in2[16] -pin cpu|secondInALU in2[16]
load net cpu|EX_MEM_RegR2[15] -attr @rip Q[92] -attr @name EX_MEM_RegR2[15] -pin cpu|EX_MEM Q[92] -pin cpu|memory_instance data_in[15]
load net cpu|JALR_PC[13] -attr @rip O[13] -attr @name JALR_PC[13] -pin cpu|JALR_PC_i O[13] -pin cpu|next_pc_source in3[13]
load net cpu|JALR_PC[24] -attr @rip O[24] -attr @name JALR_PC[24] -pin cpu|JALR_PC_i O[24] -pin cpu|next_pc_source in3[24]
load net cpu|imm_out[7] -attr @rip out[7] -attr @name imm_out[7] -pin cpu|ID_EX D[69] -pin cpu|immGen_mod out[7] -pin cpu|ssd_i I6[7]
load net cpu|read_data1[6] -attr @rip readdata1[6] -attr @name read_data1[6] -pin cpu|ID_EX D[132] -pin cpu|RF_mod readdata1[6] -pin cpu|ssd_i I4[6]
load net cpu|pc_adder_branch_out[14] -attr @rip sum[14] -attr @name pc_adder_branch_out[14] -pin cpu|EX_MEM D[159] -pin cpu|next_pc_source in2[14] -pin cpu|pc_adder_imm sum[14]
load net cpu|MEM_WB_Imm[10] -attr @rip Q[74] -attr @name MEM_WB_Imm[10] -pin cpu|MEM_WB Q[74] -pin cpu|RF_write_src In3[10]
load net cpu|ALUin1[5] -attr @rip out[5] -attr @name ALUin1[5] -pin cpu|alu_mod a[5] -pin cpu|firstInALU out[5]
load net cpu|inst_decompressed[0] -attr @rip inst[0] -attr @name inst_decompressed[0] -pin cpu|decoder_c inst[0] -pin cpu|inst_out_i I1[0]
load net cpu|leds[13] -attr @rip O[13] -attr @name leds[13] -hierPin cpu leds[13] -pin cpu|leds_i O[13]
load net cpu|EX_MEM_BranchAddOut[5] -attr @rip Q[150] -attr @name EX_MEM_BranchAddOut[5] -pin cpu|EX_MEM Q[150] -pin cpu|MEM_WB D[37]
load net cpu|ALUin1[21] -attr @rip out[21] -attr @name ALUin1[21] -pin cpu|alu_mod a[21] -pin cpu|firstInALU out[21]
load net cpu|ID_EX_Rd[1] -attr @rip Q[43] -attr @name ID_EX_Rd[1] -pin cpu|EX_MEM D[73] -pin cpu|ID_EX Q[43]
load net cpu|pc_out[0] -attr @rip out[0] -attr @name pc_out[0] -pin cpu|IF_ID D[64] -pin cpu|mem_MUX a[0] -pin cpu|memory_instance addr_inst[0] -pin cpu|next_pc_source in4[0] -pin cpu|pc_adder_4 y[0] -pin cpu|pc_mod out[0] -pin cpu|ssd_i I0[0]
load net seg[1] -attr @rip LED_out[1] -pin sd LED_out[1] -port seg[1]
load net cpu|pc_adder_branch_out[4] -attr @rip sum[4] -attr @name pc_adder_branch_out[4] -pin cpu|EX_MEM D[149] -pin cpu|next_pc_source in2[4] -pin cpu|pc_adder_imm sum[4] -pin cpu|ssd_i I2[4]
load net cpu|ID_EX_RegR1[18] -attr @rip Q[144] -attr @name ID_EX_RegR1[18] -pin cpu|ID_EX Q[144] -pin cpu|firstInALU in1[18]
load net cpu|ALUin2[7] -attr @rip out[7] -attr @name ALUin2[7] -pin cpu|alu_mod b[7] -pin cpu|secondInALU out[7] -pin cpu|ssd_i I8[7]
load net cpu|MEM_WB_pc_adder_out[8] -attr @rip Q[8] -attr @name MEM_WB_pc_adder_out[8] -pin cpu|MEM_WB Q[8] -pin cpu|RF_write_src In5[8]
load net cpu|JALR_PC[6] -attr @rip O[6] -attr @name JALR_PC[6] -pin cpu|JALR_PC_i O[6] -pin cpu|next_pc_source in3[6]
load net cpu|RF_write_data[15] -attr @rip Out[15] -attr @name RF_write_data[15] -pin cpu|RF_mod writedata[15] -pin cpu|RF_write_src Out[15] -pin cpu|firstInALU in2[15] -pin cpu|secondInALU in2[15]
load net cpu|inst_decompressed[10] -attr @rip inst[10] -attr @name inst_decompressed[10] -pin cpu|decoder_c inst[10] -pin cpu|inst_out_i I1[10]
load net cpu|mem_out[11] -attr @rip data_out[11] -attr @name mem_out[11] -pin cpu|IF_ID_inst_MUX b[11] -pin cpu|MEM_WB D[144] -pin cpu|memory_instance data_out[11] -pin cpu|ssd_i I10[11]
load net cpu|EX_MEM_RegR2[16] -attr @rip Q[93] -attr @name EX_MEM_RegR2[16] -pin cpu|EX_MEM Q[93] -pin cpu|memory_instance data_in[16]
load net cpu|ALUin1[15] -attr @rip out[15] -attr @name ALUin1[15] -pin cpu|alu_mod a[15] -pin cpu|firstInALU out[15]
load net cpu|EX_MEM_RegR2[0] -attr @rip Q[77] -attr @name EX_MEM_RegR2[0] -pin cpu|EX_MEM Q[77] -pin cpu|memory_instance data_in[0]
load net cpu|read_data1[31] -attr @rip readdata1[31] -attr @name read_data1[31] -pin cpu|ID_EX D[157] -pin cpu|RF_mod readdata1[31]
load net cpu|JALR_PC[14] -attr @rip O[14] -attr @name JALR_PC[14] -pin cpu|JALR_PC_i O[14] -pin cpu|next_pc_source in3[14]
load net cpu|JALR_PC[25] -attr @rip O[25] -attr @name JALR_PC[25] -pin cpu|JALR_PC_i O[25] -pin cpu|next_pc_source in3[25]
load net led[8] -attr @rip leds[8] -pin cpu leds[8] -port led[8]
load net cpu|pc_adder_branch_out[15] -attr @rip sum[15] -attr @name pc_adder_branch_out[15] -pin cpu|EX_MEM D[160] -pin cpu|next_pc_source in2[15] -pin cpu|pc_adder_imm sum[15]
load net cpu|rst -attr @name rst -hierPin cpu rst -pin cpu|EX_MEM rst -pin cpu|ID_EX rst -pin cpu|IF_ID rst -pin cpu|MEM_WB rst -pin cpu|RF_mod rst -pin cpu|pc_mod rst
netloc cpu|rst 1 0 16 NJ 1158 370 1048 NJ 1048 980 1048 1340 908 NJ 908 NJ 908 NJ 908 2770 778 NJ 778 3340J 798 NJ 798 NJ 798 NJ 798 4710 738 NJ
load net cpu|MEM_WB_Imm[11] -attr @rip Q[75] -attr @name MEM_WB_Imm[11] -pin cpu|MEM_WB Q[75] -pin cpu|RF_write_src In3[11]
load net cpu|leds[12] -attr @rip O[12] -attr @name leds[12] -hierPin cpu leds[12] -pin cpu|leds_i O[12]
load net cpu|mem_out[0] -attr @rip data_out[0] -attr @name mem_out[0] -pin cpu|IF_ID_inst_MUX b[0] -pin cpu|MEM_WB D[133] -pin cpu|memory_instance data_out[0] -pin cpu|ssd_i I10[0]
load net cpu|ALUin1[6] -attr @rip out[6] -attr @name ALUin1[6] -pin cpu|alu_mod a[6] -pin cpu|firstInALU out[6]
load net cpu|MEM_WB_pc_adder_out[23] -attr @rip Q[23] -attr @name MEM_WB_pc_adder_out[23] -pin cpu|MEM_WB Q[23] -pin cpu|RF_write_src In5[23]
load net cpu|EX_MEM_BranchAddOut[6] -attr @rip Q[151] -attr @name EX_MEM_BranchAddOut[6] -pin cpu|EX_MEM Q[151] -pin cpu|MEM_WB D[38]
load net cpu|ID_EX_Rd[0] -attr @rip Q[42] -attr @name ID_EX_Rd[0] -pin cpu|EX_MEM D[72] -pin cpu|ID_EX Q[42]
load net cpu|inst_decompressed[3] -attr @rip inst[3] -attr @name inst_decompressed[3] -pin cpu|decoder_c inst[3] -pin cpu|inst_out_i I1[3]
load net cpu|ID_EX_Rs2[0] -attr @rip Q[47] -attr @name ID_EX_Rs2[0] -pin cpu|FU ID_EX_Rs2[0] -pin cpu|ID_EX Q[47]
load net cpu|ALUin1[22] -attr @rip out[22] -attr @name ALUin1[22] -pin cpu|alu_mod a[22] -pin cpu|firstInALU out[22]
load net cpu|pc_adder_branch_out[3] -attr @rip sum[3] -attr @name pc_adder_branch_out[3] -pin cpu|EX_MEM D[148] -pin cpu|next_pc_source in2[3] -pin cpu|pc_adder_imm sum[3] -pin cpu|ssd_i I2[3]
load net cpu|ALUin2[6] -attr @rip out[6] -attr @name ALUin2[6] -pin cpu|alu_mod b[6] -pin cpu|secondInALU out[6] -pin cpu|ssd_i I8[6]
load net cpu|ID_EX_RegR1[19] -attr @rip Q[145] -attr @name ID_EX_RegR1[19] -pin cpu|ID_EX Q[145] -pin cpu|firstInALU in1[19]
load net cpu|pc_out[5] -attr @rip out[5] -attr @name pc_out[5] -pin cpu|IF_ID D[69] -pin cpu|mem_MUX a[5] -pin cpu|memory_instance addr_inst[5] -pin cpu|next_pc_source in4[5] -pin cpu|pc_adder_4 y[5] -pin cpu|pc_mod out[5] -pin cpu|ssd_i I0[5]
load net cpu|sClk -attr @name sClk -pin cpu|ID_EX clk -pin cpu|MEM_WB clk -pin cpu|clk0_i I0 -pin cpu|half_freq clock_out -pin cpu|memory_instance sClk -pin cpu|pc_mod clk
netloc cpu|sClk 1 1 14 330 828 610 1028 NJ 1028 1300 888 NJ 888 NJ 888 NJ 888 NJ 888 NJ 888 3400 1118 NJ 1118 NJ 1118 NJ 1118 4730
load net cpu|MEM_WB_BranchAddOut[2] -attr @rip Q[34] -attr @name MEM_WB_BranchAddOut[2] -pin cpu|MEM_WB Q[34] -pin cpu|RF_write_src In4[2]
load net cpu|RF_ALU_out[19] -attr @rip out[19] -attr @name RF_ALU_out[19] -pin cpu|ALU_2nd_source_mod out[19] -pin cpu|secondInALU in1[19]
load net cpu|EX_MEM_ALU_out[20] -attr @rip Q[129] -attr @name EX_MEM_ALU_out[20] -pin cpu|EX_MEM Q[129] -pin cpu|JALR_PC_i I0[20] -pin cpu|MEM_WB D[121] -pin cpu|firstInALU in3[20] -pin cpu|mem_MUX b[20] -pin cpu|secondInALU in3[20]
load net cpu|MEM_WB_pc_adder_out[9] -attr @rip Q[9] -attr @name MEM_WB_pc_adder_out[9] -pin cpu|MEM_WB Q[9] -pin cpu|RF_write_src In5[9]
load net cpu|mem_out[10] -attr @rip data_out[10] -attr @name mem_out[10] -pin cpu|IF_ID_inst_MUX b[10] -pin cpu|MEM_WB D[143] -pin cpu|memory_instance data_out[10] -pin cpu|ssd_i I10[10]
load net cpu|ID_EX_Ctrl[5] -attr @rip Q[195] -attr @name ID_EX_Ctrl[5] -pin cpu|ID_EX Q[195] -pin cpu|flush_EX_MEM_cont a[2]
load net cpu|ALUin1[14] -attr @rip out[14] -attr @name ALUin1[14] -pin cpu|alu_mod a[14] -pin cpu|firstInALU out[14]
load net cpu|read_data1[30] -attr @rip readdata1[30] -attr @name read_data1[30] -pin cpu|ID_EX D[156] -pin cpu|RF_mod readdata1[30]
load net cpu|EX_MEM_RegR2[17] -attr @rip Q[94] -attr @name EX_MEM_RegR2[17] -pin cpu|EX_MEM Q[94] -pin cpu|memory_instance data_in[17]
load net cpu|RF_ALU_out[27] -attr @rip out[27] -attr @name RF_ALU_out[27] -pin cpu|ALU_2nd_source_mod out[27] -pin cpu|secondInALU in1[27]
load net cpu|EX_MEM_Ctrl[1] -attr @rip Q[178] -attr @name EX_MEM_Ctrl[1] -pin cpu|EX_MEM Q[178] -pin cpu|memory_instance mem_Read
load net cpu|imm_out[9] -attr @rip out[9] -attr @name imm_out[9] -pin cpu|ID_EX D[71] -pin cpu|immGen_mod out[9] -pin cpu|ssd_i I6[9]
load net cpu|leds[11] -attr @rip O[11] -attr @name leds[11] -hierPin cpu leds[11] -pin cpu|leds_i O[11]
load net led[9] -attr @rip leds[9] -pin cpu leds[9] -port led[9]
load net cpu|MEM_WB_pc_adder_out[22] -attr @rip Q[22] -attr @name MEM_WB_pc_adder_out[22] -pin cpu|MEM_WB Q[22] -pin cpu|RF_write_src In5[22]
load net cpu|pc_in[25] -attr @rip out[25] -attr @name pc_in[25] -pin cpu|next_pc_source out[25] -pin cpu|pc_mod in[25]
load net cpu|MEM_WB_Imm[12] -attr @rip Q[76] -attr @name MEM_WB_Imm[12] -pin cpu|MEM_WB Q[76] -pin cpu|RF_write_src In3[12]
load net cpu|inst_decompressed[2] -attr @rip inst[2] -attr @name inst_decompressed[2] -pin cpu|decoder_c inst[2] -pin cpu|inst_out_i I1[2]
load net cpu|JALR_PC[21] -attr @rip O[21] -attr @name JALR_PC[21] -pin cpu|JALR_PC_i O[21] -pin cpu|next_pc_source in3[21]
load net cpu|read_data1[17] -attr @rip readdata1[17] -attr @name read_data1[17] -pin cpu|ID_EX D[143] -pin cpu|RF_mod readdata1[17]
load net cpu|EX_MEM_BranchAddOut[7] -attr @rip Q[152] -attr @name EX_MEM_BranchAddOut[7] -pin cpu|EX_MEM Q[152] -pin cpu|MEM_WB D[39]
load net cpu|pc_adder_branch_out[2] -attr @rip sum[2] -attr @name pc_adder_branch_out[2] -pin cpu|EX_MEM D[147] -pin cpu|next_pc_source in2[2] -pin cpu|pc_adder_imm sum[2] -pin cpu|ssd_i I2[2]
load net cpu|ID_EX_Rs2[1] -attr @rip Q[48] -attr @name ID_EX_Rs2[1] -pin cpu|FU ID_EX_Rs2[1] -pin cpu|ID_EX Q[48]
load net cpu|EX_MEM_BranchAddOut[9] -attr @rip Q[154] -attr @name EX_MEM_BranchAddOut[9] -pin cpu|EX_MEM Q[154] -pin cpu|MEM_WB D[41]
load net cpu|EX_MEM_RegR2[9] -attr @rip Q[86] -attr @name EX_MEM_RegR2[9] -pin cpu|EX_MEM Q[86] -pin cpu|memory_instance data_in[9]
load net cpu|ID_EX_Rs2[3] -attr @rip Q[50] -attr @name ID_EX_Rs2[3] -pin cpu|FU ID_EX_Rs2[3] -pin cpu|ID_EX Q[50]
load net cpu|EX_MEM_ALU_out[16] -attr @rip Q[125] -attr @name EX_MEM_ALU_out[16] -pin cpu|EX_MEM Q[125] -pin cpu|JALR_PC_i I0[16] -pin cpu|MEM_WB D[117] -pin cpu|firstInALU in3[16] -pin cpu|mem_MUX b[16] -pin cpu|secondInALU in3[16]
load net cpu|RF_write_data[13] -attr @rip Out[13] -attr @name RF_write_data[13] -pin cpu|RF_mod writedata[13] -pin cpu|RF_write_src Out[13] -pin cpu|firstInALU in2[13] -pin cpu|secondInALU in2[13]
load net cpu|JALR_PC[4] -attr @rip O[4] -attr @name JALR_PC[4] -pin cpu|JALR_PC_i O[4] -pin cpu|next_pc_source in3[4]
load net cpu|ID_EX_PC[17] -attr @rip Q[175] -attr @name ID_EX_PC[17] -pin cpu|ID_EX Q[175] -pin cpu|pc_adder_imm y[17]
load net cpu|RF_ALU_out[18] -attr @rip out[18] -attr @name RF_ALU_out[18] -pin cpu|ALU_2nd_source_mod out[18] -pin cpu|secondInALU in1[18]
load net cpu|pc_out[6] -attr @rip out[6] -attr @name pc_out[6] -pin cpu|IF_ID D[70] -pin cpu|mem_MUX a[6] -pin cpu|memory_instance addr_inst[6] -pin cpu|next_pc_source in4[6] -pin cpu|pc_adder_4 y[6] -pin cpu|pc_mod out[6] -pin cpu|ssd_i I0[6]
load net cpu|ID_EX_Ctrl[4] -attr @rip Q[194] -attr @name ID_EX_Ctrl[4] -pin cpu|ID_EX Q[194] -pin cpu|flush_EX_MEM_cont a[1]
load net cpu|JALR_PC[31] -attr @rip O[31] -attr @name JALR_PC[31] -pin cpu|JALR_PC_i O[31] -pin cpu|next_pc_source in3[31]
load net cpu|MEM_WB_BranchAddOut[3] -attr @rip Q[35] -attr @name MEM_WB_BranchAddOut[3] -pin cpu|MEM_WB Q[35] -pin cpu|RF_write_src In4[3]
load net cpu|ID_EX_RegR2[30] -attr @rip Q[124] -attr @name ID_EX_RegR2[30] -pin cpu|ALU_2nd_source_mod a[30] -pin cpu|EX_MEM D[107] -pin cpu|ID_EX Q[124]
load net cpu|mem_out_final[30] -attr @rip out[30] -attr @name mem_out_final[30] -pin cpu|IF_ID_inst_MUX out[30] -pin cpu|inst_out_i I0[30]
load net cpu|EX_MEM_ALU_out[21] -attr @rip Q[130] -attr @name EX_MEM_ALU_out[21] -pin cpu|EX_MEM Q[130] -pin cpu|JALR_PC_i I0[21] -pin cpu|MEM_WB D[122] -pin cpu|firstInALU in3[21] -pin cpu|mem_MUX b[21] -pin cpu|secondInALU in3[21]
load net cpu|imm_out[29] -attr @rip out[29] -attr @name imm_out[29] -pin cpu|ID_EX D[91] -pin cpu|immGen_mod out[29]
load net cpu|EX_MEM_Ctrl[0] -attr @rip Q[177] -attr @name EX_MEM_Ctrl[0] -pin cpu|EX_MEM Q[177] -pin cpu|memory_instance mem_write
load net cpu|leds[10] -attr @rip O[10] -attr @name leds[10] -hierPin cpu leds[10] -pin cpu|leds_i O[10]
load net cpu|MEM_WB_pc_adder_out[21] -attr @rip Q[21] -attr @name MEM_WB_pc_adder_out[21] -pin cpu|MEM_WB Q[21] -pin cpu|RF_write_src In5[21]
load net cpu|RF_ALU_out[28] -attr @rip out[28] -attr @name RF_ALU_out[28] -pin cpu|ALU_2nd_source_mod out[28] -pin cpu|secondInALU in1[28]
load net cpu|RF_write_data[30] -attr @rip Out[30] -attr @name RF_write_data[30] -pin cpu|RF_mod writedata[30] -pin cpu|RF_write_src Out[30] -pin cpu|firstInALU in2[30] -pin cpu|secondInALU in2[30]
load net cpu|pc_in[24] -attr @rip out[24] -attr @name pc_in[24] -pin cpu|next_pc_source out[24] -pin cpu|pc_mod in[24]
load net cpu|ALUin1[20] -attr @rip out[20] -attr @name ALUin1[20] -pin cpu|alu_mod a[20] -pin cpu|firstInALU out[20]
load net cpu|ID_EX_Imm[22] -attr @rip Q[84] -attr @name ID_EX_Imm[22] -pin cpu|ALU_2nd_source_mod b[22] -pin cpu|EX_MEM D[54] -pin cpu|ID_EX Q[84] -pin cpu|pc_adder_imm x[22]
load net cpu|JALR_PC[20] -attr @rip O[20] -attr @name JALR_PC[20] -pin cpu|JALR_PC_i O[20] -pin cpu|next_pc_source in3[20]
load net cpu|MEM_WB_Imm[13] -attr @rip Q[77] -attr @name MEM_WB_Imm[13] -pin cpu|MEM_WB Q[77] -pin cpu|RF_write_src In3[13]
load net cpu|read_data1[16] -attr @rip readdata1[16] -attr @name read_data1[16] -pin cpu|ID_EX D[142] -pin cpu|RF_mod readdata1[16]
load net cpu|pc_adder_branch_out[1] -attr @rip sum[1] -attr @name pc_adder_branch_out[1] -pin cpu|EX_MEM D[146] -pin cpu|next_pc_source in2[1] -pin cpu|pc_adder_imm sum[1] -pin cpu|ssd_i I2[1]
load net cpu|RF_write_data[0] -attr @rip Out[0] -attr @name RF_write_data[0] -pin cpu|RF_mod writedata[0] -pin cpu|RF_write_src Out[0] -pin cpu|firstInALU in2[0] -pin cpu|secondInALU in2[0] -pin cpu|ssd_i I7[0]
load net cpu|EX_MEM_BranchAddOut[8] -attr @rip Q[153] -attr @name EX_MEM_BranchAddOut[8] -pin cpu|EX_MEM Q[153] -pin cpu|MEM_WB D[40]
load net cpu|ALU_sel[4] -attr @rip ALU_sel[4] -attr @name ALU_sel[4] -pin cpu|alu_cont_mod ALU_sel[4] -pin cpu|alu_mod alufn[4] -pin cpu|leds_i I2[4]
load net cpu|inst_decompressed[5] -attr @rip inst[5] -attr @name inst_decompressed[5] -pin cpu|decoder_c inst[5] -pin cpu|inst_out_i I1[5]
load net cpu|EX_MEM_ALU_out[15] -attr @rip Q[124] -attr @name EX_MEM_ALU_out[15] -pin cpu|EX_MEM Q[124] -pin cpu|JALR_PC_i I0[15] -pin cpu|MEM_WB D[116] -pin cpu|firstInALU in3[15] -pin cpu|mem_MUX b[15] -pin cpu|secondInALU in3[15]
load net cpu|ID_EX_Rs2[2] -attr @rip Q[49] -attr @name ID_EX_Rs2[2] -pin cpu|FU ID_EX_Rs2[2] -pin cpu|ID_EX Q[49]
load net cpu|pc_out[3] -attr @rip out[3] -attr @name pc_out[3] -pin cpu|IF_ID D[67] -pin cpu|mem_MUX a[3] -pin cpu|memory_instance addr_inst[3] -pin cpu|next_pc_source in4[3] -pin cpu|pc_adder_4 y[3] -pin cpu|pc_mod out[3] -pin cpu|ssd_i I0[3]
load net cpu|MEM_WB_BranchAddOut[0] -attr @rip Q[32] -attr @name MEM_WB_BranchAddOut[0] -pin cpu|MEM_WB Q[32] -pin cpu|RF_write_src In4[0]
load net cpu|JALR_PC[5] -attr @rip O[5] -attr @name JALR_PC[5] -pin cpu|JALR_PC_i O[5] -pin cpu|next_pc_source in3[5]
load net cpu|RF_write_data[14] -attr @rip Out[14] -attr @name RF_write_data[14] -pin cpu|RF_mod writedata[14] -pin cpu|RF_write_src Out[14] -pin cpu|firstInALU in2[14] -pin cpu|secondInALU in2[14]
load net seg[4] -attr @rip LED_out[4] -pin sd LED_out[4] -port seg[4]
load net cpu|ID_EX_PC[18] -attr @rip Q[176] -attr @name ID_EX_PC[18] -pin cpu|ID_EX Q[176] -pin cpu|pc_adder_imm y[18]
load net cpu|pc_adder_branch_out[10] -attr @rip sum[10] -attr @name pc_adder_branch_out[10] -pin cpu|EX_MEM D[155] -pin cpu|next_pc_source in2[10] -pin cpu|pc_adder_imm sum[10] -pin cpu|ssd_i I2[10]
load net cpu|ID_EX_RegR2[31] -attr @rip Q[125] -attr @name ID_EX_RegR2[31] -pin cpu|ALU_2nd_source_mod a[31] -pin cpu|EX_MEM D[108] -pin cpu|ID_EX Q[125]
load net cpu|IF_ID_n_60 -attr @rip Q[35] -attr @name IF_ID_n_60 -pin cpu|ID_EX D[38] -pin cpu|IF_ID Q[35] -pin cpu|cont_mod inst[3] -pin cpu|immGen_mod IR[3] -pin cpu|leds_i I0[3]
load net cpu|mem_out_final[31] -attr @rip out[31] -attr @name mem_out_final[31] -pin cpu|IF_ID_inst_MUX out[31] -pin cpu|inst_out_i I0[31]
load net cpu|EX_MEM_ALU_out[22] -attr @rip Q[131] -attr @name EX_MEM_ALU_out[22] -pin cpu|EX_MEM Q[131] -pin cpu|JALR_PC_i I0[22] -pin cpu|MEM_WB D[123] -pin cpu|firstInALU in3[22] -pin cpu|mem_MUX b[22] -pin cpu|secondInALU in3[22]
load net cpu|IF_ID_n_61 -attr @rip Q[34] -attr @name IF_ID_n_61 -pin cpu|ID_EX D[37] -pin cpu|IF_ID Q[34] -pin cpu|cont_mod inst[2] -pin cpu|immGen_mod IR[2] -pin cpu|leds_i I0[2]
load net cpu|MEM_WB_pc_adder_out[20] -attr @rip Q[20] -attr @name MEM_WB_pc_adder_out[20] -pin cpu|MEM_WB Q[20] -pin cpu|RF_write_src In5[20]
load net cpu|ID_EX_Ctrl[7] -attr @rip Q[197] -attr @name ID_EX_Ctrl[7] -pin cpu|ID_EX Q[197] -pin cpu|flush_EX_MEM_cont a[4]
load net cpu|IF_ID_n_62 -attr @rip Q[33] -attr @name IF_ID_n_62 -pin cpu|IF_ID Q[33] -pin cpu|cont_mod inst[1] -pin cpu|immGen_mod IR[1] -pin cpu|leds_i I0[1]
load net cpu|pc_in[23] -attr @rip out[23] -attr @name pc_in[23] -pin cpu|next_pc_source out[23] -pin cpu|pc_mod in[23]
load net cpu|IF_ID_n_63 -attr @rip Q[32] -attr @name IF_ID_n_63 -pin cpu|IF_ID Q[32] -pin cpu|cont_mod inst[0] -pin cpu|immGen_mod IR[0] -pin cpu|leds_i I0[0]
load net cpu|IF_ID_PC[19] -attr @rip Q[83] -attr @name IF_ID_PC[19] -pin cpu|ID_EX D[177] -pin cpu|IF_ID Q[83]
load net cpu|RF_ALU_out[29] -attr @rip out[29] -attr @name RF_ALU_out[29] -pin cpu|ALU_2nd_source_mod out[29] -pin cpu|secondInALU in1[29]
load net cpu|RF_write_data[31] -attr @rip Out[31] -attr @name RF_write_data[31] -pin cpu|RF_mod writedata[31] -pin cpu|RF_write_src Out[31] -pin cpu|firstInALU in2[31] -pin cpu|secondInALU in2[31]
load net cpu|control_signals[3] -attr @rip out[3] -attr @name control_signals[3] -pin cpu|ID_EX D[193] -pin cpu|flush_mux out[3]
load net cpu|pc_adder_branch_out[0] -attr @rip sum[0] -attr @name pc_adder_branch_out[0] -pin cpu|EX_MEM D[145] -pin cpu|next_pc_source in2[0] -pin cpu|pc_adder_imm sum[0] -pin cpu|ssd_i I2[0]
load net cpu|MEM_WB_Imm[14] -attr @rip Q[78] -attr @name MEM_WB_Imm[14] -pin cpu|MEM_WB Q[78] -pin cpu|RF_write_src In3[14]
load net cpu|ID_EX_Imm[23] -attr @rip Q[85] -attr @name ID_EX_Imm[23] -pin cpu|ALU_2nd_source_mod b[23] -pin cpu|EX_MEM D[55] -pin cpu|ID_EX Q[85] -pin cpu|pc_adder_imm x[23]
load net cpu|pc_adder_out[30] -attr @rip sum[30] -attr @name pc_adder_out[30] -pin cpu|IF_ID D[30] -pin cpu|next_pc_source in1[30] -pin cpu|pc_adder_4 sum[30]
load net cpu|inst_decompressed[4] -attr @rip inst[4] -attr @name inst_decompressed[4] -pin cpu|decoder_c inst[4] -pin cpu|inst_out_i I1[4]
load net cpu|JALR_PC[23] -attr @rip O[23] -attr @name JALR_PC[23] -pin cpu|JALR_PC_i O[23] -pin cpu|next_pc_source in3[23]
load net cpu|pc_in[30] -attr @rip out[30] -attr @name pc_in[30] -pin cpu|next_pc_source out[30] -pin cpu|pc_mod in[30]
load net cpu|read_data1[19] -attr @rip readdata1[19] -attr @name read_data1[19] -pin cpu|ID_EX D[145] -pin cpu|RF_mod readdata1[19]
load net cpu|JALR_PC[2] -attr @rip O[2] -attr @name JALR_PC[2] -pin cpu|JALR_PC_i O[2] -pin cpu|next_pc_source in3[2]
load net cpu|RF_write_data[11] -attr @rip Out[11] -attr @name RF_write_data[11] -pin cpu|RF_mod writedata[11] -pin cpu|RF_write_src Out[11] -pin cpu|firstInALU in2[11] -pin cpu|secondInALU in2[11] -pin cpu|ssd_i I7[11]
load net cpu|RF_write_data[1] -attr @rip Out[1] -attr @name RF_write_data[1] -pin cpu|RF_mod writedata[1] -pin cpu|RF_write_src Out[1] -pin cpu|firstInALU in2[1] -pin cpu|secondInALU in2[1] -pin cpu|ssd_i I7[1]
load net cpu|IF_ID_PC[9] -attr @rip Q[73] -attr @name IF_ID_PC[9] -pin cpu|ID_EX D[167] -pin cpu|IF_ID Q[73]
load net cpu|ID_EX_PC[15] -attr @rip Q[173] -attr @name ID_EX_PC[15] -pin cpu|ID_EX Q[173] -pin cpu|pc_adder_imm y[15]
load net cpu|mem_out[31] -attr @rip data_out[31] -attr @name mem_out[31] -pin cpu|IF_ID_inst_MUX b[31] -pin cpu|MEM_WB D[164] -pin cpu|memory_instance data_out[31]
load net cpu|inst_decompressed[8] -attr @rip inst[8] -attr @name inst_decompressed[8] -pin cpu|decoder_c inst[8] -pin cpu|inst_out_i I1[8]
load net cpu|pc_out[4] -attr @rip out[4] -attr @name pc_out[4] -pin cpu|IF_ID D[68] -pin cpu|mem_MUX a[4] -pin cpu|memory_instance addr_inst[4] -pin cpu|next_pc_source in4[4] -pin cpu|pc_adder_4 y[4] -pin cpu|pc_mod out[4] -pin cpu|ssd_i I0[4]
load net cpu|MEM_WB_BranchAddOut[1] -attr @rip Q[33] -attr @name MEM_WB_BranchAddOut[1] -pin cpu|MEM_WB Q[33] -pin cpu|RF_write_src In4[1]
load net cpu|EX_MEM_ALU_out[18] -attr @rip Q[127] -attr @name EX_MEM_ALU_out[18] -pin cpu|EX_MEM Q[127] -pin cpu|JALR_PC_i I0[18] -pin cpu|MEM_WB D[119] -pin cpu|firstInALU in3[18] -pin cpu|mem_MUX b[18] -pin cpu|secondInALU in3[18]
load net cpu|ALUin1[11] -attr @rip out[11] -attr @name ALUin1[11] -pin cpu|alu_mod a[11] -pin cpu|firstInALU out[11]
load net seg[5] -attr @rip LED_out[5] -pin sd LED_out[5] -port seg[5]
load net cpu|inst_decompressed[19] -attr @rip inst[19] -attr @name inst_decompressed[19] -pin cpu|decoder_c inst[19] -pin cpu|inst_out_i I1[19]
load net led[4] -attr @rip leds[4] -pin cpu leds[4] -port led[4]
load net cpu|IF_ID_n_50 -attr @rip Q[45] -attr @name IF_ID_n_50 -pin cpu|ID_EX D[58] -pin cpu|IF_ID Q[45] -pin cpu|cont_mod inst[13] -pin cpu|immGen_mod IR[13] -pin cpu|leds_i I0[13]
load net cpu|pc_adder_branch_out[11] -attr @rip sum[11] -attr @name pc_adder_branch_out[11] -pin cpu|EX_MEM D[156] -pin cpu|next_pc_source in2[11] -pin cpu|pc_adder_imm sum[11] -pin cpu|ssd_i I2[11]
load net cpu|IF_ID_n_51 -attr @rip Q[44] -attr @name IF_ID_n_51 -pin cpu|ID_EX D[57] -pin cpu|IF_ID Q[44] -pin cpu|cont_mod inst[12] -pin cpu|immGen_mod IR[12] -pin cpu|leds_i I0[12]
load net cpu|ID_EX_Ctrl[6] -attr @rip Q[196] -attr @name ID_EX_Ctrl[6] -pin cpu|ID_EX Q[196] -pin cpu|flush_EX_MEM_cont a[3]
load net cpu|MEM_WB_Ctrl[3] -attr @rip Q[168] -attr @name MEM_WB_Ctrl[3] -pin cpu|FU MEM_WB_regWrite -pin cpu|MEM_WB Q[168] -pin cpu|RF_mod regwrite
load net cpu|IF_ID_n_52 -attr @rip Q[43] -attr @name IF_ID_n_52 -pin cpu|ID_EX D[46] -pin cpu|IF_ID Q[43] -pin cpu|cont_mod inst[11] -pin cpu|immGen_mod IR[11] -pin cpu|leds_i I0[11]
load net cpu|memWrite -attr @name memWrite -pin cpu|cont_mod memWrite -pin cpu|flush_mux a[3] -pin cpu|leds_i I2[10]
load net cpu|pc_in[22] -attr @rip out[22] -attr @name pc_in[22] -pin cpu|next_pc_source out[22] -pin cpu|pc_mod in[22]
load net cpu|EX_MEM_ALU_out[23] -attr @rip Q[132] -attr @name EX_MEM_ALU_out[23] -pin cpu|EX_MEM Q[132] -pin cpu|JALR_PC_i I0[23] -pin cpu|MEM_WB D[124] -pin cpu|firstInALU in3[23] -pin cpu|mem_MUX b[23] -pin cpu|secondInALU in3[23]
load net cpu|IF_ID_n_53 -attr @rip Q[42] -attr @name IF_ID_n_53 -pin cpu|ID_EX D[45] -pin cpu|IF_ID Q[42] -pin cpu|cont_mod inst[10] -pin cpu|immGen_mod IR[10] -pin cpu|leds_i I0[10]
load net cpu|IF_ID_PC[18] -attr @rip Q[82] -attr @name IF_ID_PC[18] -pin cpu|ID_EX D[176] -pin cpu|IF_ID Q[82]
load net cpu|IF_ID_n_54 -attr @rip Q[41] -attr @name IF_ID_n_54 -pin cpu|ID_EX D[44] -pin cpu|IF_ID Q[41] -pin cpu|cont_mod inst[9] -pin cpu|immGen_mod IR[9] -pin cpu|leds_i I0[9]
load net cpu|mem_addr[19] -attr @rip out[19] -attr @name mem_addr[19] -pin cpu|mem_MUX out[19] -pin cpu|memory_instance addr[19]
load net cpu|control_signals[2] -attr @rip out[2] -attr @name control_signals[2] -pin cpu|ID_EX D[192] -pin cpu|flush_mux out[2]
load net cpu|ID_EX_Imm[20] -attr @rip Q[82] -attr @name ID_EX_Imm[20] -pin cpu|ALU_2nd_source_mod b[20] -pin cpu|EX_MEM D[52] -pin cpu|ID_EX Q[82] -pin cpu|pc_adder_imm x[20]
load net cpu|IF_ID_n_55 -attr @rip Q[40] -attr @name IF_ID_n_55 -pin cpu|ID_EX D[43] -pin cpu|IF_ID Q[40] -pin cpu|cont_mod inst[8] -pin cpu|immGen_mod IR[8] -pin cpu|leds_i I0[8]
load net cpu|IF_ID_n_56 -attr @rip Q[39] -attr @name IF_ID_n_56 -pin cpu|ID_EX D[42] -pin cpu|IF_ID Q[39] -pin cpu|cont_mod inst[7] -pin cpu|immGen_mod IR[7] -pin cpu|leds_i I0[7]
load net cpu|mem_out[25] -attr @rip data_out[25] -attr @name mem_out[25] -pin cpu|IF_ID_inst_MUX b[25] -pin cpu|MEM_WB D[158] -pin cpu|memory_instance data_out[25]
load net cpu|ALUin2[21] -attr @rip out[21] -attr @name ALUin2[21] -pin cpu|alu_mod b[21] -pin cpu|secondInALU out[21]
load net cpu|IF_ID_n_57 -attr @rip Q[38] -attr @name IF_ID_n_57 -pin cpu|ID_EX D[41] -pin cpu|IF_ID Q[38] -pin cpu|cont_mod inst[6] -pin cpu|immGen_mod IR[6] -pin cpu|leds_i I0[6]
load net cpu|EX_MEM_RegR2[6] -attr @rip Q[83] -attr @name EX_MEM_RegR2[6] -pin cpu|EX_MEM Q[83] -pin cpu|memory_instance data_in[6]
load net cpu|IF_ID_n_58 -attr @rip Q[37] -attr @name IF_ID_n_58 -pin cpu|ID_EX D[40] -pin cpu|IF_ID Q[37] -pin cpu|cont_mod inst[5] -pin cpu|immGen_mod IR[5] -pin cpu|leds_i I0[5]
load net cpu|MEM_WB_Imm[15] -attr @rip Q[79] -attr @name MEM_WB_Imm[15] -pin cpu|MEM_WB Q[79] -pin cpu|RF_write_src In3[15]
load net cpu|MEM_WB_pc_adder_out[10] -attr @rip Q[10] -attr @name MEM_WB_pc_adder_out[10] -pin cpu|MEM_WB Q[10] -pin cpu|RF_write_src In5[10]
load net cpu|JALR_PC[22] -attr @rip O[22] -attr @name JALR_PC[22] -pin cpu|JALR_PC_i O[22] -pin cpu|next_pc_source in3[22]
load net cpu|IF_ID_n_59 -attr @rip Q[36] -attr @name IF_ID_n_59 -pin cpu|ID_EX D[39] -pin cpu|IF_ID Q[36] -pin cpu|cont_mod inst[4] -pin cpu|immGen_mod IR[4] -pin cpu|leds_i I0[4]
load net cpu|pc_adder_branch_out[29] -attr @rip sum[29] -attr @name pc_adder_branch_out[29] -pin cpu|EX_MEM D[174] -pin cpu|next_pc_source in2[29] -pin cpu|pc_adder_imm sum[29]
load net cpu|pc_adder_out[31] -attr @rip sum[31] -attr @name pc_adder_out[31] -pin cpu|IF_ID D[31] -pin cpu|next_pc_source in1[31] -pin cpu|pc_adder_4 sum[31]
load net cpu|read_data1[18] -attr @rip readdata1[18] -attr @name read_data1[18] -pin cpu|ID_EX D[144] -pin cpu|RF_mod readdata1[18]
load net cpu|MEM_WB_pc_adder_out[27] -attr @rip Q[27] -attr @name MEM_WB_pc_adder_out[27] -pin cpu|MEM_WB Q[27] -pin cpu|RF_write_src In5[27]
load net cpu|IF_ID_PC[8] -attr @rip Q[72] -attr @name IF_ID_PC[8] -pin cpu|ID_EX D[166] -pin cpu|IF_ID Q[72]
load net cpu|ID_EX_PC[3] -attr @rip Q[161] -attr @name ID_EX_PC[3] -pin cpu|ID_EX Q[161] -pin cpu|pc_adder_imm y[3]
load net cpu|mem_out[30] -attr @rip data_out[30] -attr @name mem_out[30] -pin cpu|IF_ID_inst_MUX b[30] -pin cpu|MEM_WB D[163] -pin cpu|memory_instance data_out[30]
load net cpu|JALR_PC[3] -attr @rip O[3] -attr @name JALR_PC[3] -pin cpu|JALR_PC_i O[3] -pin cpu|next_pc_source in3[3]
load net cpu|RF_write_data[12] -attr @rip Out[12] -attr @name RF_write_data[12] -pin cpu|RF_mod writedata[12] -pin cpu|RF_write_src Out[12] -pin cpu|firstInALU in2[12] -pin cpu|secondInALU in2[12] -pin cpu|ssd_i I7[12]
load net cpu|RF_write_data[2] -attr @rip Out[2] -attr @name RF_write_data[2] -pin cpu|RF_mod writedata[2] -pin cpu|RF_write_src Out[2] -pin cpu|firstInALU in2[2] -pin cpu|secondInALU in2[2] -pin cpu|ssd_i I7[2]
load net seg[2] -attr @rip LED_out[2] -pin sd LED_out[2] -port seg[2]
load net cpu|EX_MEM_ALU_out[17] -attr @rip Q[126] -attr @name EX_MEM_ALU_out[17] -pin cpu|EX_MEM Q[126] -pin cpu|JALR_PC_i I0[17] -pin cpu|MEM_WB D[118] -pin cpu|firstInALU in3[17] -pin cpu|mem_MUX b[17] -pin cpu|secondInALU in3[17]
load net cpu|ALUin1[10] -attr @rip out[10] -attr @name ALUin1[10] -pin cpu|alu_mod a[10] -pin cpu|firstInALU out[10]
load net cpu|ID_EX_Rs2[4] -attr @rip Q[51] -attr @name ID_EX_Rs2[4] -pin cpu|FU ID_EX_Rs2[4] -pin cpu|ID_EX Q[51]
load net cpu|ID_EX_PC[16] -attr @rip Q[174] -attr @name ID_EX_PC[16] -pin cpu|ID_EX Q[174] -pin cpu|pc_adder_imm y[16]
load net cpu|inst_decompressed[9] -attr @rip inst[9] -attr @name inst_decompressed[9] -pin cpu|decoder_c inst[9] -pin cpu|inst_out_i I1[9]
load net cpu|inst_out[28] -attr @rip O[28] -attr @name inst_out[28] -pin cpu|IF_ID D[60] -pin cpu|inst_out_i O[28]
load net cpu|JALR_PC[30] -attr @rip O[30] -attr @name JALR_PC[30] -pin cpu|JALR_PC_i O[30] -pin cpu|next_pc_source in3[30]
load net cpu|EX_MEM_RegR2[31] -attr @rip Q[108] -attr @name EX_MEM_RegR2[31] -pin cpu|EX_MEM Q[108] -pin cpu|memory_instance data_in[31]
load net cpu|ALUin2[31] -attr @rip out[31] -attr @name ALUin2[31] -pin cpu|alu_mod b[31] -pin cpu|secondInALU out[31]
load net led[5] -attr @rip leds[5] -pin cpu leds[5] -port led[5]
load net cpu|MEM_WB_Ctrl[2] -attr @rip Q[167] -attr @name MEM_WB_Ctrl[2] -pin cpu|MEM_WB Q[167] -pin cpu|RF_write_src sel[2]
load net cpu|inst_out[16] -attr @rip O[16] -attr @name inst_out[16] -pin cpu|IF_ID D[48] -pin cpu|inst_out_i O[16]
load net cpu|MEM_WB_BranchAddOut[6] -attr @rip Q[38] -attr @name MEM_WB_BranchAddOut[6] -pin cpu|MEM_WB Q[38] -pin cpu|RF_write_src In4[6]
load net cpu|IF_ID_PC[17] -attr @rip Q[81] -attr @name IF_ID_PC[17] -pin cpu|ID_EX D[175] -pin cpu|IF_ID Q[81]
load net cpu|mem_addr[18] -attr @rip out[18] -attr @name mem_addr[18] -pin cpu|mem_MUX out[18] -pin cpu|memory_instance addr[18]
load net cpu|control_signals[1] -attr @rip out[1] -attr @name control_signals[1] -pin cpu|ID_EX D[191] -pin cpu|flush_mux out[1]
load net cpu|read_data1[13] -attr @rip readdata1[13] -attr @name read_data1[13] -pin cpu|ID_EX D[139] -pin cpu|RF_mod readdata1[13]
load net cpu|ALUin2[20] -attr @rip out[20] -attr @name ALUin2[20] -pin cpu|alu_mod b[20] -pin cpu|secondInALU out[20]
load net cpu|ID_EX_Imm[21] -attr @rip Q[83] -attr @name ID_EX_Imm[21] -pin cpu|ALU_2nd_source_mod b[21] -pin cpu|EX_MEM D[53] -pin cpu|ID_EX Q[83] -pin cpu|pc_adder_imm x[21]
load net cpu|EX_MEM_RegR2[5] -attr @rip Q[82] -attr @name EX_MEM_RegR2[5] -pin cpu|EX_MEM Q[82] -pin cpu|memory_instance data_in[5]
load net cpu|mem_out[26] -attr @rip data_out[26] -attr @name mem_out[26] -pin cpu|IF_ID_inst_MUX b[26] -pin cpu|MEM_WB D[159] -pin cpu|memory_instance data_out[26]
load net cpu|MEM_WB_mem_out[30] -attr @rip Q[163] -attr @name MEM_WB_mem_out[30] -pin cpu|MEM_WB Q[163] -pin cpu|RF_write_src In2[30]
load net cpu|leds[15] -attr @rip O[15] -attr @name leds[15] -hierPin cpu leds[15] -pin cpu|leds_i O[15]
load net cpu|JALR_PC[0] -attr @rip O[0] -attr @name JALR_PC[0] -pin cpu|JALR_PC_i O[0] -pin cpu|next_pc_source in3[0]
load net cpu|MEM_WB_pc_adder_out[26] -attr @rip Q[26] -attr @name MEM_WB_pc_adder_out[26] -pin cpu|MEM_WB Q[26] -pin cpu|RF_write_src In5[26]
load net cpu|MEM_WB_Imm[16] -attr @rip Q[80] -attr @name MEM_WB_Imm[16] -pin cpu|MEM_WB Q[80] -pin cpu|RF_write_src In3[16]
load net cpu|IF_ID_PC[7] -attr @rip Q[71] -attr @name IF_ID_PC[7] -pin cpu|ID_EX D[165] -pin cpu|IF_ID Q[71]
load net cpu|ID_EX_PC[2] -attr @rip Q[160] -attr @name ID_EX_PC[2] -pin cpu|ID_EX Q[160] -pin cpu|pc_adder_imm y[2]
load net cpu|p_1_in[14] -attr @rip Q[62] -attr @name p_1_in[14] -pin cpu|ID_EX D[60] -pin cpu|IF_ID Q[62] -pin cpu|cont_mod inst[30] -pin cpu|immGen_mod IR[30] -pin cpu|leds_i I1[14]
load net cpu|inst_decompressed[6] -attr @rip inst[6] -attr @name inst_decompressed[6] -pin cpu|decoder_c inst[6] -pin cpu|inst_out_i I1[6]
load net cpu|MEM_WB_Imm[18] -attr @rip Q[82] -attr @name MEM_WB_Imm[18] -pin cpu|MEM_WB Q[82] -pin cpu|RF_write_src In3[18]
load net rst -pin cpu rst -port rst
netloc rst 1 0 1 -40J
load net cpu|ID_EX_Ctrl[0] -attr @rip Q[190] -attr @name ID_EX_Ctrl[0] -pin cpu|ALU_2nd_source_mod s -pin cpu|ID_EX Q[190]
load net cpu|RF_write_data[3] -attr @rip Out[3] -attr @name RF_write_data[3] -pin cpu|RF_mod writedata[3] -pin cpu|RF_write_src Out[3] -pin cpu|firstInALU in2[3] -pin cpu|secondInALU in2[3] -pin cpu|ssd_i I7[3]
load net seg[3] -attr @rip LED_out[3] -pin sd LED_out[3] -port seg[3]
load net cpu|inst_decompressed[17] -attr @rip inst[17] -attr @name inst_decompressed[17] -pin cpu|decoder_c inst[17] -pin cpu|inst_out_i I1[17]
load net cpu|EX_MEM_RegR2[30] -attr @rip Q[107] -attr @name EX_MEM_RegR2[30] -pin cpu|EX_MEM Q[107] -pin cpu|memory_instance data_in[30]
load net cpu|inst_out[29] -attr @rip O[29] -attr @name inst_out[29] -pin cpu|IF_ID D[61] -pin cpu|inst_out_i O[29]
load net cpu|EX_MEM_BranchAddOut[13] -attr @rip Q[158] -attr @name EX_MEM_BranchAddOut[13] -pin cpu|EX_MEM Q[158] -pin cpu|MEM_WB D[45]
load net cpu|inst_out[15] -attr @rip O[15] -attr @name inst_out[15] -pin cpu|IF_ID D[47] -pin cpu|inst_out_i O[15]
load net cpu|IF_ID_PC[16] -attr @rip Q[80] -attr @name IF_ID_PC[16] -pin cpu|ID_EX D[174] -pin cpu|IF_ID Q[80]
load net led[6] -attr @rip leds[6] -pin cpu leds[6] -port led[6]
load net cpu|mem_addr[17] -attr @rip out[17] -attr @name mem_addr[17] -pin cpu|mem_MUX out[17] -pin cpu|memory_instance addr[17]
load net cpu|read_data2[10] -attr @rip readdata2[10] -attr @name read_data2[10] -pin cpu|ID_EX D[104] -pin cpu|RF_mod readdata2[10] -pin cpu|ssd_i I5[10]
load net cpu|control_signals[0] -attr @rip out[0] -attr @name control_signals[0] -pin cpu|ID_EX D[190] -pin cpu|flush_mux out[0]
load net cpu|read_data1[12] -attr @rip readdata1[12] -attr @name read_data1[12] -pin cpu|ID_EX D[138] -pin cpu|RF_mod readdata1[12] -pin cpu|ssd_i I4[12]
load net cpu|MEM_WB_BranchAddOut[7] -attr @rip Q[39] -attr @name MEM_WB_BranchAddOut[7] -pin cpu|MEM_WB Q[39] -pin cpu|RF_write_src In4[7]
load net cpu|ALUin2[0] -attr @rip out[0] -attr @name ALUin2[0] -pin cpu|alu_mod b[0] -pin cpu|secondInALU out[0] -pin cpu|ssd_i I8[0]
load net cpu|leds[14] -attr @rip O[14] -attr @name leds[14] -hierPin cpu leds[14] -pin cpu|leds_i O[14]
load net cpu|MEM_WB_pc_adder_out[25] -attr @rip Q[25] -attr @name MEM_WB_pc_adder_out[25] -pin cpu|MEM_WB Q[25] -pin cpu|RF_write_src In5[25]
load net cpu|mem_out[27] -attr @rip data_out[27] -attr @name mem_out[27] -pin cpu|IF_ID_inst_MUX b[27] -pin cpu|MEM_WB D[160] -pin cpu|memory_instance data_out[27]
load net cpu|MEM_WB_mem_out[31] -attr @rip Q[164] -attr @name MEM_WB_mem_out[31] -pin cpu|MEM_WB Q[164] -pin cpu|RF_write_src In2[31]
load net cpu|ALUin2[23] -attr @rip out[23] -attr @name ALUin2[23] -pin cpu|alu_mod b[23] -pin cpu|secondInALU out[23]
load net cpu|IF_ID_PC[6] -attr @rip Q[70] -attr @name IF_ID_PC[6] -pin cpu|ID_EX D[164] -pin cpu|IF_ID Q[70]
load net cpu|JALR_PC[1] -attr @rip O[1] -attr @name JALR_PC[1] -pin cpu|JALR_PC_i O[1] -pin cpu|next_pc_source in3[1]
load net cpu|EX_MEM_RegR2[8] -attr @rip Q[85] -attr @name EX_MEM_RegR2[8] -pin cpu|EX_MEM Q[85] -pin cpu|memory_instance data_in[8]
load net cpu|RF_write_data[10] -attr @rip Out[10] -attr @name RF_write_data[10] -pin cpu|RF_mod writedata[10] -pin cpu|RF_write_src Out[10] -pin cpu|firstInALU in2[10] -pin cpu|secondInALU in2[10] -pin cpu|ssd_i I7[10]
load net cpu|MEM_WB_Imm[17] -attr @rip Q[81] -attr @name MEM_WB_Imm[17] -pin cpu|MEM_WB Q[81] -pin cpu|RF_write_src In3[17]
load net cpu|p_1_in[15] -attr @rip Q[63] -attr @name p_1_in[15] -pin cpu|IF_ID Q[63] -pin cpu|cont_mod inst[31] -pin cpu|immGen_mod IR[31] -pin cpu|leds_i I1[15]
load net cpu|ID_EX_opcode[1] -attr @rip Q[38] -attr @name ID_EX_opcode[1] -pin cpu|Branch_CU inst[1] -pin cpu|EX_MEM D[65] -pin cpu|ID_EX Q[38]
load net cpu|inst_decompressed[7] -attr @rip inst[7] -attr @name inst_decompressed[7] -pin cpu|decoder_c inst[7] -pin cpu|inst_out_i I1[7]
load net cpu|inst_out[26] -attr @rip O[26] -attr @name inst_out[26] -pin cpu|IF_ID D[58] -pin cpu|inst_out_i O[26]
load net cpu|ID_EX_PC[5] -attr @rip Q[163] -attr @name ID_EX_PC[5] -pin cpu|ID_EX Q[163] -pin cpu|pc_adder_imm y[5]
load net cpu|ID_EX_Ctrl[1] -attr @rip Q[191] -attr @name ID_EX_Ctrl[1] -pin cpu|ID_EX Q[191] -pin cpu|alu_cont_mod ALUOp[0]
load net cpu|RF_write_data[4] -attr @rip Out[4] -attr @name RF_write_data[4] -pin cpu|RF_mod writedata[4] -pin cpu|RF_write_src Out[4] -pin cpu|firstInALU in2[4] -pin cpu|secondInALU in2[4] -pin cpu|ssd_i I7[4]
load net cpu|MEM_WB_mem_out[7] -attr @rip Q[140] -attr @name MEM_WB_mem_out[7] -pin cpu|MEM_WB Q[140] -pin cpu|RF_write_src In2[7]
load net cpu|inst_decompressed[18] -attr @rip inst[18] -attr @name inst_decompressed[18] -pin cpu|decoder_c inst[18] -pin cpu|inst_out_i I1[18]
load net cpu|read_data2[28] -attr @rip readdata2[28] -attr @name read_data2[28] -pin cpu|ID_EX D[122] -pin cpu|RF_mod readdata2[28]
load net cpu|inst_out[14] -attr @rip O[14] -attr @name inst_out[14] -pin cpu|IF_ID D[46] -pin cpu|inst_out_i O[14]
load net cpu|MEM_WB_BranchAddOut[4] -attr @rip Q[36] -attr @name MEM_WB_BranchAddOut[4] -pin cpu|MEM_WB Q[36] -pin cpu|RF_write_src In4[4]
load net cpu|IF_ID_PC[15] -attr @rip Q[79] -attr @name IF_ID_PC[15] -pin cpu|ID_EX D[173] -pin cpu|IF_ID Q[79]
load net cpu|EX_MEM_BranchAddOut[14] -attr @rip Q[159] -attr @name EX_MEM_BranchAddOut[14] -pin cpu|EX_MEM Q[159] -pin cpu|MEM_WB D[46]
load net led[7] -attr @rip leds[7] -pin cpu leds[7] -port led[7]
load net cpu|read_data1[15] -attr @rip readdata1[15] -attr @name read_data1[15] -pin cpu|ID_EX D[141] -pin cpu|RF_mod readdata1[15]
load net cpu|MEM_WB_pc_adder_out[24] -attr @rip Q[24] -attr @name MEM_WB_pc_adder_out[24] -pin cpu|MEM_WB Q[24] -pin cpu|RF_write_src In5[24]
load net cpu|ID_EX_RegR2[6] -attr @rip Q[100] -attr @name ID_EX_RegR2[6] -pin cpu|ALU_2nd_source_mod a[6] -pin cpu|EX_MEM D[83] -pin cpu|ID_EX Q[100]
load net cpu|ALUin2[22] -attr @rip out[22] -attr @name ALUin2[22] -pin cpu|alu_mod b[22] -pin cpu|secondInALU out[22]
load net cpu|IF_ID_PC[5] -attr @rip Q[69] -attr @name IF_ID_PC[5] -pin cpu|ID_EX D[163] -pin cpu|IF_ID Q[69]
load net cpu|ALUin2[1] -attr @rip out[1] -attr @name ALUin2[1] -pin cpu|alu_mod b[1] -pin cpu|secondInALU out[1] -pin cpu|ssd_i I8[1]
load net cpu|p_1_in[12] -attr @rip Q[60] -attr @name p_1_in[12] -pin cpu|IF_ID Q[60] -pin cpu|cont_mod inst[28] -pin cpu|immGen_mod IR[28] -pin cpu|leds_i I1[12]
load net cpu|EX_MEM_RegR2[7] -attr @rip Q[84] -attr @name EX_MEM_RegR2[7] -pin cpu|EX_MEM Q[84] -pin cpu|memory_instance data_in[7]
load net cpu|mem_out[28] -attr @rip data_out[28] -attr @name mem_out[28] -pin cpu|IF_ID_inst_MUX b[28] -pin cpu|MEM_WB D[161] -pin cpu|memory_instance data_out[28]
load net cpu|control_signals[7] -attr @rip out[7] -attr @name control_signals[7] -pin cpu|ID_EX D[197] -pin cpu|flush_mux out[7]
load net cpu|ALU_result[12] -attr @rip r[12] -attr @name ALU_result[12] -pin cpu|EX_MEM D[121] -pin cpu|alu_mod r[12] -pin cpu|ssd_i I9[12]
load net cpu|mem_out_final[1] -attr @rip out[1] -attr @name mem_out_final[1] -pin cpu|IF_ID_inst_MUX out[1] -pin cpu|decoder_c Inst_C[1] -pin cpu|inst_out_i I0[1]
load net cpu|inst_decompressed[15] -attr @rip inst[15] -attr @name inst_decompressed[15] -pin cpu|decoder_c inst[15] -pin cpu|inst_out_i I1[15]
load net led[0] -attr @rip leds[0] -pin cpu leds[0] -port led[0]
load net cpu|ID_EX_PC[4] -attr @rip Q[162] -attr @name ID_EX_PC[4] -pin cpu|ID_EX Q[162] -pin cpu|pc_adder_imm y[4]
load net cpu|ID_EX_opcode[2] -attr @rip Q[39] -attr @name ID_EX_opcode[2] -pin cpu|Branch_CU inst[2] -pin cpu|EX_MEM D[66] -pin cpu|ID_EX Q[39]
load net cpu|MEM_WB_BranchAddOut[15] -attr @rip Q[47] -attr @name MEM_WB_BranchAddOut[15] -pin cpu|MEM_WB Q[47] -pin cpu|RF_write_src In4[15]
load net cpu|inst_out[27] -attr @rip O[27] -attr @name inst_out[27] -pin cpu|IF_ID D[59] -pin cpu|inst_out_i O[27]
load net cpu|pc_adder_out[26] -attr @rip sum[26] -attr @name pc_adder_out[26] -pin cpu|IF_ID D[26] -pin cpu|next_pc_source in1[26] -pin cpu|pc_adder_4 sum[26]
load net cpu|pc_out[29] -attr @rip out[29] -attr @name pc_out[29] -pin cpu|IF_ID D[93] -pin cpu|mem_MUX a[29] -pin cpu|memory_instance addr_inst[29] -pin cpu|next_pc_source in4[29] -pin cpu|pc_adder_4 y[29] -pin cpu|pc_mod out[29]
load net cpu|ID_EX_Ctrl[2] -attr @rip Q[192] -attr @name ID_EX_Ctrl[2] -pin cpu|ID_EX Q[192] -pin cpu|alu_cont_mod ALUOp[1]
load net cpu|ALUin2[30] -attr @rip out[30] -attr @name ALUin2[30] -pin cpu|alu_mod b[30] -pin cpu|secondInALU out[30]
load net cpu|pc_inc[0] -attr @rip O[0] -attr @name pc_inc[0] -pin cpu|pc_adder_4 x[0] -pin cpu|pc_inc_i O[0]
load net cpu|clk -attr @name clk -hierPin cpu clk -pin cpu|half_freq clock_in -pin cpu|memory_instance clk
netloc cpu|clk 1 0 11 120 648 NJ 648 NJ 648 NJ 648 NJ 648 NJ 648 1910J 668 NJ 668 2670J 798 NJ 798 3320
load net cpu|ALUin2[11] -attr @rip out[11] -attr @name ALUin2[11] -pin cpu|alu_mod b[11] -pin cpu|secondInALU out[11] -pin cpu|ssd_i I8[11]
load net cpu|RF_write_data[5] -attr @rip Out[5] -attr @name RF_write_data[5] -pin cpu|RF_mod writedata[5] -pin cpu|RF_write_src Out[5] -pin cpu|firstInALU in2[5] -pin cpu|secondInALU in2[5] -pin cpu|ssd_i I7[5]
load net cpu|MEM_WB_mem_out[8] -attr @rip Q[141] -attr @name MEM_WB_mem_out[8] -pin cpu|MEM_WB Q[141] -pin cpu|RF_write_src In2[8]
load net cpu|inst_out[13] -attr @rip O[13] -attr @name inst_out[13] -pin cpu|IF_ID D[45] -pin cpu|inst_out_i O[13]
load net cpu|read_data2[29] -attr @rip readdata2[29] -attr @name read_data2[29] -pin cpu|ID_EX D[123] -pin cpu|RF_mod readdata2[29]
load net cpu|ID_EX_PC[19] -attr @rip Q[177] -attr @name ID_EX_PC[19] -pin cpu|ID_EX Q[177] -pin cpu|pc_adder_imm y[19]
load net cpu|ALUin1[29] -attr @rip out[29] -attr @name ALUin1[29] -pin cpu|alu_mod a[29] -pin cpu|firstInALU out[29]
load net cpu|IF_ID_PC[14] -attr @rip Q[78] -attr @name IF_ID_PC[14] -pin cpu|ID_EX D[172] -pin cpu|IF_ID Q[78]
load net cpu|ALU_result[20] -attr @rip r[20] -attr @name ALU_result[20] -pin cpu|EX_MEM D[129] -pin cpu|alu_mod r[20]
load net cpu|MEM_WB_BranchAddOut[21] -attr @rip Q[53] -attr @name MEM_WB_BranchAddOut[21] -pin cpu|MEM_WB Q[53] -pin cpu|RF_write_src In4[21]
load net cpu|ssd[7] -attr @rip O[7] -attr @name ssd[7] -hierPin cpu ssd[7] -pin cpu|ssd_i O[7]
load net cpu|MEM_WB_BranchAddOut[5] -attr @rip Q[37] -attr @name MEM_WB_BranchAddOut[5] -pin cpu|MEM_WB Q[37] -pin cpu|RF_write_src In4[5]
load net cpu|mem_out[21] -attr @rip data_out[21] -attr @name mem_out[21] -pin cpu|IF_ID_inst_MUX b[21] -pin cpu|MEM_WB D[154] -pin cpu|memory_instance data_out[21]
load net cpu|EX_MEM_BranchAddOut[15] -attr @rip Q[160] -attr @name EX_MEM_BranchAddOut[15] -pin cpu|EX_MEM Q[160] -pin cpu|MEM_WB D[47]
load net cpu|ALUin2[26] -attr @rip out[26] -attr @name ALUin2[26] -pin cpu|alu_mod b[26] -pin cpu|secondInALU out[26]
load net cpu|MEM_WB_mem_out[23] -attr @rip Q[156] -attr @name MEM_WB_mem_out[23] -pin cpu|MEM_WB Q[156] -pin cpu|RF_write_src In2[23]
load net cpu|read_data1[14] -attr @rip readdata1[14] -attr @name read_data1[14] -pin cpu|ID_EX D[140] -pin cpu|RF_mod readdata1[14]
load net cpu|ID_EX_RegR2[5] -attr @rip Q[99] -attr @name ID_EX_RegR2[5] -pin cpu|ALU_2nd_source_mod a[5] -pin cpu|EX_MEM D[82] -pin cpu|ID_EX Q[99]
load net cpu|IF_ID_PC[4] -attr @rip Q[68] -attr @name IF_ID_PC[4] -pin cpu|ID_EX D[162] -pin cpu|IF_ID Q[68]
load net cpu|control_signals[6] -attr @rip out[6] -attr @name control_signals[6] -pin cpu|ID_EX D[196] -pin cpu|flush_mux out[6]
load net cpu|ledSel[0] -attr @rip ledSel[0] -attr @name ledSel[0] -hierPin cpu ledSel[0] -pin cpu|leds_i S[0]
load net cpu|mem_out_final[0] -attr @rip out[0] -attr @name mem_out_final[0] -pin cpu|IF_ID_inst_MUX out[0] -pin cpu|decoder_c Inst_C[0] -pin cpu|inst_out_i I0[0]
load net cpu|p_1_in[13] -attr @rip Q[61] -attr @name p_1_in[13] -pin cpu|IF_ID Q[61] -pin cpu|cont_mod inst[29] -pin cpu|immGen_mod IR[29] -pin cpu|leds_i I1[13]
load net cpu|inst_out[24] -attr @rip O[24] -attr @name inst_out[24] -pin cpu|IF_ID D[56] -pin cpu|inst_out_i O[24]
load net cpu|ALU_result[13] -attr @rip r[13] -attr @name ALU_result[13] -pin cpu|EX_MEM D[122] -pin cpu|alu_mod r[13]
load net cpu|is_regular_inst -attr @name is_regular_inst -pin cpu|inst_out_i S -pin cpu|memory_instance is_regular_inst -pin cpu|pc_inc_i S
netloc cpu|is_regular_inst 1 11 4 3680 N 4100 938 4440J 1038 NJ
load net cpu|MEM_WB_pc_adder_out[15] -attr @rip Q[15] -attr @name MEM_WB_pc_adder_out[15] -pin cpu|MEM_WB Q[15] -pin cpu|RF_write_src In5[15]
load net cpu|MEM_WB_mem_out[5] -attr @rip Q[138] -attr @name MEM_WB_mem_out[5] -pin cpu|MEM_WB Q[138] -pin cpu|RF_write_src In2[5]
load net cpu|inst_decompressed[16] -attr @rip inst[16] -attr @name inst_decompressed[16] -pin cpu|decoder_c inst[16] -pin cpu|inst_out_i I1[16]
load net led[1] -attr @rip leds[1] -pin cpu leds[1] -port led[1]
load net cpu|MEM_WB_Imm[19] -attr @rip Q[83] -attr @name MEM_WB_Imm[19] -pin cpu|MEM_WB Q[83] -pin cpu|RF_write_src In3[19]
load net cpu|MEM_WB_BranchAddOut[16] -attr @rip Q[48] -attr @name MEM_WB_BranchAddOut[16] -pin cpu|MEM_WB Q[48] -pin cpu|RF_write_src In4[16]
load net cpu|pc_adder_out[27] -attr @rip sum[27] -attr @name pc_adder_out[27] -pin cpu|IF_ID D[27] -pin cpu|next_pc_source in1[27] -pin cpu|pc_adder_4 sum[27]
load net cpu|ALUin1[28] -attr @rip out[28] -attr @name ALUin1[28] -pin cpu|alu_mod a[28] -pin cpu|firstInALU out[28]
load net cpu|IF_ID_PC[13] -attr @rip Q[77] -attr @name IF_ID_PC[13] -pin cpu|ID_EX D[171] -pin cpu|IF_ID Q[77]
load net cpu|ID_EX_PC[31] -attr @rip Q[189] -attr @name ID_EX_PC[31] -pin cpu|ID_EX Q[189] -pin cpu|pc_adder_imm y[31]
load net cpu|ID_EX_Ctrl[3] -attr @rip Q[193] -attr @name ID_EX_Ctrl[3] -pin cpu|ID_EX Q[193] -pin cpu|flush_EX_MEM_cont a[0]
load net cpu|pc_adder_out[6] -attr @rip sum[6] -attr @name pc_adder_out[6] -pin cpu|IF_ID D[6] -pin cpu|next_pc_source in1[6] -pin cpu|pc_adder_4 sum[6] -pin cpu|ssd_i I1[6]
load net cpu|ALUin2[12] -attr @rip out[12] -attr @name ALUin2[12] -pin cpu|alu_mod b[12] -pin cpu|secondInALU out[12] -pin cpu|ssd_i I8[12]
load net cpu|MEM_WB_BranchAddOut[20] -attr @rip Q[52] -attr @name MEM_WB_BranchAddOut[20] -pin cpu|MEM_WB Q[52] -pin cpu|RF_write_src In4[20]
load net cpu|ssd[8] -attr @rip O[8] -attr @name ssd[8] -hierPin cpu ssd[8] -pin cpu|ssd_i O[8]
load net cpu|mem_out[22] -attr @rip data_out[22] -attr @name mem_out[22] -pin cpu|IF_ID_inst_MUX b[22] -pin cpu|MEM_WB D[155] -pin cpu|memory_instance data_out[22]
load net cpu|MEM_WB_mem_out[24] -attr @rip Q[157] -attr @name MEM_WB_mem_out[24] -pin cpu|MEM_WB Q[157] -pin cpu|RF_write_src In2[24]
load net cpu|EX_MEM_BranchAddOut[16] -attr @rip Q[161] -attr @name EX_MEM_BranchAddOut[16] -pin cpu|EX_MEM Q[161] -pin cpu|MEM_WB D[48]
load net cpu|ALUin2[27] -attr @rip out[27] -attr @name ALUin2[27] -pin cpu|alu_mod b[27] -pin cpu|secondInALU out[27]
load net cpu|ID_EX_RegR2[4] -attr @rip Q[98] -attr @name ID_EX_RegR2[4] -pin cpu|ALU_2nd_source_mod a[4] -pin cpu|EX_MEM D[81] -pin cpu|ID_EX Q[98]
load net cpu|mem_out_final[27] -attr @rip out[27] -attr @name mem_out_final[27] -pin cpu|IF_ID_inst_MUX out[27] -pin cpu|inst_out_i I0[27]
load net cpu|pc_adder_out[19] -attr @rip sum[19] -attr @name pc_adder_out[19] -pin cpu|IF_ID D[19] -pin cpu|next_pc_source in1[19] -pin cpu|pc_adder_4 sum[19]
load net cpu|control_signals[5] -attr @rip out[5] -attr @name control_signals[5] -pin cpu|ID_EX D[195] -pin cpu|flush_mux out[5]
load net cpu|ALU_result[10] -attr @rip r[10] -attr @name ALU_result[10] -pin cpu|EX_MEM D[119] -pin cpu|alu_mod r[10] -pin cpu|ssd_i I9[10]
load net cpu|leds[9] -attr @rip O[9] -attr @name leds[9] -hierPin cpu leds[9] -pin cpu|leds_i O[9]
load net cpu|ledSel[1] -attr @rip ledSel[1] -attr @name ledSel[1] -hierPin cpu ledSel[1] -pin cpu|leds_i S[1]
load net cpu|ID_EX_opcode[0] -attr @rip Q[37] -attr @name ID_EX_opcode[0] -pin cpu|Branch_CU inst[0] -pin cpu|EX_MEM D[64] -pin cpu|ID_EX Q[37]
load net cpu|MEM_WB_BranchAddOut[13] -attr @rip Q[45] -attr @name MEM_WB_BranchAddOut[13] -pin cpu|MEM_WB Q[45] -pin cpu|RF_write_src In4[13]
load net cpu|inst_out[25] -attr @rip O[25] -attr @name inst_out[25] -pin cpu|IF_ID D[57] -pin cpu|inst_out_i O[25]
load net cpu|RF_ALU_out[20] -attr @rip out[20] -attr @name RF_ALU_out[20] -pin cpu|ALU_2nd_source_mod out[20] -pin cpu|secondInALU in1[20]
load net cpu|MEM_WB_mem_out[6] -attr @rip Q[139] -attr @name MEM_WB_mem_out[6] -pin cpu|MEM_WB Q[139] -pin cpu|RF_write_src In2[6]
load net cpu|MEM_WB_pc_adder_out[16] -attr @rip Q[16] -attr @name MEM_WB_pc_adder_out[16] -pin cpu|MEM_WB Q[16] -pin cpu|RF_write_src In5[16]
load net led[2] -attr @rip leds[2] -pin cpu leds[2] -port led[2]
load net cpu|ALUin1[27] -attr @rip out[27] -attr @name ALUin1[27] -pin cpu|alu_mod a[27] -pin cpu|firstInALU out[27]
load net cpu|ID_EX_PC[30] -attr @rip Q[188] -attr @name ID_EX_PC[30] -pin cpu|ID_EX Q[188] -pin cpu|pc_adder_imm y[30]
load net cpu|EX_MEM_Imm[31] -attr @rip Q[63] -attr @name EX_MEM_Imm[31] -pin cpu|EX_MEM Q[63] -pin cpu|MEM_WB D[95]
load net cpu|pc_adder_out[28] -attr @rip sum[28] -attr @name pc_adder_out[28] -pin cpu|IF_ID D[28] -pin cpu|next_pc_source in1[28] -pin cpu|pc_adder_4 sum[28]
load net cpu|MEM_WB_Ctrl[1] -attr @rip Q[166] -attr @name MEM_WB_Ctrl[1] -pin cpu|MEM_WB Q[166] -pin cpu|RF_write_src sel[1]
load net cpu|pc_adder_out[7] -attr @rip sum[7] -attr @name pc_adder_out[7] -pin cpu|IF_ID D[7] -pin cpu|next_pc_source in1[7] -pin cpu|pc_adder_4 sum[7] -pin cpu|ssd_i I1[7]
load net cpu|pc_inc[2] -attr @rip O[2] -attr @name pc_inc[2] -pin cpu|pc_adder_4 x[2] -pin cpu|pc_inc_i O[2]
load net cpu|ALUin2[24] -attr @rip out[24] -attr @name ALUin2[24] -pin cpu|alu_mod b[24] -pin cpu|secondInALU out[24]
load net cpu|ALUin2[13] -attr @rip out[13] -attr @name ALUin2[13] -pin cpu|alu_mod b[13] -pin cpu|secondInALU out[13]
load net cpu|ALU_result[22] -attr @rip r[22] -attr @name ALU_result[22] -pin cpu|EX_MEM D[131] -pin cpu|alu_mod r[22]
load net cpu|MEM_WB_Imm[4] -attr @rip Q[68] -attr @name MEM_WB_Imm[4] -pin cpu|MEM_WB Q[68] -pin cpu|RF_write_src In3[4]
load net cpu|ssd[9] -attr @rip O[9] -attr @name ssd[9] -hierPin cpu ssd[9] -pin cpu|ssd_i O[9]
load net cpu|ID_EX_RegR2[3] -attr @rip Q[97] -attr @name ID_EX_RegR2[3] -pin cpu|ALU_2nd_source_mod a[3] -pin cpu|EX_MEM D[80] -pin cpu|ID_EX Q[97]
load net cpu|mem_out[23] -attr @rip data_out[23] -attr @name mem_out[23] -pin cpu|IF_ID_inst_MUX b[23] -pin cpu|MEM_WB D[156] -pin cpu|memory_instance data_out[23]
load net cpu|MEM_WB_mem_out[25] -attr @rip Q[158] -attr @name MEM_WB_mem_out[25] -pin cpu|MEM_WB Q[158] -pin cpu|RF_write_src In2[25]
load net cpu|EX_MEM_RegR2[28] -attr @rip Q[105] -attr @name EX_MEM_RegR2[28] -pin cpu|EX_MEM Q[105] -pin cpu|memory_instance data_in[28]
load net cpu|inst_out[19] -attr @rip O[19] -attr @name inst_out[19] -pin cpu|IF_ID D[51] -pin cpu|inst_out_i O[19]
load net cpu|mem_out_final[26] -attr @rip out[26] -attr @name mem_out_final[26] -pin cpu|IF_ID_inst_MUX out[26] -pin cpu|inst_out_i I0[26]
load net cpu|pc_adder_out[18] -attr @rip sum[18] -attr @name pc_adder_out[18] -pin cpu|IF_ID D[18] -pin cpu|next_pc_source in1[18] -pin cpu|pc_adder_4 sum[18]
load net cpu|control_signals[4] -attr @rip out[4] -attr @name control_signals[4] -pin cpu|ID_EX D[194] -pin cpu|flush_mux out[4]
load net cpu|inst_out[22] -attr @rip O[22] -attr @name inst_out[22] -pin cpu|IF_ID D[54] -pin cpu|inst_out_i O[22]
load net cpu|ID_EX_PC[1] -attr @rip Q[159] -attr @name ID_EX_PC[1] -pin cpu|ID_EX Q[159] -pin cpu|pc_adder_imm y[1]
load net cpu|ALU_result[11] -attr @rip r[11] -attr @name ALU_result[11] -pin cpu|EX_MEM D[120] -pin cpu|alu_mod r[11] -pin cpu|ssd_i I9[11]
load net cpu|pc_adder_branch_out[30] -attr @rip sum[30] -attr @name pc_adder_branch_out[30] -pin cpu|EX_MEM D[175] -pin cpu|next_pc_source in2[30] -pin cpu|pc_adder_imm sum[30]
load net cpu|pc_out[26] -attr @rip out[26] -attr @name pc_out[26] -pin cpu|IF_ID D[90] -pin cpu|mem_MUX a[26] -pin cpu|memory_instance addr_inst[26] -pin cpu|next_pc_source in4[26] -pin cpu|pc_adder_4 y[26] -pin cpu|pc_mod out[26]
load net cpu|ALUin2[4] -attr @rip out[4] -attr @name ALUin2[4] -pin cpu|alu_mod b[4] -pin cpu|secondInALU out[4] -pin cpu|ssd_i I8[4]
load net cpu|MEM_WB_BranchAddOut[14] -attr @rip Q[46] -attr @name MEM_WB_BranchAddOut[14] -pin cpu|MEM_WB Q[46] -pin cpu|RF_write_src In4[14]
load net cpu|MEM_WB_pc_adder_out[29] -attr @rip Q[29] -attr @name MEM_WB_pc_adder_out[29] -pin cpu|MEM_WB Q[29] -pin cpu|RF_write_src In5[29]
load net cpu|RF_ALU_out[21] -attr @rip out[21] -attr @name RF_ALU_out[21] -pin cpu|ALU_2nd_source_mod out[21] -pin cpu|secondInALU in1[21]
load net cpu|EX_MEM_pc_adder_out[4] -attr @rip Q[4] -attr @name EX_MEM_pc_adder_out[4] -pin cpu|EX_MEM Q[4] -pin cpu|MEM_WB D[4]
load net cpu|ALUin1[26] -attr @rip out[26] -attr @name ALUin1[26] -pin cpu|alu_mod a[26] -pin cpu|firstInALU out[26]
load net cpu|pc_adder_out[4] -attr @rip sum[4] -attr @name pc_adder_out[4] -pin cpu|IF_ID D[4] -pin cpu|next_pc_source in1[4] -pin cpu|pc_adder_4 sum[4] -pin cpu|ssd_i I1[4]
load net cpu|MEM_WB_pc_adder_out[17] -attr @rip Q[17] -attr @name MEM_WB_pc_adder_out[17] -pin cpu|MEM_WB Q[17] -pin cpu|RF_write_src In5[17]
load net cpu|EX_MEM_BranchAddOut[10] -attr @rip Q[155] -attr @name EX_MEM_BranchAddOut[10] -pin cpu|EX_MEM Q[155] -pin cpu|MEM_WB D[42]
load net led[3] -attr @rip leds[3] -pin cpu leds[3] -port led[3]
load net cpu|imm_out[18] -attr @rip out[18] -attr @name imm_out[18] -pin cpu|ID_EX D[80] -pin cpu|immGen_mod out[18]
load net cpu|MEM_WB_Ctrl[0] -attr @rip Q[165] -attr @name MEM_WB_Ctrl[0] -pin cpu|MEM_WB Q[165] -pin cpu|RF_write_src sel[0]
load net cpu|pc_inc[1] -attr @rip O[1] -attr @name pc_inc[1] -pin cpu|pc_adder_4 x[1] -pin cpu|pc_inc_i O[1]
load net cpu|pc_adder_out[29] -attr @rip sum[29] -attr @name pc_adder_out[29] -pin cpu|IF_ID D[29] -pin cpu|next_pc_source in1[29] -pin cpu|pc_adder_4 sum[29]
load net cpu|ALU_result[21] -attr @rip r[21] -attr @name ALU_result[21] -pin cpu|EX_MEM D[130] -pin cpu|alu_mod r[21]
load net cpu|ALUin2[25] -attr @rip out[25] -attr @name ALUin2[25] -pin cpu|alu_mod b[25] -pin cpu|secondInALU out[25]
load net cpu|ALUin2[14] -attr @rip out[14] -attr @name ALUin2[14] -pin cpu|alu_mod b[14] -pin cpu|secondInALU out[14]
load net cpu|ALU_result[0] -attr @rip r[0] -attr @name ALU_result[0] -pin cpu|EX_MEM D[109] -pin cpu|alu_mod r[0] -pin cpu|ssd_i I9[0]
load net cpu|ID_EX_RegR2[2] -attr @rip Q[96] -attr @name ID_EX_RegR2[2] -pin cpu|ALU_2nd_source_mod a[2] -pin cpu|EX_MEM D[79] -pin cpu|ID_EX Q[96]
load net cpu|EX_MEM_pc_adder_out[21] -attr @rip Q[21] -attr @name EX_MEM_pc_adder_out[21] -pin cpu|EX_MEM Q[21] -pin cpu|MEM_WB D[21]
load net cpu|MEM_WB_Imm[5] -attr @rip Q[69] -attr @name MEM_WB_Imm[5] -pin cpu|MEM_WB Q[69] -pin cpu|RF_write_src In3[5]
load net cpu|EX_MEM_RegR2[27] -attr @rip Q[104] -attr @name EX_MEM_RegR2[27] -pin cpu|EX_MEM Q[104] -pin cpu|memory_instance data_in[27]
load net cpu|inst_out[18] -attr @rip O[18] -attr @name inst_out[18] -pin cpu|IF_ID D[50] -pin cpu|inst_out_i O[18]
load net cpu|mem_out_final[25] -attr @rip out[25] -attr @name mem_out_final[25] -pin cpu|IF_ID_inst_MUX out[25] -pin cpu|inst_out_i I0[25]
load net cpu|pc_adder_out[17] -attr @rip sum[17] -attr @name pc_adder_out[17] -pin cpu|IF_ID D[17] -pin cpu|next_pc_source in1[17] -pin cpu|pc_adder_4 sum[17]
load net cpu|MEM_WB_BranchAddOut[8] -attr @rip Q[40] -attr @name MEM_WB_BranchAddOut[8] -pin cpu|MEM_WB Q[40] -pin cpu|RF_write_src In4[8]
load net cpu|mem_out[24] -attr @rip data_out[24] -attr @name mem_out[24] -pin cpu|IF_ID_inst_MUX b[24] -pin cpu|MEM_WB D[157] -pin cpu|memory_instance data_out[24]
load net cpu|MEM_WB_mem_out[26] -attr @rip Q[159] -attr @name MEM_WB_mem_out[26] -pin cpu|MEM_WB Q[159] -pin cpu|RF_write_src In2[26]
load net cpu|read_data2[15] -attr @rip readdata2[15] -attr @name read_data2[15] -pin cpu|ID_EX D[109] -pin cpu|RF_mod readdata2[15]
load net cpu|ID_EX_PC[0] -attr @rip Q[158] -attr @name ID_EX_PC[0] -pin cpu|ID_EX Q[158] -pin cpu|pc_adder_imm y[0]
load net cpu|inst_out[23] -attr @rip O[23] -attr @name inst_out[23] -pin cpu|IF_ID D[55] -pin cpu|inst_out_i O[23]
load net cpu|pc_out[25] -attr @rip out[25] -attr @name pc_out[25] -pin cpu|IF_ID D[89] -pin cpu|mem_MUX a[25] -pin cpu|memory_instance addr_inst[25] -pin cpu|next_pc_source in4[25] -pin cpu|pc_adder_4 y[25] -pin cpu|pc_mod out[25]
load net cpu|ID_EX_Imm[19] -attr @rip Q[81] -attr @name ID_EX_Imm[19] -pin cpu|ALU_2nd_source_mod b[19] -pin cpu|EX_MEM D[51] -pin cpu|ID_EX Q[81] -pin cpu|pc_adder_imm x[19]
load net cpu|MEM_WB_pc_adder_out[28] -attr @rip Q[28] -attr @name MEM_WB_pc_adder_out[28] -pin cpu|MEM_WB Q[28] -pin cpu|RF_write_src In5[28]
load net cpu|pc_adder_branch_out[31] -attr @rip sum[31] -attr @name pc_adder_branch_out[31] -pin cpu|EX_MEM D[176] -pin cpu|next_pc_source in2[31] -pin cpu|pc_adder_imm sum[31]
load net cpu|ALUin2[5] -attr @rip out[5] -attr @name ALUin2[5] -pin cpu|alu_mod b[5] -pin cpu|secondInALU out[5] -pin cpu|ssd_i I8[5]
load net cpu|ALUin1[25] -attr @rip out[25] -attr @name ALUin1[25] -pin cpu|alu_mod a[25] -pin cpu|firstInALU out[25]
load net cpu|mem_out_final[6] -attr @rip out[6] -attr @name mem_out_final[6] -pin cpu|IF_ID_inst_MUX out[6] -pin cpu|decoder_c Inst_C[6] -pin cpu|inst_out_i I0[6]
load net cpu|ALU_result[16] -attr @rip r[16] -attr @name ALU_result[16] -pin cpu|EX_MEM D[125] -pin cpu|alu_mod r[16]
load net cpu|RF_ALU_out[22] -attr @rip out[22] -attr @name RF_ALU_out[22] -pin cpu|ALU_2nd_source_mod out[22] -pin cpu|secondInALU in1[22]
load net cpu|EX_MEM_pc_adder_out[5] -attr @rip Q[5] -attr @name EX_MEM_pc_adder_out[5] -pin cpu|EX_MEM Q[5] -pin cpu|MEM_WB D[5]
load net cpu|pc_adder_out[5] -attr @rip sum[5] -attr @name pc_adder_out[5] -pin cpu|IF_ID D[5] -pin cpu|next_pc_source in1[5] -pin cpu|pc_adder_4 sum[5] -pin cpu|ssd_i I1[5]
load net cpu|MEM_WB_pc_adder_out[18] -attr @rip Q[18] -attr @name MEM_WB_pc_adder_out[18] -pin cpu|MEM_WB Q[18] -pin cpu|RF_write_src In5[18]
load net cpu|EX_MEM_BranchAddOut[11] -attr @rip Q[156] -attr @name EX_MEM_BranchAddOut[11] -pin cpu|EX_MEM Q[156] -pin cpu|MEM_WB D[43]
load net cpu|imm_out[19] -attr @rip out[19] -attr @name imm_out[19] -pin cpu|ID_EX D[81] -pin cpu|immGen_mod out[19]
load net cpu|ID_EX_Rs1[4] -attr @rip Q[56] -attr @name ID_EX_Rs1[4] -pin cpu|FU ID_EX_Rs1[4] -pin cpu|ID_EX Q[56]
load net cpu|p_1_in[0] -attr @rip Q[48] -attr @name p_1_in[0] -pin cpu|ID_EX D[53] -pin cpu|IF_ID Q[48] -pin cpu|RF_mod readreg1[1] -pin cpu|cont_mod inst[16] -pin cpu|immGen_mod IR[16] -pin cpu|leds_i I1[0]
load net cpu|MEM_WB_BranchAddOut[19] -attr @rip Q[51] -attr @name MEM_WB_BranchAddOut[19] -pin cpu|MEM_WB Q[51] -pin cpu|RF_write_src In4[19]
load net cpu|mem_out_final[10] -attr @rip out[10] -attr @name mem_out_final[10] -pin cpu|IF_ID_inst_MUX out[10] -pin cpu|decoder_c Inst_C[10] -pin cpu|inst_out_i I0[10]
load net cpu|ID_EX_RegR2[1] -attr @rip Q[95] -attr @name ID_EX_RegR2[1] -pin cpu|ALU_2nd_source_mod a[1] -pin cpu|EX_MEM D[78] -pin cpu|ID_EX Q[95]
load net cpu|EX_MEM_pc_adder_out[20] -attr @rip Q[20] -attr @name EX_MEM_pc_adder_out[20] -pin cpu|EX_MEM Q[20] -pin cpu|MEM_WB D[20]
load net cpu|pc_inc[4] -attr @rip O[4] -attr @name pc_inc[4] -pin cpu|pc_adder_4 x[31] -pin cpu|pc_adder_4 x[30] -pin cpu|pc_adder_4 x[29] -pin cpu|pc_adder_4 x[28] -pin cpu|pc_adder_4 x[27] -pin cpu|pc_adder_4 x[26] -pin cpu|pc_adder_4 x[25] -pin cpu|pc_adder_4 x[24] -pin cpu|pc_adder_4 x[23] -pin cpu|pc_adder_4 x[22] -pin cpu|pc_adder_4 x[21] -pin cpu|pc_adder_4 x[20] -pin cpu|pc_adder_4 x[19] -pin cpu|pc_adder_4 x[18] -pin cpu|pc_adder_4 x[17] -pin cpu|pc_adder_4 x[16] -pin cpu|pc_adder_4 x[15] -pin cpu|pc_adder_4 x[14] -pin cpu|pc_adder_4 x[13] -pin cpu|pc_adder_4 x[12] -pin cpu|pc_adder_4 x[11] -pin cpu|pc_adder_4 x[10] -pin cpu|pc_adder_4 x[9] -pin cpu|pc_adder_4 x[8] -pin cpu|pc_adder_4 x[7] -pin cpu|pc_adder_4 x[6] -pin cpu|pc_adder_4 x[5] -pin cpu|pc_adder_4 x[4] -pin cpu|pc_inc_i O[4]
load net cpu|inst_out[17] -attr @rip O[17] -attr @name inst_out[17] -pin cpu|IF_ID D[49] -pin cpu|inst_out_i O[17]
load net cpu|mem_out_final[24] -attr @rip out[24] -attr @name mem_out_final[24] -pin cpu|IF_ID_inst_MUX out[24] -pin cpu|inst_out_i I0[24]
load net cpu|MEM_WB_Imm[6] -attr @rip Q[70] -attr @name MEM_WB_Imm[6] -pin cpu|MEM_WB Q[70] -pin cpu|RF_write_src In3[6]
load net cpu|ALU_result[24] -attr @rip r[24] -attr @name ALU_result[24] -pin cpu|EX_MEM D[133] -pin cpu|alu_mod r[24]
load net cpu|MEM_WB_BranchAddOut[9] -attr @rip Q[41] -attr @name MEM_WB_BranchAddOut[9] -pin cpu|MEM_WB Q[41] -pin cpu|RF_write_src In4[9]
load net cpu|inst_out[20] -attr @rip O[20] -attr @name inst_out[20] -pin cpu|IF_ID D[52] -pin cpu|inst_out_i O[20]
load net cpu|pc_in[15] -attr @rip out[15] -attr @name pc_in[15] -pin cpu|next_pc_source out[15] -pin cpu|pc_mod in[15]
load net cpu|MEM_WB_mem_out[27] -attr @rip Q[160] -attr @name MEM_WB_mem_out[27] -pin cpu|MEM_WB Q[160] -pin cpu|RF_write_src In2[27]
load net cpu|cf -attr @rip 144 -attr @name cf -pin cpu|Branch_CU cf -pin cpu|EX_MEM D[144] -pin cpu|alu_mod cf
load net cpu|ALU_sel[2] -attr @rip ALU_sel[2] -attr @name ALU_sel[2] -pin cpu|alu_cont_mod ALU_sel[2] -pin cpu|alu_mod alufn[2] -pin cpu|leds_i I2[2]
load net cpu|MEM_WB_pc_adder_out[11] -attr @rip Q[11] -attr @name MEM_WB_pc_adder_out[11] -pin cpu|MEM_WB Q[11] -pin cpu|RF_write_src In5[11]
load net cpu|read_data2[16] -attr @rip readdata2[16] -attr @name read_data2[16] -pin cpu|ID_EX D[110] -pin cpu|RF_mod readdata2[16]
load net cpu|ALUin2[2] -attr @rip out[2] -attr @name ALUin2[2] -pin cpu|alu_mod b[2] -pin cpu|secondInALU out[2] -pin cpu|ssd_i I8[2]
load net cpu|MEM_WB_ALU_out[28] -attr @rip Q[129] -attr @name MEM_WB_ALU_out[28] -pin cpu|MEM_WB Q[129] -pin cpu|RF_write_src In1[28]
load net cpu|EX_MEM_pc_adder_out[2] -attr @rip Q[2] -attr @name EX_MEM_pc_adder_out[2] -pin cpu|EX_MEM Q[2] -pin cpu|MEM_WB D[2]
load net cpu|pc_adder_out[2] -attr @rip sum[2] -attr @name pc_adder_out[2] -pin cpu|IF_ID D[2] -pin cpu|next_pc_source in1[2] -pin cpu|pc_adder_4 sum[2] -pin cpu|ssd_i I1[2]
load net cpu|pc_out[28] -attr @rip out[28] -attr @name pc_out[28] -pin cpu|IF_ID D[92] -pin cpu|mem_MUX a[28] -pin cpu|memory_instance addr_inst[28] -pin cpu|next_pc_source in4[28] -pin cpu|pc_adder_4 y[28] -pin cpu|pc_mod out[28]
load net cpu|read_data2[0] -attr @rip readdata2[0] -attr @name read_data2[0] -pin cpu|ID_EX D[94] -pin cpu|RF_mod readdata2[0] -pin cpu|ssd_i I5[0]
load net cpu|ssd[2] -attr @rip O[2] -attr @name ssd[2] -hierPin cpu ssd[2] -pin cpu|ssd_i O[2]
load net cpu|imm_out[16] -attr @rip out[16] -attr @name imm_out[16] -pin cpu|ID_EX D[78] -pin cpu|immGen_mod out[16]
load net cpu|clk0 -attr @name clk0 -pin cpu|EX_MEM clk -pin cpu|IF_ID clk -pin cpu|RF_mod clk -pin cpu|clk0_i O -pin cpu|mem_MUX s
netloc cpu|clk0 1 3 13 920 708 NJ 708 NJ 708 NJ 708 NJ 708 2750 628 3030 758 3360J 778 NJ 778 4120J 758 NJ 758 NJ 758 5070J
load net cpu|ID_EX_opcode[3] -attr @rip Q[40] -attr @name ID_EX_opcode[3] -pin cpu|Branch_CU inst[3] -pin cpu|EX_MEM D[67] -pin cpu|ID_EX Q[40]
load net cpu|mem_out_final[7] -attr @rip out[7] -attr @name mem_out_final[7] -pin cpu|IF_ID_inst_MUX out[7] -pin cpu|decoder_c Inst_C[7] -pin cpu|inst_out_i I0[7]
load net cpu|ALU_result[17] -attr @rip r[17] -attr @name ALU_result[17] -pin cpu|EX_MEM D[126] -pin cpu|alu_mod r[17]
load net cpu|RF_ALU_out[23] -attr @rip out[23] -attr @name RF_ALU_out[23] -pin cpu|ALU_2nd_source_mod out[23] -pin cpu|secondInALU in1[23]
load net cpu|ID_EX_Rs1[3] -attr @rip Q[55] -attr @name ID_EX_Rs1[3] -pin cpu|FU ID_EX_Rs1[3] -pin cpu|ID_EX Q[55]
load net cpu|MEM_WB_mem_out[9] -attr @rip Q[142] -attr @name MEM_WB_mem_out[9] -pin cpu|MEM_WB Q[142] -pin cpu|RF_write_src In2[9]
load net cpu|EX_MEM_BranchAddOut[12] -attr @rip Q[157] -attr @name EX_MEM_BranchAddOut[12] -pin cpu|EX_MEM Q[157] -pin cpu|MEM_WB D[44]
load net cpu|read_data2[21] -attr @rip readdata2[21] -attr @name read_data2[21] -pin cpu|ID_EX D[115] -pin cpu|RF_mod readdata2[21]
load net cpu|ID_EX_RegR2[0] -attr @rip Q[94] -attr @name ID_EX_RegR2[0] -pin cpu|ALU_2nd_source_mod a[0] -pin cpu|EX_MEM D[77] -pin cpu|ID_EX Q[94]
load net cpu|pc_inc[3] -attr @rip O[3] -attr @name pc_inc[3] -pin cpu|pc_adder_4 x[3] -pin cpu|pc_inc_i O[3]
load net cpu|mem_out_final[23] -attr @rip out[23] -attr @name mem_out_final[23] -pin cpu|IF_ID_inst_MUX out[23] -pin cpu|inst_out_i I0[23]
load net cpu|ALU_result[23] -attr @rip r[23] -attr @name ALU_result[23] -pin cpu|EX_MEM D[132] -pin cpu|alu_mod r[23]
load net cpu|MEM_WB_Imm[7] -attr @rip Q[71] -attr @name MEM_WB_Imm[7] -pin cpu|MEM_WB Q[71] -pin cpu|RF_write_src In3[7]
load net cpu|EX_MEM_pc_adder_out[23] -attr @rip Q[23] -attr @name EX_MEM_pc_adder_out[23] -pin cpu|EX_MEM Q[23] -pin cpu|MEM_WB D[23]
load net cpu|EX_MEM_RegR2[29] -attr @rip Q[106] -attr @name EX_MEM_RegR2[29] -pin cpu|EX_MEM Q[106] -pin cpu|memory_instance data_in[29]
load net cpu|inst_out[21] -attr @rip O[21] -attr @name inst_out[21] -pin cpu|IF_ID D[53] -pin cpu|inst_out_i O[21]
load net cpu|pc_in[16] -attr @rip out[16] -attr @name pc_in[16] -pin cpu|next_pc_source out[16] -pin cpu|pc_mod in[16]
load net cpu|MEM_WB_mem_out[28] -attr @rip Q[161] -attr @name MEM_WB_mem_out[28] -pin cpu|MEM_WB Q[161] -pin cpu|RF_write_src In2[28]
load net cpu|read_data2[31] -attr @rip readdata2[31] -attr @name read_data2[31] -pin cpu|ID_EX D[125] -pin cpu|RF_mod readdata2[31]
load net cpu|ALU_sel[3] -attr @rip ALU_sel[3] -attr @name ALU_sel[3] -pin cpu|alu_cont_mod ALU_sel[3] -pin cpu|alu_mod alufn[3] -pin cpu|leds_i I2[3]
load net cpu|MEM_WB_pc_adder_out[12] -attr @rip Q[12] -attr @name MEM_WB_pc_adder_out[12] -pin cpu|MEM_WB Q[12] -pin cpu|RF_write_src In5[12]
load net cpu|read_data2[17] -attr @rip readdata2[17] -attr @name read_data2[17] -pin cpu|ID_EX D[111] -pin cpu|RF_mod readdata2[17]
load net cpu|ALUin2[3] -attr @rip out[3] -attr @name ALUin2[3] -pin cpu|alu_mod b[3] -pin cpu|secondInALU out[3] -pin cpu|ssd_i I8[3]
load net cpu|pc_out[27] -attr @rip out[27] -attr @name pc_out[27] -pin cpu|IF_ID D[91] -pin cpu|mem_MUX a[27] -pin cpu|memory_instance addr_inst[27] -pin cpu|next_pc_source in4[27] -pin cpu|pc_adder_4 y[27] -pin cpu|pc_mod out[27]
load net cpu|ssd[1] -attr @rip O[1] -attr @name ssd[1] -hierPin cpu ssd[1] -pin cpu|ssd_i O[1]
load net cpu|ALU_result[14] -attr @rip r[14] -attr @name ALU_result[14] -pin cpu|EX_MEM D[123] -pin cpu|alu_mod r[14]
load net cpu|MEM_WB_ALU_out[29] -attr @rip Q[130] -attr @name MEM_WB_ALU_out[29] -pin cpu|MEM_WB Q[130] -pin cpu|RF_write_src In1[29]
load net cpu|EX_MEM_pc_adder_out[3] -attr @rip Q[3] -attr @name EX_MEM_pc_adder_out[3] -pin cpu|EX_MEM Q[3] -pin cpu|MEM_WB D[3]
load net cpu|mem_out_final[11] -attr @rip out[11] -attr @name mem_out_final[11] -pin cpu|IF_ID_inst_MUX out[11] -pin cpu|decoder_c Inst_C[11] -pin cpu|inst_out_i I0[11]
load net cpu|pc_adder_out[3] -attr @rip sum[3] -attr @name pc_adder_out[3] -pin cpu|IF_ID D[3] -pin cpu|next_pc_source in1[3] -pin cpu|pc_adder_4 sum[3] -pin cpu|ssd_i I1[3]
load net cpu|EX_MEM_Imm[11] -attr @rip Q[43] -attr @name EX_MEM_Imm[11] -pin cpu|EX_MEM Q[43] -pin cpu|MEM_WB D[75]
load net cpu|read_data2[1] -attr @rip readdata2[1] -attr @name read_data2[1] -pin cpu|ID_EX D[95] -pin cpu|RF_mod readdata2[1] -pin cpu|ssd_i I5[1]
load net cpu|IF_ID_PC[30] -attr @rip Q[94] -attr @name IF_ID_PC[30] -pin cpu|ID_EX D[188] -pin cpu|IF_ID Q[94]
load net cpu|MEM_WB_Imm[0] -attr @rip Q[64] -attr @name MEM_WB_Imm[0] -pin cpu|MEM_WB Q[64] -pin cpu|RF_write_src In3[0]
load net cpu|imm_out[17] -attr @rip out[17] -attr @name imm_out[17] -pin cpu|ID_EX D[79] -pin cpu|immGen_mod out[17]
load net cpu|ID_EX_opcode[4] -attr @rip Q[41] -attr @name ID_EX_opcode[4] -pin cpu|Branch_CU inst[4] -pin cpu|EX_MEM D[68] -pin cpu|ID_EX Q[41]
load net cpu|MEM_WB_BranchAddOut[17] -attr @rip Q[49] -attr @name MEM_WB_BranchAddOut[17] -pin cpu|MEM_WB Q[49] -pin cpu|RF_write_src In4[17]
load net cpu|mem_out_final[8] -attr @rip out[8] -attr @name mem_out_final[8] -pin cpu|IF_ID_inst_MUX out[8] -pin cpu|decoder_c Inst_C[8] -pin cpu|inst_out_i I0[8]
load net cpu|read_data2[20] -attr @rip readdata2[20] -attr @name read_data2[20] -pin cpu|ID_EX D[114] -pin cpu|RF_mod readdata2[20]
load net cpu|RF_ALU_out[24] -attr @rip out[24] -attr @name RF_ALU_out[24] -pin cpu|ALU_2nd_source_mod out[24] -pin cpu|secondInALU in1[24]
load net cpu|EX_MEM_RegR2[24] -attr @rip Q[101] -attr @name EX_MEM_RegR2[24] -pin cpu|EX_MEM Q[101] -pin cpu|memory_instance data_in[24]
load net cpu|mem_out_final[22] -attr @rip out[22] -attr @name mem_out_final[22] -pin cpu|IF_ID_inst_MUX out[22] -pin cpu|inst_out_i I0[22]
load net cpu|p_1_in[2] -attr @rip Q[50] -attr @name p_1_in[2] -pin cpu|ID_EX D[55] -pin cpu|IF_ID Q[50] -pin cpu|RF_mod readreg1[3] -pin cpu|cont_mod inst[18] -pin cpu|immGen_mod IR[18] -pin cpu|leds_i I1[2]
load net cpu|EX_MEM_pc_adder_out[22] -attr @rip Q[22] -attr @name EX_MEM_pc_adder_out[22] -pin cpu|EX_MEM Q[22] -pin cpu|MEM_WB D[22]
load net cpu|MEM_WB_ALU_out[0] -attr @rip Q[101] -attr @name MEM_WB_ALU_out[0] -pin cpu|MEM_WB Q[101] -pin cpu|RF_write_src In1[0]
load net cpu|pc_in[13] -attr @rip out[13] -attr @name pc_in[13] -pin cpu|next_pc_source out[13] -pin cpu|pc_mod in[13]
load net cpu|ALUin2[28] -attr @rip out[28] -attr @name ALUin2[28] -pin cpu|alu_mod b[28] -pin cpu|secondInALU out[28]
load net cpu|ALU_result[26] -attr @rip r[26] -attr @name ALU_result[26] -pin cpu|EX_MEM D[135] -pin cpu|alu_mod r[26]
load net cpu|ALU_sel[0] -attr @rip ALU_sel[0] -attr @name ALU_sel[0] -pin cpu|alu_cont_mod ALU_sel[0] -pin cpu|alu_mod alufn[0] -pin cpu|leds_i I2[0]
load net cpu|MEM_WB_mem_out[29] -attr @rip Q[162] -attr @name MEM_WB_mem_out[29] -pin cpu|MEM_WB Q[162] -pin cpu|RF_write_src In2[29]
load net cpu|MEM_WB_ALU_out[26] -attr @rip Q[127] -attr @name MEM_WB_ALU_out[26] -pin cpu|MEM_WB Q[127] -pin cpu|RF_write_src In1[26]
load net cpu|EX_MEM_pc_adder_out[0] -attr @rip Q[0] -attr @name EX_MEM_pc_adder_out[0] -pin cpu|EX_MEM Q[0] -pin cpu|MEM_WB D[0]
load net cpu|pc_adder_out[0] -attr @rip sum[0] -attr @name pc_adder_out[0] -pin cpu|IF_ID D[0] -pin cpu|next_pc_source in1[0] -pin cpu|pc_adder_4 sum[0] -pin cpu|ssd_i I1[0]
load net clk -port clk -pin sd clk
netloc clk 1 0 2 -80J 1218 5880J
load net cpu|MEM_WB_pc_adder_out[13] -attr @rip Q[13] -attr @name MEM_WB_pc_adder_out[13] -pin cpu|MEM_WB Q[13] -pin cpu|RF_write_src In5[13]
load net cpu|pc_src[0] -attr @rip pc_sel[0] -attr @name pc_src[0] -pin cpu|Branch_CU pc_sel[0] -pin cpu|flush_wire_i S[0] -pin cpu|next_pc_source sel[0]
load net cpu|read_data2[18] -attr @rip readdata2[18] -attr @name read_data2[18] -pin cpu|ID_EX D[112] -pin cpu|RF_mod readdata2[18]
load net cpu|ssd[0] -attr @rip O[0] -attr @name ssd[0] -hierPin cpu ssd[0] -pin cpu|ssd_i O[0]
load net cpu|IF_ID_pc_adder_out[30] -attr @rip Q[30] -attr @name IF_ID_pc_adder_out[30] -pin cpu|ID_EX D[35] -pin cpu|IF_ID Q[30]
load net cpu|ALU_result[15] -attr @rip r[15] -attr @name ALU_result[15] -pin cpu|EX_MEM D[124] -pin cpu|alu_mod r[15]
load net cpu|mem_addr[30] -attr @rip out[30] -attr @name mem_addr[30] -pin cpu|mem_MUX out[30] -pin cpu|memory_instance addr[30]
load net cpu|mem_out_final[12] -attr @rip out[12] -attr @name mem_out_final[12] -pin cpu|IF_ID_inst_MUX out[12] -pin cpu|decoder_c Inst_C[12] -pin cpu|inst_out_i I0[12]
load net cpu|pc_out[11] -attr @rip out[11] -attr @name pc_out[11] -pin cpu|IF_ID D[75] -pin cpu|mem_MUX a[11] -pin cpu|memory_instance addr_inst[11] -pin cpu|next_pc_source in4[11] -pin cpu|pc_adder_4 y[11] -pin cpu|pc_mod out[11] -pin cpu|ssd_i I0[11]
load net cpu|ALUin2[10] -attr @rip out[10] -attr @name ALUin2[10] -pin cpu|alu_mod b[10] -pin cpu|secondInALU out[10] -pin cpu|ssd_i I8[10]
load net cpu|EX_MEM_Imm[12] -attr @rip Q[44] -attr @name EX_MEM_Imm[12] -pin cpu|EX_MEM Q[44] -pin cpu|MEM_WB D[76]
load net cpu|MEM_WB_Imm[1] -attr @rip Q[65] -attr @name MEM_WB_Imm[1] -pin cpu|MEM_WB Q[65] -pin cpu|RF_write_src In3[1]
load net cpu|ID_EX_RegR1[29] -attr @rip Q[155] -attr @name ID_EX_RegR1[29] -pin cpu|ID_EX Q[155] -pin cpu|firstInALU in1[29]
load net cpu|EX_MEM_RegR2[23] -attr @rip Q[100] -attr @name EX_MEM_RegR2[23] -pin cpu|EX_MEM Q[100] -pin cpu|memory_instance data_in[23]
load net cpu|MEM_WB_BranchAddOut[18] -attr @rip Q[50] -attr @name MEM_WB_BranchAddOut[18] -pin cpu|MEM_WB Q[50] -pin cpu|RF_write_src In4[18]
load net cpu|mem_out_final[21] -attr @rip out[21] -attr @name mem_out_final[21] -pin cpu|IF_ID_inst_MUX out[21] -pin cpu|inst_out_i I0[21]
load net cpu|mem_out_final[9] -attr @rip out[9] -attr @name mem_out_final[9] -pin cpu|IF_ID_inst_MUX out[9] -pin cpu|decoder_c Inst_C[9] -pin cpu|inst_out_i I0[9]
load net cpu|RF_ALU_out[25] -attr @rip out[25] -attr @name RF_ALU_out[25] -pin cpu|ALU_2nd_source_mod out[25] -pin cpu|secondInALU in1[25]
load net cpu|mem_out[20] -attr @rip data_out[20] -attr @name mem_out[20] -pin cpu|IF_ID_inst_MUX b[20] -pin cpu|MEM_WB D[153] -pin cpu|memory_instance data_out[20]
load net cpu|p_1_in[1] -attr @rip Q[49] -attr @name p_1_in[1] -pin cpu|ID_EX D[54] -pin cpu|IF_ID Q[49] -pin cpu|RF_mod readreg1[2] -pin cpu|cont_mod inst[17] -pin cpu|immGen_mod IR[17] -pin cpu|leds_i I1[1]
load net cpu|read_data2[23] -attr @rip readdata2[23] -attr @name read_data2[23] -pin cpu|ID_EX D[117] -pin cpu|RF_mod readdata2[23]
load net cpu|read_data2[11] -attr @rip readdata2[11] -attr @name read_data2[11] -pin cpu|ID_EX D[105] -pin cpu|RF_mod readdata2[11] -pin cpu|ssd_i I5[11]
load net cpu|read_data1[29] -attr @rip readdata1[29] -attr @name read_data1[29] -pin cpu|ID_EX D[155] -pin cpu|RF_mod readdata1[29]
load net cpu|MEM_WB_ALU_out[1] -attr @rip Q[102] -attr @name MEM_WB_ALU_out[1] -pin cpu|MEM_WB Q[102] -pin cpu|RF_write_src In1[1]
load net cpu|EX_MEM_Rd[2] -attr @rip Q[74] -attr @name EX_MEM_Rd[2] -pin cpu|EX_MEM Q[74] -pin cpu|MEM_WB D[98]
load net cpu|IF_ID_PC[21] -attr @rip Q[85] -attr @name IF_ID_PC[21] -pin cpu|ID_EX D[179] -pin cpu|IF_ID Q[85]
load net cpu|ALU_result[25] -attr @rip r[25] -attr @name ALU_result[25] -pin cpu|EX_MEM D[134] -pin cpu|alu_mod r[25]
load net cpu|pc_in[14] -attr @rip out[14] -attr @name pc_in[14] -pin cpu|next_pc_source out[14] -pin cpu|pc_mod in[14]
load net cpu|pc_out[21] -attr @rip out[21] -attr @name pc_out[21] -pin cpu|IF_ID D[85] -pin cpu|mem_MUX a[21] -pin cpu|memory_instance addr_inst[21] -pin cpu|next_pc_source in4[21] -pin cpu|pc_adder_4 y[21] -pin cpu|pc_mod out[21]
load net cpu|ALUin2[29] -attr @rip out[29] -attr @name ALUin2[29] -pin cpu|alu_mod b[29] -pin cpu|secondInALU out[29]
load net cpu|ID_EX_Imm[15] -attr @rip Q[77] -attr @name ID_EX_Imm[15] -pin cpu|ALU_2nd_source_mod b[15] -pin cpu|EX_MEM D[47] -pin cpu|ID_EX Q[77] -pin cpu|pc_adder_imm x[15]
load net cpu|ALU_sel[1] -attr @rip ALU_sel[1] -attr @name ALU_sel[1] -pin cpu|alu_cont_mod ALU_sel[1] -pin cpu|alu_mod alufn[1] -pin cpu|leds_i I2[1]
load net cpu|ALUin1[31] -attr @rip out[31] -attr @name ALUin1[31] -pin cpu|alu_mod a[31] -pin cpu|firstInALU out[31]
load net cpu|mem_out_final[2] -attr @rip out[2] -attr @name mem_out_final[2] -pin cpu|IF_ID_inst_MUX out[2] -pin cpu|decoder_c Inst_C[2] -pin cpu|inst_out_i I0[2]
load net cpu|EX_MEM_pc_adder_out[1] -attr @rip Q[1] -attr @name EX_MEM_pc_adder_out[1] -pin cpu|EX_MEM Q[1] -pin cpu|MEM_WB D[1]
load net cpu|MEM_WB_ALU_out[27] -attr @rip Q[128] -attr @name MEM_WB_ALU_out[27] -pin cpu|MEM_WB Q[128] -pin cpu|RF_write_src In1[27]
load net cpu|pc_adder_out[1] -attr @rip sum[1] -attr @name pc_adder_out[1] -pin cpu|IF_ID D[1] -pin cpu|next_pc_source in1[1] -pin cpu|pc_adder_4 sum[1] -pin cpu|ssd_i I1[1]
load net cpu|MEM_WB_pc_adder_out[14] -attr @rip Q[14] -attr @name MEM_WB_pc_adder_out[14] -pin cpu|MEM_WB Q[14] -pin cpu|RF_write_src In5[14]
load net cpu|pc_src[1] -attr @rip pc_sel[1] -attr @name pc_src[1] -pin cpu|Branch_CU pc_sel[1] -pin cpu|flush_wire_i S[1] -pin cpu|next_pc_source sel[1]
load net cpu|pc_out[10] -attr @rip out[10] -attr @name pc_out[10] -pin cpu|IF_ID D[74] -pin cpu|mem_MUX a[10] -pin cpu|memory_instance addr_inst[10] -pin cpu|next_pc_source in4[10] -pin cpu|pc_adder_4 y[10] -pin cpu|pc_mod out[10] -pin cpu|ssd_i I0[10]
load net cpu|IF_ID_pc_adder_out[31] -attr @rip Q[31] -attr @name IF_ID_pc_adder_out[31] -pin cpu|ID_EX D[36] -pin cpu|IF_ID Q[31]
load net cpu|ID_EX_RegR1[28] -attr @rip Q[154] -attr @name ID_EX_RegR1[28] -pin cpu|ID_EX Q[154] -pin cpu|firstInALU in1[28]
load net cpu|mem_addr[31] -attr @rip out[31] -attr @name mem_addr[31] -pin cpu|mem_MUX out[31] -pin cpu|memory_instance addr[31]
load net cpu|mem_out_final[13] -attr @rip out[13] -attr @name mem_out_final[13] -pin cpu|IF_ID_inst_MUX out[13] -pin cpu|decoder_c Inst_C[13] -pin cpu|inst_out_i I0[13]
load net cpu|mem_out_final[20] -attr @rip out[20] -attr @name mem_out_final[20] -pin cpu|IF_ID_inst_MUX out[20] -pin cpu|inst_out_i I0[20]
load net cpu|MEM_WB_Imm[2] -attr @rip Q[66] -attr @name MEM_WB_Imm[2] -pin cpu|MEM_WB Q[66] -pin cpu|RF_write_src In3[2]
load net cpu|read_data2[22] -attr @rip readdata2[22] -attr @name read_data2[22] -pin cpu|ID_EX D[116] -pin cpu|RF_mod readdata2[22]
load net cpu|RF_ALU_out[26] -attr @rip out[26] -attr @name RF_ALU_out[26] -pin cpu|ALU_2nd_source_mod out[26] -pin cpu|secondInALU in1[26]
load net cpu|pc_in[11] -attr @rip out[11] -attr @name pc_in[11] -pin cpu|next_pc_source out[11] -pin cpu|pc_mod in[11] -pin cpu|ssd_i I3[11]
load net cpu|EX_MEM_RegR2[26] -attr @rip Q[103] -attr @name EX_MEM_RegR2[26] -pin cpu|EX_MEM Q[103] -pin cpu|memory_instance data_in[26]
load net cpu|EX_MEM_Rd[1] -attr @rip Q[73] -attr @name EX_MEM_Rd[1] -pin cpu|EX_MEM Q[73] -pin cpu|MEM_WB D[97]
load net cpu|IF_ID_PC[20] -attr @rip Q[84] -attr @name IF_ID_PC[20] -pin cpu|ID_EX D[178] -pin cpu|IF_ID Q[84]
load net cpu|p_1_in[4] -attr @rip Q[52] -attr @name p_1_in[4] -pin cpu|ID_EX D[47] -pin cpu|ID_EX D[0] -pin cpu|IF_ID Q[52] -pin cpu|RF_mod readreg2[0] -pin cpu|cont_mod inst[20] -pin cpu|immGen_mod IR[20] -pin cpu|leds_i I1[4]
load net cpu|read_data2[12] -attr @rip readdata2[12] -attr @name read_data2[12] -pin cpu|ID_EX D[106] -pin cpu|RF_mod readdata2[12] -pin cpu|ssd_i I5[12]
load net cpu|MEM_WB_Imm[21] -attr @rip Q[85] -attr @name MEM_WB_Imm[21] -pin cpu|MEM_WB Q[85] -pin cpu|RF_write_src In3[21]
load net cpu|pc_out[22] -attr @rip out[22] -attr @name pc_out[22] -pin cpu|IF_ID D[86] -pin cpu|mem_MUX a[22] -pin cpu|memory_instance addr_inst[22] -pin cpu|next_pc_source in4[22] -pin cpu|pc_adder_4 y[22] -pin cpu|pc_mod out[22]
load net cpu|ID_EX_PC[8] -attr @rip Q[166] -attr @name ID_EX_PC[8] -pin cpu|ID_EX Q[166] -pin cpu|pc_adder_imm y[8]
load net cpu|MEM_WB_ALU_out[24] -attr @rip Q[125] -attr @name MEM_WB_ALU_out[24] -pin cpu|MEM_WB Q[125] -pin cpu|RF_write_src In1[24]
load net cpu|ID_EX_Imm[16] -attr @rip Q[78] -attr @name ID_EX_Imm[16] -pin cpu|ALU_2nd_source_mod b[16] -pin cpu|EX_MEM D[48] -pin cpu|ID_EX Q[78] -pin cpu|pc_adder_imm x[16]
load net cpu|memToReg[0] -attr @rip memToReg[0] -attr @name memToReg[0] -pin cpu|cont_mod memToReg[0] -pin cpu|flush_mux a[6] -pin cpu|leds_i I2[13]
load net cpu|read_data2[30] -attr @rip readdata2[30] -attr @name read_data2[30] -pin cpu|ID_EX D[124] -pin cpu|RF_mod readdata2[30]
load net cpu|ALUin1[30] -attr @rip out[30] -attr @name ALUin1[30] -pin cpu|alu_mod a[30] -pin cpu|firstInALU out[30]
load net cpu|ALU_result[28] -attr @rip r[28] -attr @name ALU_result[28] -pin cpu|EX_MEM D[137] -pin cpu|alu_mod r[28]
load net cpu|ALUin1[8] -attr @rip out[8] -attr @name ALUin1[8] -pin cpu|alu_mod a[8] -pin cpu|firstInALU out[8]
load net cpu|MEM_WB_BranchAddOut[29] -attr @rip Q[61] -attr @name MEM_WB_BranchAddOut[29] -pin cpu|MEM_WB Q[61] -pin cpu|RF_write_src In4[29]
load net cpu|mem_out_final[3] -attr @rip out[3] -attr @name mem_out_final[3] -pin cpu|IF_ID_inst_MUX out[3] -pin cpu|decoder_c Inst_C[3] -pin cpu|inst_out_i I0[3]
load net cpu|vf -attr @rip 142 -attr @name vf -pin cpu|Branch_CU vf -pin cpu|EX_MEM D[142] -pin cpu|alu_mod vf
load net cpu|EX_MEM_Imm[10] -attr @rip Q[42] -attr @name EX_MEM_Imm[10] -pin cpu|EX_MEM Q[42] -pin cpu|MEM_WB D[74]
load net cpu|ID_EX_RegR1[27] -attr @rip Q[153] -attr @name ID_EX_RegR1[27] -pin cpu|ID_EX Q[153] -pin cpu|firstInALU in1[27]
load net cpu|ID_EX_pc_adder_out[28] -attr @rip Q[33] -attr @name ID_EX_pc_adder_out[28] -pin cpu|EX_MEM D[28] -pin cpu|ID_EX Q[33]
load net cpu|MEM_WB_mem_out[22] -attr @rip Q[155] -attr @name MEM_WB_mem_out[22] -pin cpu|MEM_WB Q[155] -pin cpu|RF_write_src In2[22]
load net cpu|flush_wire[0] -attr @rip O[0] -attr @name flush_wire[0] -pin cpu|IF_ID_inst_MUX s -pin cpu|flush_wire_i O[0]
netloc cpu|flush_wire[0] 1 12 1 4040
load net cpu|inst_out[12] -attr @rip O[12] -attr @name inst_out[12] -pin cpu|IF_ID D[44] -pin cpu|inst_out_i O[12]
load net cpu|mem_out_final[14] -attr @rip out[14] -attr @name mem_out_final[14] -pin cpu|IF_ID_inst_MUX out[14] -pin cpu|decoder_c Inst_C[14] -pin cpu|inst_out_i I0[14]
load net cpu|ssd[6] -attr @rip O[6] -attr @name ssd[6] -hierPin cpu ssd[6] -pin cpu|ssd_i O[6]
load net cpu|MEM_WB_Imm[3] -attr @rip Q[67] -attr @name MEM_WB_Imm[3] -pin cpu|MEM_WB Q[67] -pin cpu|RF_write_src In3[3]
load net cpu|leds[1] -attr @rip O[1] -attr @name leds[1] -hierPin cpu leds[1] -pin cpu|leds_i O[1]
load net cpu|EX_MEM_RegR2[25] -attr @rip Q[102] -attr @name EX_MEM_RegR2[25] -pin cpu|EX_MEM Q[102] -pin cpu|memory_instance data_in[25]
load net cpu|MEM_WB_ALU_out[10] -attr @rip Q[111] -attr @name MEM_WB_ALU_out[10] -pin cpu|MEM_WB Q[111] -pin cpu|RF_write_src In1[10]
load net cpu|p_1_in[3] -attr @rip Q[51] -attr @name p_1_in[3] -pin cpu|ID_EX D[56] -pin cpu|IF_ID Q[51] -pin cpu|RF_mod readreg1[4] -pin cpu|cont_mod inst[19] -pin cpu|immGen_mod IR[19] -pin cpu|leds_i I1[3]
load net cpu|pc_in[12] -attr @rip out[12] -attr @name pc_in[12] -pin cpu|next_pc_source out[12] -pin cpu|pc_mod in[12] -pin cpu|ssd_i I3[12]
load net cpu|read_data2[25] -attr @rip readdata2[25] -attr @name read_data2[25] -pin cpu|ID_EX D[119] -pin cpu|RF_mod readdata2[25]
load net cpu|MEM_WB_Imm[20] -attr @rip Q[84] -attr @name MEM_WB_Imm[20] -pin cpu|MEM_WB Q[84] -pin cpu|RF_write_src In3[20]
load net cpu|read_data2[13] -attr @rip readdata2[13] -attr @name read_data2[13] -pin cpu|ID_EX D[107] -pin cpu|RF_mod readdata2[13]
load net cpu|p_1_in[10] -attr @rip Q[58] -attr @name p_1_in[10] -pin cpu|IF_ID Q[58] -pin cpu|cont_mod inst[26] -pin cpu|immGen_mod IR[26] -pin cpu|leds_i I1[10]
load net cpu|ALUin1[7] -attr @rip out[7] -attr @name ALUin1[7] -pin cpu|alu_mod a[7] -pin cpu|firstInALU out[7]
load net cpu|EX_MEM_Imm[21] -attr @rip Q[53] -attr @name EX_MEM_Imm[21] -pin cpu|EX_MEM Q[53] -pin cpu|MEM_WB D[85]
load net cpu|EX_MEM_Rd[4] -attr @rip Q[76] -attr @name EX_MEM_Rd[4] -pin cpu|EX_MEM Q[76] -pin cpu|MEM_WB D[100]
load net cpu|ALU_result[27] -attr @rip r[27] -attr @name ALU_result[27] -pin cpu|EX_MEM D[136] -pin cpu|alu_mod r[27]
load net cpu|pc_out[23] -attr @rip out[23] -attr @name pc_out[23] -pin cpu|IF_ID D[87] -pin cpu|mem_MUX a[23] -pin cpu|memory_instance addr_inst[23] -pin cpu|next_pc_source in4[23] -pin cpu|pc_adder_4 y[23] -pin cpu|pc_mod out[23]
load net cpu|ID_EX_PC[9] -attr @rip Q[167] -attr @name ID_EX_PC[9] -pin cpu|ID_EX Q[167] -pin cpu|pc_adder_imm y[9]
load net cpu|MEM_WB_BranchAddOut[28] -attr @rip Q[60] -attr @name MEM_WB_BranchAddOut[28] -pin cpu|MEM_WB Q[60] -pin cpu|RF_write_src In4[28]
load net cpu|MEM_WB_ALU_out[25] -attr @rip Q[126] -attr @name MEM_WB_ALU_out[25] -pin cpu|MEM_WB Q[126] -pin cpu|RF_write_src In1[25]
load net cpu|ID_EX_Imm[17] -attr @rip Q[79] -attr @name ID_EX_Imm[17] -pin cpu|ALU_2nd_source_mod b[17] -pin cpu|EX_MEM D[49] -pin cpu|ID_EX Q[79] -pin cpu|pc_adder_imm x[17]
load net cpu|mem_addr[9] -attr @rip out[9] -attr @name mem_addr[9] -pin cpu|mem_MUX out[9] -pin cpu|memory_instance addr[9]
load net cpu|mem_out_final[4] -attr @rip out[4] -attr @name mem_out_final[4] -pin cpu|IF_ID_inst_MUX out[4] -pin cpu|decoder_c Inst_C[4] -pin cpu|inst_out_i I0[4]
load net cpu|ID_EX_RegR1[26] -attr @rip Q[152] -attr @name ID_EX_RegR1[26] -pin cpu|ID_EX Q[152] -pin cpu|firstInALU in1[26]
load net cpu|MEM_WB_mem_out[21] -attr @rip Q[154] -attr @name MEM_WB_mem_out[21] -pin cpu|MEM_WB Q[154] -pin cpu|RF_write_src In2[21]
load net cpu|inst_out[11] -attr @rip O[11] -attr @name inst_out[11] -pin cpu|IF_ID D[43] -pin cpu|inst_out_i O[11]
load net cpu|ID_EX_pc_adder_out[29] -attr @rip Q[34] -attr @name ID_EX_pc_adder_out[29] -pin cpu|EX_MEM D[29] -pin cpu|ID_EX Q[34]
load net cpu|MEM_WB_mem_out[0] -attr @rip Q[133] -attr @name MEM_WB_mem_out[0] -pin cpu|MEM_WB Q[133] -pin cpu|RF_write_src In2[0]
load net cpu|ID_EX_shamt[3] -attr @rip Q[3] -attr @name ID_EX_shamt[3] -pin cpu|ID_EX Q[3] -pin cpu|alu_mod shamt[3]
load net cpu|ssd[5] -attr @rip O[5] -attr @name ssd[5] -hierPin cpu ssd[5] -pin cpu|ssd_i O[5]
load net cpu|ALU_result[18] -attr @rip r[18] -attr @name ALU_result[18] -pin cpu|EX_MEM D[127] -pin cpu|alu_mod r[18]
load net cpu|mem_out_final[15] -attr @rip out[15] -attr @name mem_out_final[15] -pin cpu|IF_ID_inst_MUX out[15] -pin cpu|decoder_c Inst_C[15] -pin cpu|inst_out_i I0[15]
load net cpu|inst_decompressed[20] -attr @rip inst[20] -attr @name inst_decompressed[20] -pin cpu|decoder_c inst[20] -pin cpu|inst_out_i I1[20]
load net cpu|leds[2] -attr @rip O[2] -attr @name leds[2] -hierPin cpu leds[2] -pin cpu|leds_i O[2]
load net cpu|IF_ID_PC[26] -attr @rip Q[90] -attr @name IF_ID_PC[26] -pin cpu|ID_EX D[184] -pin cpu|IF_ID Q[90]
load net cpu|read_data2[24] -attr @rip readdata2[24] -attr @name read_data2[24] -pin cpu|ID_EX D[118] -pin cpu|RF_mod readdata2[24]
load net cpu|ID_EX_PC[6] -attr @rip Q[164] -attr @name ID_EX_PC[6] -pin cpu|ID_EX Q[164] -pin cpu|pc_adder_imm y[6]
load net cpu|IF_ID_pc_adder_out[23] -attr @rip Q[23] -attr @name IF_ID_pc_adder_out[23] -pin cpu|ID_EX D[28] -pin cpu|IF_ID Q[23]
load net cpu|MEM_WB_ALU_out[22] -attr @rip Q[123] -attr @name MEM_WB_ALU_out[22] -pin cpu|MEM_WB Q[123] -pin cpu|RF_write_src In1[22]
load net cpu|EX_MEM_Imm[20] -attr @rip Q[52] -attr @name EX_MEM_Imm[20] -pin cpu|EX_MEM Q[52] -pin cpu|MEM_WB D[84]
load net cpu|EX_MEM_Rd[3] -attr @rip Q[75] -attr @name EX_MEM_Rd[3] -pin cpu|EX_MEM Q[75] -pin cpu|MEM_WB D[99]
load net cpu|p_1_in[6] -attr @rip Q[54] -attr @name p_1_in[6] -pin cpu|ID_EX D[49] -pin cpu|ID_EX D[2] -pin cpu|IF_ID Q[54] -pin cpu|RF_mod readreg2[2] -pin cpu|cont_mod inst[22] -pin cpu|immGen_mod IR[22] -pin cpu|leds_i I1[6]
load net cpu|read_data2[14] -attr @rip readdata2[14] -attr @name read_data2[14] -pin cpu|ID_EX D[108] -pin cpu|RF_mod readdata2[14]
load net cpu|MEM_WB_BranchAddOut[27] -attr @rip Q[59] -attr @name MEM_WB_BranchAddOut[27] -pin cpu|MEM_WB Q[59] -pin cpu|RF_write_src In4[27]
load net cpu|mem_addr[8] -attr @rip out[8] -attr @name mem_addr[8] -pin cpu|mem_MUX out[8] -pin cpu|memory_instance addr[8]
load net cpu|p_1_in[11] -attr @rip Q[59] -attr @name p_1_in[11] -pin cpu|IF_ID Q[59] -pin cpu|cont_mod inst[27] -pin cpu|immGen_mod IR[27] -pin cpu|leds_i I1[11]
load net cpu|MEM_WB_Imm[23] -attr @rip Q[87] -attr @name MEM_WB_Imm[23] -pin cpu|MEM_WB Q[87] -pin cpu|RF_write_src In3[23]
load net cpu|pc_out[24] -attr @rip out[24] -attr @name pc_out[24] -pin cpu|IF_ID D[88] -pin cpu|mem_MUX a[24] -pin cpu|memory_instance addr_inst[24] -pin cpu|next_pc_source in4[24] -pin cpu|pc_adder_4 y[24] -pin cpu|pc_mod out[24]
load net cpu|ID_EX_Imm[18] -attr @rip Q[80] -attr @name ID_EX_Imm[18] -pin cpu|ALU_2nd_source_mod b[18] -pin cpu|EX_MEM D[50] -pin cpu|ID_EX Q[80] -pin cpu|pc_adder_imm x[18]
load net cpu|MEM_WB_mem_out[20] -attr @rip Q[153] -attr @name MEM_WB_mem_out[20] -pin cpu|MEM_WB Q[153] -pin cpu|RF_write_src In2[20]
load net cpu|ID_EX_pc_adder_out[26] -attr @rip Q[31] -attr @name ID_EX_pc_adder_out[26] -pin cpu|EX_MEM D[26] -pin cpu|ID_EX Q[31]
load net cpu|ID_EX_Imm[6] -attr @rip Q[68] -attr @name ID_EX_Imm[6] -pin cpu|ALU_2nd_source_mod b[6] -pin cpu|EX_MEM D[38] -pin cpu|ID_EX Q[68] -pin cpu|pc_adder_imm x[6]
load net cpu|inst_out[10] -attr @rip O[10] -attr @name inst_out[10] -pin cpu|IF_ID D[42] -pin cpu|inst_out_i O[10]
load net cpu|mem_out_final[5] -attr @rip out[5] -attr @name mem_out_final[5] -pin cpu|IF_ID_inst_MUX out[5] -pin cpu|decoder_c Inst_C[5] -pin cpu|inst_out_i I0[5]
load netBundle @cpu|forwardB 2 cpu|forwardB[1] cpu|forwardB[0] -autobundled
netbloc @cpu|forwardB 1 6 1 1950
load netBundle @cpu|JALR_PC 32 cpu|JALR_PC[31] cpu|JALR_PC[30] cpu|JALR_PC[29] cpu|JALR_PC[28] cpu|JALR_PC[27] cpu|JALR_PC[26] cpu|JALR_PC[25] cpu|JALR_PC[24] cpu|JALR_PC[23] cpu|JALR_PC[22] cpu|JALR_PC[21] cpu|JALR_PC[20] cpu|JALR_PC[19] cpu|JALR_PC[18] cpu|JALR_PC[17] cpu|JALR_PC[16] cpu|JALR_PC[15] cpu|JALR_PC[14] cpu|JALR_PC[13] cpu|JALR_PC[12] cpu|JALR_PC[11] cpu|JALR_PC[10] cpu|JALR_PC[9] cpu|JALR_PC[8] cpu|JALR_PC[7] cpu|JALR_PC[6] cpu|JALR_PC[5] cpu|JALR_PC[4] cpu|JALR_PC[3] cpu|JALR_PC[2] cpu|JALR_PC[1] cpu|JALR_PC[0] -autobundled
netbloc @cpu|JALR_PC 1 13 1 4440J
load netBundle @cpu|memToReg 3 cpu|memToReg[2] cpu|memToReg[1] cpu|memToReg[0] -autobundled
netbloc @cpu|memToReg 1 3 14 960 268 NJ 268 NJ 268 NJ 268 2350J 68 NJ 68 NJ 68 NJ 68 NJ 68 NJ 68 NJ 68 NJ 68 NJ 68 5370
load netBundle @cpu|RF_ALU_out 32 cpu|RF_ALU_out[31] cpu|RF_ALU_out[30] cpu|RF_ALU_out[29] cpu|RF_ALU_out[28] cpu|RF_ALU_out[27] cpu|RF_ALU_out[26] cpu|RF_ALU_out[25] cpu|RF_ALU_out[24] cpu|RF_ALU_out[23] cpu|RF_ALU_out[22] cpu|RF_ALU_out[21] cpu|RF_ALU_out[20] cpu|RF_ALU_out[19] cpu|RF_ALU_out[18] cpu|RF_ALU_out[17] cpu|RF_ALU_out[16] cpu|RF_ALU_out[15] cpu|RF_ALU_out[14] cpu|RF_ALU_out[13] cpu|RF_ALU_out[12] cpu|RF_ALU_out[11] cpu|RF_ALU_out[10] cpu|RF_ALU_out[9] cpu|RF_ALU_out[8] cpu|RF_ALU_out[7] cpu|RF_ALU_out[6] cpu|RF_ALU_out[5] cpu|RF_ALU_out[4] cpu|RF_ALU_out[3] cpu|RF_ALU_out[2] cpu|RF_ALU_out[1] cpu|RF_ALU_out[0] -autobundled
netbloc @cpu|RF_ALU_out 1 6 1 1850
load netBundle @cpu|cf,cpu|zf,cpu|vf,cpu|sf 4 cpu|cf cpu|zf cpu|vf cpu|sf -autobundled
netbloc @cpu|cf,cpu|zf,cpu|vf,cpu|sf 1 8 9 2650 228 NJ 228 3400 128 NJ 128 NJ 128 NJ 128 NJ 128 NJ 128 5490
load netBundle @cpu|ID_EX_PC,cpu|ID_EX_RegR1 200 cpu|ID_EX_Ctrl[9] cpu|ID_EX_Ctrl[8] cpu|ID_EX_Ctrl[7] cpu|ID_EX_Ctrl[6] cpu|ID_EX_Ctrl[5] cpu|ID_EX_Ctrl[4] cpu|ID_EX_Ctrl[3] cpu|ID_EX_Ctrl[2] cpu|ID_EX_Ctrl[1] cpu|ID_EX_Ctrl[0] cpu|ID_EX_PC[31] cpu|ID_EX_PC[30] cpu|ID_EX_PC[29] cpu|ID_EX_PC[28] cpu|ID_EX_PC[27] cpu|ID_EX_PC[26] cpu|ID_EX_PC[25] cpu|ID_EX_PC[24] cpu|ID_EX_PC[23] cpu|ID_EX_PC[22] cpu|ID_EX_PC[21] cpu|ID_EX_PC[20] cpu|ID_EX_PC[19] cpu|ID_EX_PC[18] cpu|ID_EX_PC[17] cpu|ID_EX_PC[16] cpu|ID_EX_PC[15] cpu|ID_EX_PC[14] cpu|ID_EX_PC[13] cpu|ID_EX_PC[12] cpu|ID_EX_PC[11] cpu|ID_EX_PC[10] cpu|ID_EX_PC[9] cpu|ID_EX_PC[8] cpu|ID_EX_PC[7] cpu|ID_EX_PC[6] cpu|ID_EX_PC[5] cpu|ID_EX_PC[4] cpu|ID_EX_PC[3] cpu|ID_EX_PC[2] cpu|ID_EX_PC[1] cpu|ID_EX_PC[0] cpu|ID_EX_RegR1[31] cpu|ID_EX_RegR1[30] cpu|ID_EX_RegR1[29] cpu|ID_EX_RegR1[28] cpu|ID_EX_RegR1[27] cpu|ID_EX_RegR1[26] cpu|ID_EX_RegR1[25] cpu|ID_EX_RegR1[24] cpu|ID_EX_RegR1[23] cpu|ID_EX_RegR1[22] cpu|ID_EX_RegR1[21] cpu|ID_EX_RegR1[20] cpu|ID_EX_RegR1[19] cpu|ID_EX_RegR1[18] cpu|ID_EX_RegR1[17] cpu|ID_EX_RegR1[16] cpu|ID_EX_RegR1[15] cpu|ID_EX_RegR1[14] cpu|ID_EX_RegR1[13] cpu|ID_EX_RegR1[12] cpu|ID_EX_RegR1[11] cpu|ID_EX_RegR1[10] cpu|ID_EX_RegR1[9] cpu|ID_EX_RegR1[8] cpu|ID_EX_RegR1[7] cpu|ID_EX_RegR1[6] cpu|ID_EX_RegR1[5] cpu|ID_EX_RegR1[4] cpu|ID_EX_RegR1[3] cpu|ID_EX_RegR1[2] cpu|ID_EX_RegR1[1] cpu|ID_EX_RegR1[0] cpu|ID_EX_RegR2[31] cpu|ID_EX_RegR2[30] cpu|ID_EX_RegR2[29] cpu|ID_EX_RegR2[28] cpu|ID_EX_RegR2[27] cpu|ID_EX_RegR2[26] cpu|ID_EX_RegR2[25] cpu|ID_EX_RegR2[24] cpu|ID_EX_RegR2[23] cpu|ID_EX_RegR2[22] cpu|ID_EX_RegR2[21] cpu|ID_EX_RegR2[20] cpu|ID_EX_RegR2[19] cpu|ID_EX_RegR2[18] cpu|ID_EX_RegR2[17] cpu|ID_EX_RegR2[16] cpu|ID_EX_RegR2[15] cpu|ID_EX_RegR2[14] cpu|ID_EX_RegR2[13] cpu|ID_EX_RegR2[12] cpu|ID_EX_RegR2[11] cpu|ID_EX_RegR2[10] cpu|ID_EX_RegR2[9] cpu|ID_EX_RegR2[8] cpu|ID_EX_RegR2[7] cpu|ID_EX_RegR2[6] cpu|ID_EX_RegR2[5] cpu|ID_EX_RegR2[4] cpu|ID_EX_RegR2[3] cpu|ID_EX_RegR2[2] cpu|ID_EX_RegR2[1] cpu|ID_EX_RegR2[0] cpu|ID_EX_Imm[31] cpu|ID_EX_Imm[30] cpu|ID_EX_Imm[29] cpu|ID_EX_Imm[28] cpu|ID_EX_Imm[27] cpu|ID_EX_Imm[26] cpu|ID_EX_Imm[25] cpu|ID_EX_Imm[24] cpu|ID_EX_Imm[23] cpu|ID_EX_Imm[22] cpu|ID_EX_Imm[21] cpu|ID_EX_Imm[20] cpu|ID_EX_Imm[19] cpu|ID_EX_Imm[18] cpu|ID_EX_Imm[17] cpu|ID_EX_Imm[16] cpu|ID_EX_Imm[15] cpu|ID_EX_Imm[14] cpu|ID_EX_Imm[13] cpu|ID_EX_Imm[12] cpu|ID_EX_Imm[11] cpu|ID_EX_Imm[10] cpu|ID_EX_Imm[9] cpu|ID_EX_Imm[8] cpu|ID_EX_Imm[7] cpu|ID_EX_Imm[6] cpu|ID_EX_Imm[5] cpu|ID_EX_Imm[4] cpu|ID_EX_Imm[3] cpu|ID_EX_Imm[2] cpu|ID_EX_Imm[1] cpu|ID_EX_Imm[0] cpu|ID_EX_Func[4] cpu|ID_EX_Func[3] cpu|ID_EX_Func[2] cpu|ID_EX_Func[1] cpu|ID_EX_Func[0] cpu|ID_EX_Rs1[4] cpu|ID_EX_Rs1[3] cpu|ID_EX_Rs1[2] cpu|ID_EX_Rs1[1] cpu|ID_EX_Rs1[0] cpu|ID_EX_Rs2[4] cpu|ID_EX_Rs2[3] cpu|ID_EX_Rs2[2] cpu|ID_EX_Rs2[1] cpu|ID_EX_Rs2[0] cpu|ID_EX_Rd[4] cpu|ID_EX_Rd[3] cpu|ID_EX_Rd[2] cpu|ID_EX_Rd[1] cpu|ID_EX_Rd[0] cpu|ID_EX_opcode[4] cpu|ID_EX_opcode[3] cpu|ID_EX_opcode[2] cpu|ID_EX_opcode[1] cpu|ID_EX_opcode[0] cpu|ID_EX_pc_adder_out[31] cpu|ID_EX_pc_adder_out[30] cpu|ID_EX_pc_adder_out[29] cpu|ID_EX_pc_adder_out[28] cpu|ID_EX_pc_adder_out[27] cpu|ID_EX_pc_adder_out[26] cpu|ID_EX_pc_adder_out[25] cpu|ID_EX_pc_adder_out[24] cpu|ID_EX_pc_adder_out[23] cpu|ID_EX_pc_adder_out[22] cpu|ID_EX_pc_adder_out[21] cpu|ID_EX_pc_adder_out[20] cpu|ID_EX_pc_adder_out[19] cpu|ID_EX_pc_adder_out[18] cpu|ID_EX_pc_adder_out[17] cpu|ID_EX_pc_adder_out[16] cpu|ID_EX_pc_adder_out[15] cpu|ID_EX_pc_adder_out[14] cpu|ID_EX_pc_adder_out[13] cpu|ID_EX_pc_adder_out[12] cpu|ID_EX_pc_adder_out[11] cpu|ID_EX_pc_adder_out[10] cpu|ID_EX_pc_adder_out[9] cpu|ID_EX_pc_adder_out[8] cpu|ID_EX_pc_adder_out[7] cpu|ID_EX_pc_adder_out[6] cpu|ID_EX_pc_adder_out[5] cpu|ID_EX_pc_adder_out[4] cpu|ID_EX_pc_adder_out[3] cpu|ID_EX_pc_adder_out[2] cpu|ID_EX_pc_adder_out[1] cpu|ID_EX_pc_adder_out[0] cpu|ID_EX_shamt[4] cpu|ID_EX_shamt[3] cpu|ID_EX_shamt[2] cpu|ID_EX_shamt[1] cpu|ID_EX_shamt[0] -autobundled
netbloc @cpu|ID_EX_PC,cpu|ID_EX_RegR1 1 5 6 1560 728 1990 588 2410 588 2690 248 NJ 248 3280J
load netBundle @cpu|EX_MEM_BranchAddOut 174 cpu|EX_MEM_Ctrl[6] cpu|EX_MEM_Ctrl[5] cpu|EX_MEM_Ctrl[4] cpu|EX_MEM_Ctrl[3] cpu|EX_MEM_Ctrl[1] cpu|EX_MEM_Ctrl[0] cpu|EX_MEM_BranchAddOut[31] cpu|EX_MEM_BranchAddOut[30] cpu|EX_MEM_BranchAddOut[29] cpu|EX_MEM_BranchAddOut[28] cpu|EX_MEM_BranchAddOut[27] cpu|EX_MEM_BranchAddOut[26] cpu|EX_MEM_BranchAddOut[25] cpu|EX_MEM_BranchAddOut[24] cpu|EX_MEM_BranchAddOut[23] cpu|EX_MEM_BranchAddOut[22] cpu|EX_MEM_BranchAddOut[21] cpu|EX_MEM_BranchAddOut[20] cpu|EX_MEM_BranchAddOut[19] cpu|EX_MEM_BranchAddOut[18] cpu|EX_MEM_BranchAddOut[17] cpu|EX_MEM_BranchAddOut[16] cpu|EX_MEM_BranchAddOut[15] cpu|EX_MEM_BranchAddOut[14] cpu|EX_MEM_BranchAddOut[13] cpu|EX_MEM_BranchAddOut[12] cpu|EX_MEM_BranchAddOut[11] cpu|EX_MEM_BranchAddOut[10] cpu|EX_MEM_BranchAddOut[9] cpu|EX_MEM_BranchAddOut[8] cpu|EX_MEM_BranchAddOut[7] cpu|EX_MEM_BranchAddOut[6] cpu|EX_MEM_BranchAddOut[5] cpu|EX_MEM_BranchAddOut[4] cpu|EX_MEM_BranchAddOut[3] cpu|EX_MEM_BranchAddOut[2] cpu|EX_MEM_BranchAddOut[1] cpu|EX_MEM_BranchAddOut[0] cpu|EX_MEM_ALU_out[31] cpu|EX_MEM_ALU_out[30] cpu|EX_MEM_ALU_out[29] cpu|EX_MEM_ALU_out[28] cpu|EX_MEM_ALU_out[27] cpu|EX_MEM_ALU_out[26] cpu|EX_MEM_ALU_out[25] cpu|EX_MEM_ALU_out[24] cpu|EX_MEM_ALU_out[23] cpu|EX_MEM_ALU_out[22] cpu|EX_MEM_ALU_out[21] cpu|EX_MEM_ALU_out[20] cpu|EX_MEM_ALU_out[19] cpu|EX_MEM_ALU_out[18] cpu|EX_MEM_ALU_out[17] cpu|EX_MEM_ALU_out[16] cpu|EX_MEM_ALU_out[15] cpu|EX_MEM_ALU_out[14] cpu|EX_MEM_ALU_out[13] cpu|EX_MEM_ALU_out[12] cpu|EX_MEM_ALU_out[11] cpu|EX_MEM_ALU_out[10] cpu|EX_MEM_ALU_out[9] cpu|EX_MEM_ALU_out[8] cpu|EX_MEM_ALU_out[7] cpu|EX_MEM_ALU_out[6] cpu|EX_MEM_ALU_out[5] cpu|EX_MEM_ALU_out[4] cpu|EX_MEM_ALU_out[3] cpu|EX_MEM_ALU_out[2] cpu|EX_MEM_ALU_out[1] cpu|EX_MEM_ALU_out[0] cpu|EX_MEM_RegR2[31] cpu|EX_MEM_RegR2[30] cpu|EX_MEM_RegR2[29] cpu|EX_MEM_RegR2[28] cpu|EX_MEM_RegR2[27] cpu|EX_MEM_RegR2[26] cpu|EX_MEM_RegR2[25] cpu|EX_MEM_RegR2[24] cpu|EX_MEM_RegR2[23] cpu|EX_MEM_RegR2[22] cpu|EX_MEM_RegR2[21] cpu|EX_MEM_RegR2[20] cpu|EX_MEM_RegR2[19] cpu|EX_MEM_RegR2[18] cpu|EX_MEM_RegR2[17] cpu|EX_MEM_RegR2[16] cpu|EX_MEM_RegR2[15] cpu|EX_MEM_RegR2[14] cpu|EX_MEM_RegR2[13] cpu|EX_MEM_RegR2[12] cpu|EX_MEM_RegR2[11] cpu|EX_MEM_RegR2[10] cpu|EX_MEM_RegR2[9] cpu|EX_MEM_RegR2[8] cpu|EX_MEM_RegR2[7] cpu|EX_MEM_RegR2[6] cpu|EX_MEM_RegR2[5] cpu|EX_MEM_RegR2[4] cpu|EX_MEM_RegR2[3] cpu|EX_MEM_RegR2[2] cpu|EX_MEM_RegR2[1] cpu|EX_MEM_RegR2[0] cpu|EX_MEM_Rd[4] cpu|EX_MEM_Rd[3] cpu|EX_MEM_Rd[2] cpu|EX_MEM_Rd[1] cpu|EX_MEM_Rd[0] cpu|EX_MEM_Func[2] cpu|EX_MEM_Func[1] cpu|EX_MEM_Func[0] cpu|EX_MEM_Imm[31] cpu|EX_MEM_Imm[30] cpu|EX_MEM_Imm[29] cpu|EX_MEM_Imm[28] cpu|EX_MEM_Imm[27] cpu|EX_MEM_Imm[26] cpu|EX_MEM_Imm[25] cpu|EX_MEM_Imm[24] cpu|EX_MEM_Imm[23] cpu|EX_MEM_Imm[22] cpu|EX_MEM_Imm[21] cpu|EX_MEM_Imm[20] cpu|EX_MEM_Imm[19] cpu|EX_MEM_Imm[18] cpu|EX_MEM_Imm[17] cpu|EX_MEM_Imm[16] cpu|EX_MEM_Imm[15] cpu|EX_MEM_Imm[14] cpu|EX_MEM_Imm[13] cpu|EX_MEM_Imm[12] cpu|EX_MEM_Imm[11] cpu|EX_MEM_Imm[10] cpu|EX_MEM_Imm[9] cpu|EX_MEM_Imm[8] cpu|EX_MEM_Imm[7] cpu|EX_MEM_Imm[6] cpu|EX_MEM_Imm[5] cpu|EX_MEM_Imm[4] cpu|EX_MEM_Imm[3] cpu|EX_MEM_Imm[2] cpu|EX_MEM_Imm[1] cpu|EX_MEM_Imm[0] cpu|EX_MEM_pc_adder_out[31] cpu|EX_MEM_pc_adder_out[30] cpu|EX_MEM_pc_adder_out[29] cpu|EX_MEM_pc_adder_out[28] cpu|EX_MEM_pc_adder_out[27] cpu|EX_MEM_pc_adder_out[26] cpu|EX_MEM_pc_adder_out[25] cpu|EX_MEM_pc_adder_out[24] cpu|EX_MEM_pc_adder_out[23] cpu|EX_MEM_pc_adder_out[22] cpu|EX_MEM_pc_adder_out[21] cpu|EX_MEM_pc_adder_out[20] cpu|EX_MEM_pc_adder_out[19] cpu|EX_MEM_pc_adder_out[18] cpu|EX_MEM_pc_adder_out[17] cpu|EX_MEM_pc_adder_out[16] cpu|EX_MEM_pc_adder_out[15] cpu|EX_MEM_pc_adder_out[14] cpu|EX_MEM_pc_adder_out[13] cpu|EX_MEM_pc_adder_out[12] cpu|EX_MEM_pc_adder_out[11] cpu|EX_MEM_pc_adder_out[10] cpu|EX_MEM_pc_adder_out[9] cpu|EX_MEM_pc_adder_out[8] cpu|EX_MEM_pc_adder_out[7] cpu|EX_MEM_pc_adder_out[6] cpu|EX_MEM_pc_adder_out[5] cpu|EX_MEM_pc_adder_out[4] cpu|EX_MEM_pc_adder_out[3] cpu|EX_MEM_pc_adder_out[2] cpu|EX_MEM_pc_adder_out[1] cpu|EX_MEM_pc_adder_out[0] -autobundled
netbloc @cpu|EX_MEM_BranchAddOut 1 1 16 350 588 NJ 588 NJ 588 NJ 588 NJ 588 1970 608 NJ 608 NJ 608 3050 668 3400 448 NJ 448 4120 108 NJ 108 NJ 108 NJ 108 5350J
load netBundle @cpu|regWrite,cpu|branch 5 cpu|regWrite cpu|branch cpu|memRead cpu|memWrite cpu|ALUSrc -autobundled
netbloc @cpu|regWrite,cpu|branch 1 3 14 900 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 NJ 48 5390
load netBundle @an 4 an[3] an[2] an[1] an[0] -autobundled
netbloc @an 1 2 1 NJ
load netBundle @cpu|ledSel 2 cpu|ledSel[1] cpu|ledSel[0] -autobundled
netbloc @cpu|ledSel 1 0 17 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 NJ 1138 5490
load netBundle @cpu|ALU_sel 5 cpu|ALU_sel[4] cpu|ALU_sel[3] cpu|ALU_sel[2] cpu|ALU_sel[1] cpu|ALU_sel[0] -autobundled
netbloc @cpu|ALU_sel 1 7 10 2370 88 NJ 88 NJ 88 NJ 88 NJ 88 NJ 88 NJ 88 NJ 88 NJ 88 5330J
load netBundle @cpu|leds 16 cpu|leds[15] cpu|leds[14] cpu|leds[13] cpu|leds[12] cpu|leds[11] cpu|leds[10] cpu|leds[9] cpu|leds[8] cpu|leds[7] cpu|leds[6] cpu|leds[5] cpu|leds[4] cpu|leds[3] cpu|leds[2] cpu|leds[1] cpu|leds[0] -autobundled
netbloc @cpu|leds 1 17 1 N
load netBundle @cpu|IF_ID_PC,cpu|p_1_in 96 cpu|IF_ID_PC[31] cpu|IF_ID_PC[30] cpu|IF_ID_PC[29] cpu|IF_ID_PC[28] cpu|IF_ID_PC[27] cpu|IF_ID_PC[26] cpu|IF_ID_PC[25] cpu|IF_ID_PC[24] cpu|IF_ID_PC[23] cpu|IF_ID_PC[22] cpu|IF_ID_PC[21] cpu|IF_ID_PC[20] cpu|IF_ID_PC[19] cpu|IF_ID_PC[18] cpu|IF_ID_PC[17] cpu|IF_ID_PC[16] cpu|IF_ID_PC[15] cpu|IF_ID_PC[14] cpu|IF_ID_PC[13] cpu|IF_ID_PC[12] cpu|IF_ID_PC[11] cpu|IF_ID_PC[10] cpu|IF_ID_PC[9] cpu|IF_ID_PC[8] cpu|IF_ID_PC[7] cpu|IF_ID_PC[6] cpu|IF_ID_PC[5] cpu|IF_ID_PC[4] cpu|IF_ID_PC[3] cpu|IF_ID_PC[2] cpu|IF_ID_PC[1] cpu|IF_ID_PC[0] cpu|p_1_in[15] cpu|p_1_in[14] cpu|p_1_in[13] cpu|p_1_in[12] cpu|p_1_in[11] cpu|p_1_in[10] cpu|p_1_in[9] cpu|p_1_in[8] cpu|p_1_in[7] cpu|p_1_in[6] cpu|p_1_in[5] cpu|p_1_in[4] cpu|p_1_in[3] cpu|p_1_in[2] cpu|p_1_in[1] cpu|p_1_in[0] cpu|IF_ID_n_48 cpu|IF_ID_n_49 cpu|IF_ID_n_50 cpu|IF_ID_n_51 cpu|IF_ID_n_52 cpu|IF_ID_n_53 cpu|IF_ID_n_54 cpu|IF_ID_n_55 cpu|IF_ID_n_56 cpu|IF_ID_n_57 cpu|IF_ID_n_58 cpu|IF_ID_n_59 cpu|IF_ID_n_60 cpu|IF_ID_n_61 cpu|IF_ID_n_62 cpu|IF_ID_n_63 cpu|IF_ID_pc_adder_out[31] cpu|IF_ID_pc_adder_out[30] cpu|IF_ID_pc_adder_out[29] cpu|IF_ID_pc_adder_out[28] cpu|IF_ID_pc_adder_out[27] cpu|IF_ID_pc_adder_out[26] cpu|IF_ID_pc_adder_out[25] cpu|IF_ID_pc_adder_out[24] cpu|IF_ID_pc_adder_out[23] cpu|IF_ID_pc_adder_out[22] cpu|IF_ID_pc_adder_out[21] cpu|IF_ID_pc_adder_out[20] cpu|IF_ID_pc_adder_out[19] cpu|IF_ID_pc_adder_out[18] cpu|IF_ID_pc_adder_out[17] cpu|IF_ID_pc_adder_out[16] cpu|IF_ID_pc_adder_out[15] cpu|IF_ID_pc_adder_out[14] cpu|IF_ID_pc_adder_out[13] cpu|IF_ID_pc_adder_out[12] cpu|IF_ID_pc_adder_out[11] cpu|IF_ID_pc_adder_out[10] cpu|IF_ID_pc_adder_out[9] cpu|IF_ID_pc_adder_out[8] cpu|IF_ID_pc_adder_out[7] cpu|IF_ID_pc_adder_out[6] cpu|IF_ID_pc_adder_out[5] cpu|IF_ID_pc_adder_out[4] cpu|IF_ID_pc_adder_out[3] cpu|IF_ID_pc_adder_out[2] cpu|IF_ID_pc_adder_out[1] cpu|IF_ID_pc_adder_out[0] -autobundled
netbloc @cpu|IF_ID_PC,cpu|p_1_in 1 2 15 610 368 900 728 1320 608 NJ 608 1950J 628 NJ 628 2710J 648 NJ 648 3280J 428 NJ 428 4100J 588 4440J 608 NJ 608 5050J 598 5410
load netBundle @cpu|control_signals 10 cpu|control_signals[9] cpu|control_signals[8] cpu|control_signals[7] cpu|control_signals[6] cpu|control_signals[5] cpu|control_signals[4] cpu|control_signals[3] cpu|control_signals[2] cpu|control_signals[1] cpu|control_signals[0] -autobundled
netbloc @cpu|control_signals 1 4 1 1280
load netBundle @cpu|pc_out 32 cpu|pc_out[31] cpu|pc_out[30] cpu|pc_out[29] cpu|pc_out[28] cpu|pc_out[27] cpu|pc_out[26] cpu|pc_out[25] cpu|pc_out[24] cpu|pc_out[23] cpu|pc_out[22] cpu|pc_out[21] cpu|pc_out[20] cpu|pc_out[19] cpu|pc_out[18] cpu|pc_out[17] cpu|pc_out[16] cpu|pc_out[15] cpu|pc_out[14] cpu|pc_out[13] cpu|pc_out[12] cpu|pc_out[11] cpu|pc_out[10] cpu|pc_out[9] cpu|pc_out[8] cpu|pc_out[7] cpu|pc_out[6] cpu|pc_out[5] cpu|pc_out[4] cpu|pc_out[3] cpu|pc_out[2] cpu|pc_out[1] cpu|pc_out[0] -autobundled
netbloc @cpu|pc_out 1 9 8 3070 628 3300 518 3680J 598 4060 548 4480 648 NJ 648 5090 798 5470J
load netBundle @cpu|ssdSel 4 cpu|ssdSel[3] cpu|ssdSel[2] cpu|ssdSel[1] cpu|ssdSel[0] -autobundled
netbloc @cpu|ssdSel 1 0 17 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 NJ 1178 5530
load netBundle @led 16 led[15] led[14] led[13] led[12] led[11] led[10] led[9] led[8] led[7] led[6] led[5] led[4] led[3] led[2] led[1] led[0] -autobundled
netbloc @led 1 1 2 5880J 70 NJ
load netBundle @ssdSel 4 ssdSel[3] ssdSel[2] ssdSel[1] ssdSel[0] -autobundled
netbloc @ssdSel 1 0 1 -60J
load netBundle @seg 7 seg[6] seg[5] seg[4] seg[3] seg[2] seg[1] seg[0] -autobundled
netbloc @seg 1 2 1 NJ
load netBundle @cpu|ssd 13 cpu|ssd[12] cpu|ssd[11] cpu|ssd[10] cpu|ssd[9] cpu|ssd[8] cpu|ssd[7] cpu|ssd[6] cpu|ssd[5] cpu|ssd[4] cpu|ssd[3] cpu|ssd[2] cpu|ssd[1] cpu|ssd[0] -autobundled
netbloc @cpu|ssd 1 17 1 N
load netBundle @cpu|inst_out 32 cpu|inst_out[31] cpu|inst_out[30] cpu|inst_out[29] cpu|inst_out[28] cpu|inst_out[27] cpu|inst_out[26] cpu|inst_out[25] cpu|inst_out[24] cpu|inst_out[23] cpu|inst_out[22] cpu|inst_out[21] cpu|inst_out[20] cpu|inst_out[19] cpu|inst_out[18] cpu|inst_out[17] cpu|inst_out[16] cpu|inst_out[15] cpu|inst_out[14] cpu|inst_out[13] cpu|inst_out[12] cpu|inst_out[11] cpu|inst_out[10] cpu|inst_out[9] cpu|inst_out[8] cpu|inst_out[7] cpu|inst_out[6] cpu|inst_out[5] cpu|inst_out[4] cpu|inst_out[3] cpu|inst_out[2] cpu|inst_out[1] cpu|inst_out[0] -autobundled
netbloc @cpu|inst_out 1 15 1 5110
load netBundle @cpu|inst_decompressed 32 cpu|inst_decompressed[31] cpu|inst_decompressed[30] cpu|inst_decompressed[29] cpu|inst_decompressed[28] cpu|inst_decompressed[27] cpu|inst_decompressed[26] cpu|inst_decompressed[25] cpu|inst_decompressed[24] cpu|inst_decompressed[23] cpu|inst_decompressed[22] cpu|inst_decompressed[21] cpu|inst_decompressed[20] cpu|inst_decompressed[19] cpu|inst_decompressed[18] cpu|inst_decompressed[17] cpu|inst_decompressed[16] cpu|inst_decompressed[15] cpu|inst_decompressed[14] cpu|inst_decompressed[13] cpu|inst_decompressed[12] cpu|inst_decompressed[11] cpu|inst_decompressed[10] cpu|inst_decompressed[9] cpu|inst_decompressed[8] cpu|inst_decompressed[7] cpu|inst_decompressed[6] cpu|inst_decompressed[5] cpu|inst_decompressed[4] cpu|inst_decompressed[3] cpu|inst_decompressed[2] cpu|inst_decompressed[1] cpu|inst_decompressed[0] -autobundled
netbloc @cpu|inst_decompressed 1 14 1 4770J
load netBundle @cpu|pc_adder_out 32 cpu|pc_adder_out[31] cpu|pc_adder_out[30] cpu|pc_adder_out[29] cpu|pc_adder_out[28] cpu|pc_adder_out[27] cpu|pc_adder_out[26] cpu|pc_adder_out[25] cpu|pc_adder_out[24] cpu|pc_adder_out[23] cpu|pc_adder_out[22] cpu|pc_adder_out[21] cpu|pc_adder_out[20] cpu|pc_adder_out[19] cpu|pc_adder_out[18] cpu|pc_adder_out[17] cpu|pc_adder_out[16] cpu|pc_adder_out[15] cpu|pc_adder_out[14] cpu|pc_adder_out[13] cpu|pc_adder_out[12] cpu|pc_adder_out[11] cpu|pc_adder_out[10] cpu|pc_adder_out[9] cpu|pc_adder_out[8] cpu|pc_adder_out[7] cpu|pc_adder_out[6] cpu|pc_adder_out[5] cpu|pc_adder_out[4] cpu|pc_adder_out[3] cpu|pc_adder_out[2] cpu|pc_adder_out[1] cpu|pc_adder_out[0] -autobundled
netbloc @cpu|pc_adder_out 1 13 4 4420 628 NJ 628 5050 818 5510J
load netBundle @cpu|MEM_WB_mem_out 169 cpu|MEM_WB_Ctrl[3] cpu|MEM_WB_Ctrl[2] cpu|MEM_WB_Ctrl[1] cpu|MEM_WB_Ctrl[0] cpu|MEM_WB_mem_out[31] cpu|MEM_WB_mem_out[30] cpu|MEM_WB_mem_out[29] cpu|MEM_WB_mem_out[28] cpu|MEM_WB_mem_out[27] cpu|MEM_WB_mem_out[26] cpu|MEM_WB_mem_out[25] cpu|MEM_WB_mem_out[24] cpu|MEM_WB_mem_out[23] cpu|MEM_WB_mem_out[22] cpu|MEM_WB_mem_out[21] cpu|MEM_WB_mem_out[20] cpu|MEM_WB_mem_out[19] cpu|MEM_WB_mem_out[18] cpu|MEM_WB_mem_out[17] cpu|MEM_WB_mem_out[16] cpu|MEM_WB_mem_out[15] cpu|MEM_WB_mem_out[14] cpu|MEM_WB_mem_out[13] cpu|MEM_WB_mem_out[12] cpu|MEM_WB_mem_out[11] cpu|MEM_WB_mem_out[10] cpu|MEM_WB_mem_out[9] cpu|MEM_WB_mem_out[8] cpu|MEM_WB_mem_out[7] cpu|MEM_WB_mem_out[6] cpu|MEM_WB_mem_out[5] cpu|MEM_WB_mem_out[4] cpu|MEM_WB_mem_out[3] cpu|MEM_WB_mem_out[2] cpu|MEM_WB_mem_out[1] cpu|MEM_WB_mem_out[0] cpu|MEM_WB_ALU_out[31] cpu|MEM_WB_ALU_out[30] cpu|MEM_WB_ALU_out[29] cpu|MEM_WB_ALU_out[28] cpu|MEM_WB_ALU_out[27] cpu|MEM_WB_ALU_out[26] cpu|MEM_WB_ALU_out[25] cpu|MEM_WB_ALU_out[24] cpu|MEM_WB_ALU_out[23] cpu|MEM_WB_ALU_out[22] cpu|MEM_WB_ALU_out[21] cpu|MEM_WB_ALU_out[20] cpu|MEM_WB_ALU_out[19] cpu|MEM_WB_ALU_out[18] cpu|MEM_WB_ALU_out[17] cpu|MEM_WB_ALU_out[16] cpu|MEM_WB_ALU_out[15] cpu|MEM_WB_ALU_out[14] cpu|MEM_WB_ALU_out[13] cpu|MEM_WB_ALU_out[12] cpu|MEM_WB_ALU_out[11] cpu|MEM_WB_ALU_out[10] cpu|MEM_WB_ALU_out[9] cpu|MEM_WB_ALU_out[8] cpu|MEM_WB_ALU_out[7] cpu|MEM_WB_ALU_out[6] cpu|MEM_WB_ALU_out[5] cpu|MEM_WB_ALU_out[4] cpu|MEM_WB_ALU_out[3] cpu|MEM_WB_ALU_out[2] cpu|MEM_WB_ALU_out[1] cpu|MEM_WB_ALU_out[0] cpu|MEM_WB_Rd[4] cpu|MEM_WB_Rd[3] cpu|MEM_WB_Rd[2] cpu|MEM_WB_Rd[1] cpu|MEM_WB_Rd[0] cpu|MEM_WB_Imm[31] cpu|MEM_WB_Imm[30] cpu|MEM_WB_Imm[29] cpu|MEM_WB_Imm[28] cpu|MEM_WB_Imm[27] cpu|MEM_WB_Imm[26] cpu|MEM_WB_Imm[25] cpu|MEM_WB_Imm[24] cpu|MEM_WB_Imm[23] cpu|MEM_WB_Imm[22] cpu|MEM_WB_Imm[21] cpu|MEM_WB_Imm[20] cpu|MEM_WB_Imm[19] cpu|MEM_WB_Imm[18] cpu|MEM_WB_Imm[17] cpu|MEM_WB_Imm[16] cpu|MEM_WB_Imm[15] cpu|MEM_WB_Imm[14] cpu|MEM_WB_Imm[13] cpu|MEM_WB_Imm[12] cpu|MEM_WB_Imm[11] cpu|MEM_WB_Imm[10] cpu|MEM_WB_Imm[9] cpu|MEM_WB_Imm[8] cpu|MEM_WB_Imm[7] cpu|MEM_WB_Imm[6] cpu|MEM_WB_Imm[5] cpu|MEM_WB_Imm[4] cpu|MEM_WB_Imm[3] cpu|MEM_WB_Imm[2] cpu|MEM_WB_Imm[1] cpu|MEM_WB_Imm[0] cpu|MEM_WB_BranchAddOut[31] cpu|MEM_WB_BranchAddOut[30] cpu|MEM_WB_BranchAddOut[29] cpu|MEM_WB_BranchAddOut[28] cpu|MEM_WB_BranchAddOut[27] cpu|MEM_WB_BranchAddOut[26] cpu|MEM_WB_BranchAddOut[25] cpu|MEM_WB_BranchAddOut[24] cpu|MEM_WB_BranchAddOut[23] cpu|MEM_WB_BranchAddOut[22] cpu|MEM_WB_BranchAddOut[21] cpu|MEM_WB_BranchAddOut[20] cpu|MEM_WB_BranchAddOut[19] cpu|MEM_WB_BranchAddOut[18] cpu|MEM_WB_BranchAddOut[17] cpu|MEM_WB_BranchAddOut[16] cpu|MEM_WB_BranchAddOut[15] cpu|MEM_WB_BranchAddOut[14] cpu|MEM_WB_BranchAddOut[13] cpu|MEM_WB_BranchAddOut[12] cpu|MEM_WB_BranchAddOut[11] cpu|MEM_WB_BranchAddOut[10] cpu|MEM_WB_BranchAddOut[9] cpu|MEM_WB_BranchAddOut[8] cpu|MEM_WB_BranchAddOut[7] cpu|MEM_WB_BranchAddOut[6] cpu|MEM_WB_BranchAddOut[5] cpu|MEM_WB_BranchAddOut[4] cpu|MEM_WB_BranchAddOut[3] cpu|MEM_WB_BranchAddOut[2] cpu|MEM_WB_BranchAddOut[1] cpu|MEM_WB_BranchAddOut[0] cpu|MEM_WB_pc_adder_out[31] cpu|MEM_WB_pc_adder_out[30] cpu|MEM_WB_pc_adder_out[29] cpu|MEM_WB_pc_adder_out[28] cpu|MEM_WB_pc_adder_out[27] cpu|MEM_WB_pc_adder_out[26] cpu|MEM_WB_pc_adder_out[25] cpu|MEM_WB_pc_adder_out[24] cpu|MEM_WB_pc_adder_out[23] cpu|MEM_WB_pc_adder_out[22] cpu|MEM_WB_pc_adder_out[21] cpu|MEM_WB_pc_adder_out[20] cpu|MEM_WB_pc_adder_out[19] cpu|MEM_WB_pc_adder_out[18] cpu|MEM_WB_pc_adder_out[17] cpu|MEM_WB_pc_adder_out[16] cpu|MEM_WB_pc_adder_out[15] cpu|MEM_WB_pc_adder_out[14] cpu|MEM_WB_pc_adder_out[13] cpu|MEM_WB_pc_adder_out[12] cpu|MEM_WB_pc_adder_out[11] cpu|MEM_WB_pc_adder_out[10] cpu|MEM_WB_pc_adder_out[9] cpu|MEM_WB_pc_adder_out[8] cpu|MEM_WB_pc_adder_out[7] cpu|MEM_WB_pc_adder_out[6] cpu|MEM_WB_pc_adder_out[5] cpu|MEM_WB_pc_adder_out[4] cpu|MEM_WB_pc_adder_out[3] cpu|MEM_WB_pc_adder_out[2] cpu|MEM_WB_pc_adder_out[1] cpu|MEM_WB_pc_adder_out[0] -autobundled
netbloc @cpu|MEM_WB_mem_out 1 2 4 630 748 960 568 NJ 568 1580
load netBundle @cpu|pc_src 2 cpu|pc_src[1] cpu|pc_src[0] -autobundled
netbloc @cpu|pc_src 1 11 3 3700 N 4080 568 NJ
load netBundle @cpu|ALUOp 2 cpu|ALUOp[1] cpu|ALUOp[0] -autobundled
netbloc @cpu|ALUOp 1 3 14 920 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 NJ 28 5550
load netBundle @cpu|pc_in 32 cpu|pc_in[31] cpu|pc_in[30] cpu|pc_in[29] cpu|pc_in[28] cpu|pc_in[27] cpu|pc_in[26] cpu|pc_in[25] cpu|pc_in[24] cpu|pc_in[23] cpu|pc_in[22] cpu|pc_in[21] cpu|pc_in[20] cpu|pc_in[19] cpu|pc_in[18] cpu|pc_in[17] cpu|pc_in[16] cpu|pc_in[15] cpu|pc_in[14] cpu|pc_in[13] cpu|pc_in[12] cpu|pc_in[11] cpu|pc_in[10] cpu|pc_in[9] cpu|pc_in[8] cpu|pc_in[7] cpu|pc_in[6] cpu|pc_in[5] cpu|pc_in[4] cpu|pc_in[3] cpu|pc_in[2] cpu|pc_in[1] cpu|pc_in[0] -autobundled
netbloc @cpu|pc_in 1 14 3 4750 878 NJ 878 5470J
load netBundle @cpu|pc_adder_branch_out 32 cpu|pc_adder_branch_out[31] cpu|pc_adder_branch_out[30] cpu|pc_adder_branch_out[29] cpu|pc_adder_branch_out[28] cpu|pc_adder_branch_out[27] cpu|pc_adder_branch_out[26] cpu|pc_adder_branch_out[25] cpu|pc_adder_branch_out[24] cpu|pc_adder_branch_out[23] cpu|pc_adder_branch_out[22] cpu|pc_adder_branch_out[21] cpu|pc_adder_branch_out[20] cpu|pc_adder_branch_out[19] cpu|pc_adder_branch_out[18] cpu|pc_adder_branch_out[17] cpu|pc_adder_branch_out[16] cpu|pc_adder_branch_out[15] cpu|pc_adder_branch_out[14] cpu|pc_adder_branch_out[13] cpu|pc_adder_branch_out[12] cpu|pc_adder_branch_out[11] cpu|pc_adder_branch_out[10] cpu|pc_adder_branch_out[9] cpu|pc_adder_branch_out[8] cpu|pc_adder_branch_out[7] cpu|pc_adder_branch_out[6] cpu|pc_adder_branch_out[5] cpu|pc_adder_branch_out[4] cpu|pc_adder_branch_out[3] cpu|pc_adder_branch_out[2] cpu|pc_adder_branch_out[1] cpu|pc_adder_branch_out[0] -autobundled
netbloc @cpu|pc_adder_branch_out 1 8 9 2750 408 NJ 408 NJ 408 NJ 408 NJ 408 4460 858 NJ 858 NJ 858 5470J
load netBundle @cpu|EX_MEM_control_signals 7 cpu|EX_MEM_control_signals[6] cpu|EX_MEM_control_signals[5] cpu|EX_MEM_control_signals[4] cpu|EX_MEM_control_signals[3] cpu|EX_MEM_control_signals[2] cpu|EX_MEM_control_signals[1] cpu|EX_MEM_control_signals[0] -autobundled
netbloc @cpu|EX_MEM_control_signals 1 8 1 2730J
load netBundle @cpu|read_data1 32 cpu|read_data1[31] cpu|read_data1[30] cpu|read_data1[29] cpu|read_data1[28] cpu|read_data1[27] cpu|read_data1[26] cpu|read_data1[25] cpu|read_data1[24] cpu|read_data1[23] cpu|read_data1[22] cpu|read_data1[21] cpu|read_data1[20] cpu|read_data1[19] cpu|read_data1[18] cpu|read_data1[17] cpu|read_data1[16] cpu|read_data1[15] cpu|read_data1[14] cpu|read_data1[13] cpu|read_data1[12] cpu|read_data1[11] cpu|read_data1[10] cpu|read_data1[9] cpu|read_data1[8] cpu|read_data1[7] cpu|read_data1[6] cpu|read_data1[5] cpu|read_data1[4] cpu|read_data1[3] cpu|read_data1[2] cpu|read_data1[1] cpu|read_data1[0] -autobundled
netbloc @cpu|read_data1 1 4 13 1320 928 NJ 928 NJ 928 NJ 928 NJ 928 NJ 928 NJ 928 3700J 898 NJ 898 NJ 898 NJ 898 NJ 898 5470J
load netBundle @cpu|pc_inc 5 cpu|pc_inc[4] cpu|pc_inc[3] cpu|pc_inc[2] cpu|pc_inc[1] cpu|pc_inc[0] -autobundled
netbloc @cpu|pc_inc 1 12 1 N
load netBundle @cpu|mem_out 32 cpu|mem_out[31] cpu|mem_out[30] cpu|mem_out[29] cpu|mem_out[28] cpu|mem_out[27] cpu|mem_out[26] cpu|mem_out[25] cpu|mem_out[24] cpu|mem_out[23] cpu|mem_out[22] cpu|mem_out[21] cpu|mem_out[20] cpu|mem_out[19] cpu|mem_out[18] cpu|mem_out[17] cpu|mem_out[16] cpu|mem_out[15] cpu|mem_out[14] cpu|mem_out[13] cpu|mem_out[12] cpu|mem_out[11] cpu|mem_out[10] cpu|mem_out[9] cpu|mem_out[8] cpu|mem_out[7] cpu|mem_out[6] cpu|mem_out[5] cpu|mem_out[4] cpu|mem_out[3] cpu|mem_out[2] cpu|mem_out[1] cpu|mem_out[0] -autobundled
netbloc @cpu|mem_out 1 1 16 370 628 NJ 628 NJ 628 NJ 628 NJ 628 1930J 648 NJ 648 2690J 668 3010J 688 3380J 758 3700 758 4020 838 NJ 838 NJ 838 NJ 838 5530J
load netBundle @cpu|ALUin1 32 cpu|ALUin1[31] cpu|ALUin1[30] cpu|ALUin1[29] cpu|ALUin1[28] cpu|ALUin1[27] cpu|ALUin1[26] cpu|ALUin1[25] cpu|ALUin1[24] cpu|ALUin1[23] cpu|ALUin1[22] cpu|ALUin1[21] cpu|ALUin1[20] cpu|ALUin1[19] cpu|ALUin1[18] cpu|ALUin1[17] cpu|ALUin1[16] cpu|ALUin1[15] cpu|ALUin1[14] cpu|ALUin1[13] cpu|ALUin1[12] cpu|ALUin1[11] cpu|ALUin1[10] cpu|ALUin1[9] cpu|ALUin1[8] cpu|ALUin1[7] cpu|ALUin1[6] cpu|ALUin1[5] cpu|ALUin1[4] cpu|ALUin1[3] cpu|ALUin1[2] cpu|ALUin1[1] cpu|ALUin1[0] -autobundled
netbloc @cpu|ALUin1 1 7 1 2350
load netBundle @cpu|read_data2 32 cpu|read_data2[31] cpu|read_data2[30] cpu|read_data2[29] cpu|read_data2[28] cpu|read_data2[27] cpu|read_data2[26] cpu|read_data2[25] cpu|read_data2[24] cpu|read_data2[23] cpu|read_data2[22] cpu|read_data2[21] cpu|read_data2[20] cpu|read_data2[19] cpu|read_data2[18] cpu|read_data2[17] cpu|read_data2[16] cpu|read_data2[15] cpu|read_data2[14] cpu|read_data2[13] cpu|read_data2[12] cpu|read_data2[11] cpu|read_data2[10] cpu|read_data2[9] cpu|read_data2[8] cpu|read_data2[7] cpu|read_data2[6] cpu|read_data2[5] cpu|read_data2[4] cpu|read_data2[3] cpu|read_data2[2] cpu|read_data2[1] cpu|read_data2[0] -autobundled
netbloc @cpu|read_data2 1 4 13 1280 948 NJ 948 NJ 948 NJ 948 NJ 948 NJ 948 NJ 948 3740J 918 NJ 918 NJ 918 NJ 918 NJ 918 5470J
load netBundle @cpu|ALUin2 32 cpu|ALUin2[31] cpu|ALUin2[30] cpu|ALUin2[29] cpu|ALUin2[28] cpu|ALUin2[27] cpu|ALUin2[26] cpu|ALUin2[25] cpu|ALUin2[24] cpu|ALUin2[23] cpu|ALUin2[22] cpu|ALUin2[21] cpu|ALUin2[20] cpu|ALUin2[19] cpu|ALUin2[18] cpu|ALUin2[17] cpu|ALUin2[16] cpu|ALUin2[15] cpu|ALUin2[14] cpu|ALUin2[13] cpu|ALUin2[12] cpu|ALUin2[11] cpu|ALUin2[10] cpu|ALUin2[9] cpu|ALUin2[8] cpu|ALUin2[7] cpu|ALUin2[6] cpu|ALUin2[5] cpu|ALUin2[4] cpu|ALUin2[3] cpu|ALUin2[2] cpu|ALUin2[1] cpu|ALUin2[0] -autobundled
netbloc @cpu|ALUin2 1 7 10 2390 408 2670J 348 NJ 348 NJ 348 NJ 348 NJ 348 NJ 348 NJ 348 NJ 348 5450
load netBundle @cpu|imm_out 32 cpu|imm_out[31] cpu|imm_out[30] cpu|imm_out[29] cpu|imm_out[28] cpu|imm_out[27] cpu|imm_out[26] cpu|imm_out[25] cpu|imm_out[24] cpu|imm_out[23] cpu|imm_out[22] cpu|imm_out[21] cpu|imm_out[20] cpu|imm_out[19] cpu|imm_out[18] cpu|imm_out[17] cpu|imm_out[16] cpu|imm_out[15] cpu|imm_out[14] cpu|imm_out[13] cpu|imm_out[12] cpu|imm_out[11] cpu|imm_out[10] cpu|imm_out[9] cpu|imm_out[8] cpu|imm_out[7] cpu|imm_out[6] cpu|imm_out[5] cpu|imm_out[4] cpu|imm_out[3] cpu|imm_out[2] cpu|imm_out[1] cpu|imm_out[0] -autobundled
netbloc @cpu|imm_out 1 4 13 1260 668 NJ 668 1890J 688 NJ 688 2650J 818 NJ 818 NJ 818 NJ 818 NJ 818 NJ 818 NJ 818 5030J 778 5410
load netBundle @cpu|ALU_result 32 cpu|ALU_result[31] cpu|ALU_result[30] cpu|ALU_result[29] cpu|ALU_result[28] cpu|ALU_result[27] cpu|ALU_result[26] cpu|ALU_result[25] cpu|ALU_result[24] cpu|ALU_result[23] cpu|ALU_result[22] cpu|ALU_result[21] cpu|ALU_result[20] cpu|ALU_result[19] cpu|ALU_result[18] cpu|ALU_result[17] cpu|ALU_result[16] cpu|ALU_result[15] cpu|ALU_result[14] cpu|ALU_result[13] cpu|ALU_result[12] cpu|ALU_result[11] cpu|ALU_result[10] cpu|ALU_result[9] cpu|ALU_result[8] cpu|ALU_result[7] cpu|ALU_result[6] cpu|ALU_result[5] cpu|ALU_result[4] cpu|ALU_result[3] cpu|ALU_result[2] cpu|ALU_result[1] cpu|ALU_result[0] -autobundled
netbloc @cpu|ALU_result 1 8 9 2730 388 NJ 388 NJ 388 NJ 388 NJ 388 NJ 388 NJ 388 NJ 388 5370
load netBundle @cpu|RF_write_data 32 cpu|RF_write_data[31] cpu|RF_write_data[30] cpu|RF_write_data[29] cpu|RF_write_data[28] cpu|RF_write_data[27] cpu|RF_write_data[26] cpu|RF_write_data[25] cpu|RF_write_data[24] cpu|RF_write_data[23] cpu|RF_write_data[22] cpu|RF_write_data[21] cpu|RF_write_data[20] cpu|RF_write_data[19] cpu|RF_write_data[18] cpu|RF_write_data[17] cpu|RF_write_data[16] cpu|RF_write_data[15] cpu|RF_write_data[14] cpu|RF_write_data[13] cpu|RF_write_data[12] cpu|RF_write_data[11] cpu|RF_write_data[10] cpu|RF_write_data[9] cpu|RF_write_data[8] cpu|RF_write_data[7] cpu|RF_write_data[6] cpu|RF_write_data[5] cpu|RF_write_data[4] cpu|RF_write_data[3] cpu|RF_write_data[2] cpu|RF_write_data[1] cpu|RF_write_data[0] -autobundled
netbloc @cpu|RF_write_data 1 3 14 940 688 NJ 688 NJ 688 1870 388 2370J 428 2710J 368 NJ 368 NJ 368 NJ 368 NJ 368 NJ 368 NJ 368 NJ 368 5430
load netBundle @ledSel 2 ledSel[1] ledSel[0] -autobundled
netbloc @ledSel 1 0 1 -20J
load netBundle @cpu|forwardA 2 cpu|forwardA[1] cpu|forwardA[0] -autobundled
netbloc @cpu|forwardA 1 6 1 2010
load netBundle @cpu|mem_addr 32 cpu|mem_addr[31] cpu|mem_addr[30] cpu|mem_addr[29] cpu|mem_addr[28] cpu|mem_addr[27] cpu|mem_addr[26] cpu|mem_addr[25] cpu|mem_addr[24] cpu|mem_addr[23] cpu|mem_addr[22] cpu|mem_addr[21] cpu|mem_addr[20] cpu|mem_addr[19] cpu|mem_addr[18] cpu|mem_addr[17] cpu|mem_addr[16] cpu|mem_addr[15] cpu|mem_addr[14] cpu|mem_addr[13] cpu|mem_addr[12] cpu|mem_addr[11] cpu|mem_addr[10] cpu|mem_addr[9] cpu|mem_addr[8] cpu|mem_addr[7] cpu|mem_addr[6] cpu|mem_addr[5] cpu|mem_addr[4] cpu|mem_addr[3] cpu|mem_addr[2] cpu|mem_addr[1] cpu|mem_addr[0] -autobundled
netbloc @cpu|mem_addr 1 10 1 3320
load netBundle @cpu|mem_out_final 32 cpu|mem_out_final[31] cpu|mem_out_final[30] cpu|mem_out_final[29] cpu|mem_out_final[28] cpu|mem_out_final[27] cpu|mem_out_final[26] cpu|mem_out_final[25] cpu|mem_out_final[24] cpu|mem_out_final[23] cpu|mem_out_final[22] cpu|mem_out_final[21] cpu|mem_out_final[20] cpu|mem_out_final[19] cpu|mem_out_final[18] cpu|mem_out_final[17] cpu|mem_out_final[16] cpu|mem_out_final[15] cpu|mem_out_final[14] cpu|mem_out_final[13] cpu|mem_out_final[12] cpu|mem_out_final[11] cpu|mem_out_final[10] cpu|mem_out_final[9] cpu|mem_out_final[8] cpu|mem_out_final[7] cpu|mem_out_final[6] cpu|mem_out_final[5] cpu|mem_out_final[4] cpu|mem_out_final[3] cpu|mem_out_final[2] cpu|mem_out_final[1] cpu|mem_out_final[0] -autobundled
netbloc @cpu|mem_out_final 1 13 2 4480 938 4710J
levelinfo -pg 1 -100 90 6000 6160 -top -10 -bot 1230
levelinfo -hier cpu * 190 470 730 1090 1420 1710 2200 2510 2870 3140 3510 3910 4280 4570 4890 5200 5680 *
show
zoom 0.846191
scrollpos 1677 380
#
# initialize ictrl to current module integrate_module work:integrate_module:NOFILE
ictrl init topinfo |
ictrl layer glayer install
ictrl layer glayer config ibundle 1
ictrl layer glayer config nbundle 0
ictrl layer glayer config pbundle 0
ictrl layer glayer config cache 1
