{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557083538213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557083538222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 15:12:17 2019 " "Processing started: Sun May 05 15:12:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557083538222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083538222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083538222 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1557083559482 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083559482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557083561404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System-rtl " "Found design unit 1: Computer_System-rtl" {  } { { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_rst_controller-rtl " "Found design unit 1: computer_system_rst_controller-rtl" {  } { { "Computer_System/synthesis/computer_system_rst_controller.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586266 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_rst_controller " "Found entity 1: computer_system_rst_controller" {  } { { "Computer_System/synthesis/computer_system_rst_controller.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_rst_controller_001-rtl " "Found design unit 1: computer_system_rst_controller_001-rtl" {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586283 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_rst_controller_001 " "Found entity 1: computer_system_rst_controller_001" {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_rst_controller_006.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_rst_controller_006.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_rst_controller_006-rtl " "Found design unit 1: computer_system_rst_controller_006-rtl" {  } { { "Computer_System/synthesis/computer_system_rst_controller_006.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_006.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586304 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_rst_controller_006 " "Found entity 1: computer_system_rst_controller_006" {  } { { "Computer_System/synthesis/computer_system_rst_controller_006.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_006.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_f2h_mem_window_00000000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_f2h_mem_window_00000000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_f2h_mem_window_00000000-rtl " "Found design unit 1: computer_system_f2h_mem_window_00000000-rtl" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586326 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_f2h_mem_window_00000000 " "Found entity 1: computer_system_f2h_mem_window_00000000" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_f2h_mem_window_ff600000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_f2h_mem_window_ff600000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_f2h_mem_window_ff600000-rtl " "Found design unit 1: computer_system_f2h_mem_window_ff600000-rtl" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586347 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_f2h_mem_window_ff600000 " "Found entity 1: computer_system_f2h_mem_window_ff600000" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system_f2h_mem_window_ff800000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/computer_system_f2h_mem_window_ff800000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_system_f2h_mem_window_ff800000-rtl " "Found design unit 1: computer_system_f2h_mem_window_ff800000-rtl" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586358 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_system_f2h_mem_window_ff800000 " "Found entity 1: computer_system_f2h_mem_window_ff800000" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter " "Found entity 1: Computer_System_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Computer_System_avalon_st_adapter_timing_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_002 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083586994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083586994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_008 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_007 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_007.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_004 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_003 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_008 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_003 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_002 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_001 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_015 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_015" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_015.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_015.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_008 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_003 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_002 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_001 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_008 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_007 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_007.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_004 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_003 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587687 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587687 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587687 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587687 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587901 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_030.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_030.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_030.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_030.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_030.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_030.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_030_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_030_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587950 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_030 " "Found entity 2: Computer_System_mm_interconnect_1_router_030" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_027.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_027.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_027.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_027.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_027.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_027_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_027_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587987 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_027 " "Found entity 2: Computer_System_mm_interconnect_1_router_027" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083587987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083587987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_024.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_024.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083587996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_024_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_024_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588000 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_024 " "Found entity 2: Computer_System_mm_interconnect_1_router_024" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_023.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_023.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_023_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_023_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588037 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_023 " "Found entity 2: Computer_System_mm_interconnect_1_router_023" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_017.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588050 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_017.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_017_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_017_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588054 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_017 " "Found entity 2: Computer_System_mm_interconnect_1_router_017" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_012.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_012.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_012_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588072 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_012 " "Found entity 2: Computer_System_mm_interconnect_1_router_012" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_011.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_011.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_011_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_011_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588090 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_011 " "Found entity 2: Computer_System_mm_interconnect_1_router_011" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_010.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_010.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_010_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588109 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_010 " "Found entity 2: Computer_System_mm_interconnect_1_router_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_009.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_009.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_009_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_009_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588142 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_009 " "Found entity 2: Computer_System_mm_interconnect_1_router_009" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_008.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_008.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_008_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_008_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588157 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_008 " "Found entity 2: Computer_System_mm_interconnect_1_router_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_007.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_007.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_007_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588171 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_007 " "Found entity 2: Computer_System_mm_interconnect_1_router_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_006.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_006.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_006_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588190 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_006 " "Found entity 2: Computer_System_mm_interconnect_1_router_006" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588218 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588246 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_003 " "Found entity 2: Computer_System_mm_interconnect_1_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588260 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_002 " "Found entity 2: Computer_System_mm_interconnect_1_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588275 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588556 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083588568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588572 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file computer_system/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (computer_system) " "Found design unit 1: dspba_library_package (computer_system)" {  } { { "Computer_System/synthesis/submodules/dspba_library_package.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file computer_system/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "Computer_System/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "Computer_System/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588686 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "Computer_System/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588686 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "Computer_System/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588686 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "Computer_System/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588686 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "Computer_System/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "Computer_System/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_data_fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "Computer_System/synthesis/submodules/acl_ll_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_ll_fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "Computer_System/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_ll_ram_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "Computer_System/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_valid_fifo_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "Computer_System/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "Computer_System/synthesis/submodules/acl_staging_reg.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_staging_reg.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hld_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "Computer_System/synthesis/submodules/hld_fifo.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hld_fifo.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588884 ""} { "Info" "ISGN_ENTITY_NAME" "2 earliness_delay " "Found entity 2: earliness_delay" {  } { { "Computer_System/synthesis/submodules/hld_fifo.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hld_fifo.sv" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "Computer_System/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hld_fifo_zero_width.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "Computer_System/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_high_speed_fifo.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588996 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "Computer_System/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_high_speed_fifo.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083588996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083588996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "Computer_System/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_low_latency_fifo.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "Computer_System/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_zero_latency_fifo.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "Computer_System/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "Computer_System/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_std_synchronizer_nocut.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "Computer_System/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589110 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "Computer_System/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "Computer_System/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_reset_handler.sv 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589167 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender " "Found entity 2: acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589167 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_reset_pulse_extender " "Found entity 3: acl_reset_pulse_extender" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "Computer_System/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_lfsr.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589244 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "Computer_System/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_lfsr.sv" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589244 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "Computer_System/synthesis/submodules/acl_lfsr.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_lfsr.sv" 1670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(55) " "Verilog HDL Declaration information at acl_pop.v(55): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "Computer_System/synthesis/submodules/acl_pop.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_pop.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083589293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "Computer_System/synthesis/submodules/acl_pop.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_pop.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(93) " "Verilog HDL warning at acl_push.v(93): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1557083589349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "Computer_System/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_token_fifo_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "Computer_System/synthesis/submodules/acl_pipeline.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_pipeline.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "Computer_System/synthesis/submodules/acl_dspba_buffer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "Computer_System/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_enable_sink.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(132) " "Verilog HDL Declaration information at st_top.v(132): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "Computer_System/synthesis/submodules/st_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083589446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_VAL init_val st_top.v(131) " "Verilog HDL Declaration information at st_top.v(131): object \"INIT_VAL\" differs only in case from object \"init_val\" in the same scope" {  } { { "Computer_System/synthesis/submodules/st_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083589446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NON_BLOCKING non_blocking st_top.v(299) " "Verilog HDL Declaration information at st_top.v(299): object \"NON_BLOCKING\" differs only in case from object \"non_blocking\" in the same scope" {  } { { "Computer_System/synthesis/submodules/st_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557083589447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/st_top.v 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_reg " "Found entity 1: init_reg" {  } { { "Computer_System/synthesis/submodules/st_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589452 ""} { "Info" "ISGN_ENTITY_NAME" "2 st_read " "Found entity 2: st_read" {  } { { "Computer_System/synthesis/submodules/st_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589452 ""} { "Info" "ISGN_ENTITY_NAME" "3 st_write " "Found entity 3: st_write" {  } { { "Computer_System/synthesis/submodules/st_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/st_top.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "Computer_System/synthesis/submodules/acl_full_detector.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "Computer_System/synthesis/submodules/acl_reset_wire.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_function_wrapper-normal " "Found design unit 1: altera_rand_gen_fn_function_wrapper-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589516 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_function_wrapper " "Found entity 1: altera_rand_gen_fn_function_wrapper" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_function-normal " "Found design unit 1: altera_rand_gen_fn_function-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589553 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_function " "Found entity 1: altera_rand_gen_fn_function" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b0_runonce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b0_runonce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_altera_rand_gen_fn_B0_runOnce-normal " "Found design unit 1: bb_altera_rand_gen_fn_B0_runOnce-normal" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589579 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_altera_rand_gen_fn_B0_runOnce " "Found entity 1: bb_altera_rand_gen_fn_B0_runOnce" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_b0_runonce_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_b0_runonce_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_B0_runOnce_branch-normal " "Found design unit 1: altera_rand_gen_fn_B0_runOnce_branch-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_branch.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589599 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_B0_runOnce_branch " "Found entity 1: altera_rand_gen_fn_B0_runOnce_branch" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_branch.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_b0_runonce_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_b0_runonce_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_B0_runOnce_merge-normal " "Found design unit 1: altera_rand_gen_fn_B0_runOnce_merge-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589620 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_B0_runOnce_merge " "Found entity 1: altera_rand_gen_fn_B0_runOnce_merge" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b0_runonce_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b0_runonce_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_altera_rand_gen_fn_B0_runOnce_stall_region-normal " "Found design unit 1: bb_altera_rand_gen_fn_B0_runOnce_stall_region-normal" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589649 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_altera_rand_gen_fn_B0_runOnce_stall_region " "Found entity 1: bb_altera_rand_gen_fn_B0_runOnce_stall_region" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_b0_runonce_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_b0_runonce_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_B0_runOnce_merge_reg-normal " "Found design unit 1: altera_rand_gen_fn_B0_runOnce_merge_reg-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589676 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_B0_runOnce_merge_reg " "Found entity 1: altera_rand_gen_fn_B0_runOnce_merge_reg" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B0_runOnce_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589706 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0 " "Found entity 1: i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg-normal " "Found design unit 1: i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589753 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg " "Found entity 1: i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_altera_rand_gen_fn2-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_altera_rand_gen_fn2-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589790 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_altera_rand_gen_fn2 " "Found entity 1: i_acl_push_i1_wt_limpush_altera_rand_gen_fn2" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg-normal " "Found design unit 1: i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589876 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg " "Found entity 1: i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b1_start.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b1_start.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_altera_rand_gen_fn_B1_start-normal " "Found design unit 1: bb_altera_rand_gen_fn_B1_start-normal" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589909 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_altera_rand_gen_fn_B1_start " "Found entity 1: bb_altera_rand_gen_fn_B1_start" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_b1_start_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_b1_start_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_B1_start_branch-normal " "Found design unit 1: altera_rand_gen_fn_B1_start_branch-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_branch.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_branch.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589921 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_B1_start_branch " "Found entity 1: altera_rand_gen_fn_B1_start_branch" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_branch.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_branch.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_b1_start_merge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_b1_start_merge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_B1_start_merge-normal " "Found design unit 1: altera_rand_gen_fn_B1_start_merge-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589948 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_B1_start_merge " "Found entity 1: altera_rand_gen_fn_B1_start_merge" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b1_start_stall_region.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/bb_altera_rand_gen_fn_b1_start_stall_region.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bb_altera_rand_gen_fn_B1_start_stall_region-normal " "Found design unit 1: bb_altera_rand_gen_fn_B1_start_stall_region-normal" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589980 ""} { "Info" "ISGN_ENTITY_NAME" "1 bb_altera_rand_gen_fn_B1_start_stall_region " "Found entity 1: bb_altera_rand_gen_fn_B1_start_stall_region" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083589980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083589980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_b1_start_merge_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_b1_start_merge_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rand_gen_fn_B1_start_merge_reg-normal " "Found design unit 1: altera_rand_gen_fn_B1_start_merge_reg-normal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590005 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_B1_start_merge_reg " "Found entity 1: altera_rand_gen_fn_B1_start_merge_reg" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge_reg.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_B1_start_merge_reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_a0ztera_rand_gen_fn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_a0ztera_rand_gen_fn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn-normal " "Found design unit 1: i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn-normal" {  } { { "Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590042 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn " "Found entity 1: i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn" {  } { { "Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_ga0zra_rand_gen_fn10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_ga0zra_rand_gen_fn10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10-normal " "Found design unit 1: i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_gA0Zra_rand_gen_fn10.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_gA0Zra_rand_gen_fn10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590073 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10 " "Found entity 1: i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_gA0Zra_rand_gen_fn10.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_gA0Zra_rand_gen_fn10.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_a0zera_rand_gen_fn4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_a0zera_rand_gen_fn4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4-normal " "Found design unit 1: i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4-normal" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590095 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4 " "Found entity 1: i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_altera_rand_gen_fn6-normal " "Found design unit 1: i_acl_pipeline_keep_going_altera_rand_gen_fn6-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590123 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_altera_rand_gen_fn6 " "Found entity 1: i_acl_pipeline_keep_going_altera_rand_gen_fn6" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i1_notexitcond_altera_rand_gen_fn8-normal " "Found design unit 1: i_acl_push_i1_notexitcond_altera_rand_gen_fn8-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590153 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i1_notexitcond_altera_rand_gen_fn8 " "Found entity 1: i_acl_push_i1_notexitcond_altera_rand_gen_fn8" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_a0ztera_rand_gen_fn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_a0ztera_rand_gen_fn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn-normal " "Found design unit 1: i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn-normal" {  } { { "Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590165 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn " "Found entity 1: i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn" {  } { { "Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_ga0zra_rand_gen_fn63.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_ga0zra_rand_gen_fn63.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590178 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63 " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_ga0zn_fn66_data_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_ga0zn_fn66_data_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zn_fn66_data_fifo.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zn_fn66_data_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590198 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zn_fn66_data_fifo.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zn_fn66_data_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_ga0zfn_full_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_ga0zfn_full_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector-normal " "Found design unit 1: i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zfn_full_detector.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zfn_full_detector.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590216 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector " "Found entity 1: i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zfn_full_detector.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zfn_full_detector.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_a0zra_rand_gen_fn13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_a0zra_rand_gen_fn13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13-normal " "Found design unit 1: i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13-normal" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590258 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13 " "Found entity 1: i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4a0zra_rand_gen_fn15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4a0zra_rand_gen_fn15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15-normal " "Found design unit 1: i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn15.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn15.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590270 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15 " "Found entity 1: i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn15.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn15.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4a0zra_rand_gen_fn22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4a0zra_rand_gen_fn22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22-normal " "Found design unit 1: i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn22.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn22.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590290 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22 " "Found entity 1: i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn22.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn22.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4a0zra_rand_gen_fn29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4a0zra_rand_gen_fn29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29-normal " "Found design unit 1: i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn29.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn29.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590314 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29 " "Found entity 1: i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn29.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn29.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4a0zra_rand_gen_fn36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4a0zra_rand_gen_fn36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36-normal " "Found design unit 1: i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn36.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn36.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590343 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36 " "Found entity 1: i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn36.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn36.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4a0zra_rand_gen_fn43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4a0zra_rand_gen_fn43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43-normal " "Found design unit 1: i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn43.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn43.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590358 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43 " "Found entity 1: i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn43.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4A0Zra_rand_gen_fn43.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4a0zra_rand_gen_fn51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4a0zra_rand_gen_fn51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51-normal " "Found design unit 1: i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn51.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn51.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590369 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51 " "Found entity 1: i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn51.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn51.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_a0zra_rand_gen_fn20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_a0zra_rand_gen_fn20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20-normal " "Found design unit 1: i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn20.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn20.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590379 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20 " "Found entity 1: i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn20.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn20.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_a0zra_rand_gen_fn27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_a0zra_rand_gen_fn27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27-normal " "Found design unit 1: i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn27.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn27.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590397 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27 " "Found entity 1: i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn27.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn27.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_a0zra_rand_gen_fn34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_a0zra_rand_gen_fn34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34-normal " "Found design unit 1: i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn34.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn34.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590411 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34 " "Found entity 1: i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn34.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn34.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i32_m0_s1_altera_rand_gen_fn_a0zra_rand_gen_fn41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i32_m0_s1_altera_rand_gen_fn_a0zra_rand_gen_fn41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41-normal " "Found design unit 1: i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn41.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn41.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590435 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41 " "Found entity 1: i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn41.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn41.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_a0zra_rand_gen_fn49.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_a0zra_rand_gen_fn49.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49-normal " "Found design unit 1: i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn49.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn49.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590460 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49 " "Found entity 1: i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn49.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn49.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_push_i32_m0_s3_altera_rand_gen_fn_a0zra_rand_gen_fn56.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_push_i32_m0_s3_altera_rand_gen_fn_a0zra_rand_gen_fn56.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56-normal " "Found design unit 1: i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn56.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn56.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590475 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56 " "Found entity 1: i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn56.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn56.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1a0zra_rand_gen_fn12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1a0zra_rand_gen_fn12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12-normal " "Found design unit 1: i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12-normal" {  } { { "Computer_System/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1A0Zra_rand_gen_fn12.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1A0Zra_rand_gen_fn12.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590504 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12 " "Found entity 1: i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12" {  } { { "Computer_System/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1A0Zra_rand_gen_fn12.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1A0Zra_rand_gen_fn12.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_ga0zra_rand_gen_fn64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_ga0zra_rand_gen_fn64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64-normal " "Found design unit 1: i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64-normal" {  } { { "Computer_System/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_gA0Zra_rand_gen_fn64.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_gA0Zra_rand_gen_fn64.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590511 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64 " "Found entity 1: i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64" {  } { { "Computer_System/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_gA0Zra_rand_gen_fn64.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_gA0Zra_rand_gen_fn64.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_gena0zra_rand_gen_fn65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_gena0zra_rand_gen_fn65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65-normal " "Found design unit 1: i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65-normal" {  } { { "Computer_System/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_genA0Zra_rand_gen_fn65.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_genA0Zra_rand_gen_fn65.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590522 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65 " "Found entity 1: i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65" {  } { { "Computer_System/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_genA0Zra_rand_gen_fn65.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_genA0Zra_rand_gen_fn65.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_altera_rand_gen_fn_sr-normal " "Found design unit 1: i_acl_pipeline_keep_going_altera_rand_gen_fn_sr-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_sr.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_sr.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590528 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_altera_rand_gen_fn_sr " "Found entity 1: i_acl_pipeline_keep_going_altera_rand_gen_fn_sr" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_sr.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_sr.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo-normal " "Found design unit 1: i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo-normal" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590545 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo " "Found entity 1: i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_rand_gen_fn_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_rand_gen_fn_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_rand_gen_fn_internal " "Found entity 1: altera_rand_gen_fn_internal" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_internal.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_internal.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_rand_gen_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_rand_gen_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_rand_gen_0 " "Found entity 1: Computer_System_rand_gen_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_rand_gen_0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_rand_gen_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_fifo_0.v 4 4 " "Found 4 design units, including 4 entities, in source file computer_system/synthesis/submodules/computer_system_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_fifo_0_single_clock_fifo " "Found entity 1: Computer_System_fifo_0_single_clock_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590607 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_fifo_0_scfifo_with_controls " "Found entity 2: Computer_System_fifo_0_scfifo_with_controls" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590607 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_fifo_0_map_avalonst_to_avalonmm " "Found entity 3: Computer_System_fifo_0_map_avalonst_to_avalonmm" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590607 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_fifo_0 " "Found entity 4: Computer_System_fifo_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System_Video_In_Subsystem-rtl " "Found design unit 1: Computer_System_Video_In_Subsystem-rtl" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083590999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083590999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_CSC " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem-rtl " "Found design unit 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem-rtl" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System_VGA_Subsystem-rtl " "Found design unit 1: Computer_System_VGA_Subsystem-rtl" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_char_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Char_Buffer " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591937 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM " "Found entity 2: Computer_System_SDRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(236) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1557083591957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Computer_System_SDRAM_test_component.v(237) " "Verilog HDL warning at Computer_System_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1557083591958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_test_component_ram_module " "Found entity 1: Computer_System_SDRAM_test_component_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591965 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_SDRAM_test_component " "Found entity 2: Computer_System_SDRAM_test_component" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083591985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083591985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_LEDs.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file computer_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592354 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592354 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "Computer_System/synthesis/submodules/altera_address_span_extender.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computer_System_Audio_Subsystem-rtl " "Found design unit 1: Computer_System_Audio_Subsystem-rtl" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592561 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592799 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083592815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083592988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083592988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083593702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083593702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ADC " "Found entity 1: Computer_System_ADC" {  } { { "Computer_System/synthesis/submodules/Computer_System_ADC.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ADC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083594238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083594238 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083594321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(318) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557083594531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(328) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557083594531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(338) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557083594531 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Computer_System_SDRAM.v(682) " "Verilog HDL or VHDL warning at Computer_System_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1557083594532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557083595936 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(239) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(239) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083596003 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083596646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ADC Computer_System:The_System\|Computer_System_ADC:adc " "Elaborating entity \"Computer_System_ADC\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "adc" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 1728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083597034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ADC.v" "ADC_CTRL" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ADC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083597671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "arm_a9_hps" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083597950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083598069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083598798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083598980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083599192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083599329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083599330 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083599331 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083599558 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083599561 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083599682 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1557083599817 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083599819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557083599827 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083599827 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083600626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083600627 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083600627 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083601173 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083601182 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083601182 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083601182 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083601182 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083601239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083601674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083602033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083602065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083602104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083605011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083605655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083605731 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083605731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083605976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083605976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083605988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083606047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083606315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083606465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083611817 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1557083611818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083611851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083611889 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083611889 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083611890 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083611890 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083611890 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083611890 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "av_config" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083614597 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083614818 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083614861 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "audio_subsystem" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 1963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" "audio" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083614995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083615076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083615110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083615148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083616551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083616688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083616688 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083616688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083616853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083616853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083616862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083616937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083616937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083616952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083617168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083617168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083617186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083617426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083617426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083617443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083617513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083617649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083617649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083617669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083617900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083617900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083617919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083618028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083618028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083618046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083618542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" "audio_pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "altera_pll_i" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619591 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557083619627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083619671 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083619671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" "rst_controller" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_f2h_mem_window_00000000 Computer_System:The_System\|computer_system_f2h_mem_window_00000000:f2h_mem_window_00000000 " "Elaborating entity \"computer_system_f2h_mem_window_00000000\" for hierarchy \"Computer_System:The_System\|computer_system_f2h_mem_window_00000000:f2h_mem_window_00000000\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "f2h_mem_window_00000000" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619791 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avs_cntl_readdata computer_system_f2h_mem_window_00000000.vhd(45) " "VHDL Signal Declaration warning at computer_system_f2h_mem_window_00000000.vhd(45): used implicit default value for signal \"avs_cntl_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557083619845 "|DE1_SoC_Computer|Computer_System:The_System|computer_system_f2h_mem_window_00000000:f2h_mem_window_00000000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|computer_system_f2h_mem_window_00000000:f2h_mem_window_00000000\|altera_address_span_extender:f2h_mem_window_00000000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|computer_system_f2h_mem_window_00000000:f2h_mem_window_00000000\|altera_address_span_extender:f2h_mem_window_00000000\"" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" "f2h_mem_window_00000000" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_00000000.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_f2h_mem_window_ff600000 Computer_System:The_System\|computer_system_f2h_mem_window_ff600000:f2h_mem_window_ff600000 " "Elaborating entity \"computer_system_f2h_mem_window_ff600000\" for hierarchy \"Computer_System:The_System\|computer_system_f2h_mem_window_ff600000:f2h_mem_window_ff600000\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "f2h_mem_window_ff600000" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619921 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avs_cntl_readdata computer_system_f2h_mem_window_ff600000.vhd(45) " "VHDL Signal Declaration warning at computer_system_f2h_mem_window_ff600000.vhd(45): used implicit default value for signal \"avs_cntl_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557083619923 "|DE1_SoC_Computer|Computer_System:The_System|computer_system_f2h_mem_window_ff600000:f2h_mem_window_ff600000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|computer_system_f2h_mem_window_ff600000:f2h_mem_window_ff600000\|altera_address_span_extender:f2h_mem_window_ff600000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|computer_system_f2h_mem_window_ff600000:f2h_mem_window_ff600000\|altera_address_span_extender:f2h_mem_window_ff600000\"" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" "f2h_mem_window_ff600000" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff600000.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083619971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_f2h_mem_window_ff800000 Computer_System:The_System\|computer_system_f2h_mem_window_ff800000:f2h_mem_window_ff800000 " "Elaborating entity \"computer_system_f2h_mem_window_ff800000\" for hierarchy \"Computer_System:The_System\|computer_system_f2h_mem_window_ff800000:f2h_mem_window_ff800000\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "f2h_mem_window_ff800000" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620015 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avs_cntl_readdata computer_system_f2h_mem_window_ff800000.vhd(45) " "VHDL Signal Declaration warning at computer_system_f2h_mem_window_ff800000.vhd(45): used implicit default value for signal \"avs_cntl_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557083620016 "|DE1_SoC_Computer|Computer_System:The_System|computer_system_f2h_mem_window_ff800000:f2h_mem_window_ff800000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|computer_system_f2h_mem_window_ff800000:f2h_mem_window_ff800000\|altera_address_span_extender:f2h_mem_window_ff800000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|computer_system_f2h_mem_window_ff800000:f2h_mem_window_ff800000\|altera_address_span_extender:f2h_mem_window_ff800000\"" {  } { { "Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" "f2h_mem_window_ff800000" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_f2h_mem_window_ff800000.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "hex3_hex0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX5_HEX4 Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"Computer_System_HEX5_HEX4\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "hex5_hex4" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "jtag_to_fpga_bridge" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083620595 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083620595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083620926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083621626 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083621626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083621830 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083621830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083621982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083622155 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "transacto" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083622556 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083622557 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083622662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:The_System\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_LEDs:leds\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "leds" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083623779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Onchip_SRAM Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "onchip_sram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083623861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "the_altsyncram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083625549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083625620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083625620 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083625620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsb2 " "Found entity 1: altsyncram_bsb2" {  } { { "db/altsyncram_bsb2.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_bsb2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083625897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083625897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsb2 Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated " "Elaborating entity \"altsyncram_bsb2\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083625906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083629418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083629418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_bsb2.tdf" "decode2" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_bsb2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083629433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083629587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083629587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_bsb2.tdf" "mux4" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_bsb2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083629602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:pixel_dma_addr_translation\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "pixel_dma_addr_translation" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "pushbuttons" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM Computer_System:The_System\|Computer_System_SDRAM:sdram " "Elaborating entity \"Computer_System_SDRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "sdram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:The_System\|Computer_System_SDRAM:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SDRAM.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "slider_switches" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "system_pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631905 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557083631926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083631975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083631975 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083631975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "vga_subsystem" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083632015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Alpha_Blender Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_alpha_blender" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083632055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_normal Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_normal\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083632132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "r_times_alpha" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083632550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083632572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083632572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083632572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083632572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 9 " "Parameter \"lpm_widtha\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083632572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083632572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083632572 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083632572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5n " "Found entity 1: mult_i5n" {  } { { "db/mult_i5n.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/mult_i5n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083632717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083632717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5n Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated " "Elaborating entity \"mult_i5n\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_normal:alpha_blender\|lpm_mult:r_times_alpha\|mult_i5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083632744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Char_Buffer Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Char_Buffer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_char_buffer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633412 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083633412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dd2 " "Found entity 1: altsyncram_6dd2" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_6dd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083633542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083633542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dd2 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated " "Elaborating entity \"altsyncram_6dd2\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Character_Rom" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083633711 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083633711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggo1 " "Found entity 1: altsyncram_ggo1" {  } { { "db/altsyncram_ggo1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ggo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083633841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083633841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ggo1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated " "Elaborating entity \"altsyncram_ggo1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_ggo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_controller" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083633977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083634007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083634008 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083634009 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_dual_clock_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083634043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083634880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083634899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083634899 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083634899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083635112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083635112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083635121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083635220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083635220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083635238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083635404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083635404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083635425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083635564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083635564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083635580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083635726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083635726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083635740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083635872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083635872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083635890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083636084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083636084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083636103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083636198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083636198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083636217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083636348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083636348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083636367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083636462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083636462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083636482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083636614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083636614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083636634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083636898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083636898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083636912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_PLL Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "video_pll" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "altera_pll_i" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637131 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557083637162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637195 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083637195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_pixel_dma" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(237) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(237): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083637243 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(238) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(238): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083637243 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(243) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(243): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083637243 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(244) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(244): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083637243 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(324) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(324): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083637245 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(338) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(338): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083637246 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "Image_Buffer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083637533 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083637533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083637669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083637669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083637783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083637783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083637915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083637915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083637936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_pixel_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083638110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083638506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083638523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083638524 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083638524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083638665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083638665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083638674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083638865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083638865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083638883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083639005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083639005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083639100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083639100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083639249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083639249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083639340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083639340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "vga_pixel_rgb_resampler" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083639688 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "video_in_subsystem" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "edge_detection_subsystem" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "chroma_filter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v(197) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v(197): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083639868 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "chroma_upsampler" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "edge_detection" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(111) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(111): object \"startofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083639937 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endofpacket Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(112) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(112): object \"endofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083639937 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(113) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(113): object \"empty\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083639937 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(114) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v(114): object \"valid\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083639938 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_gaussian_smoothing_filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 " "Elaborating entity \"altera_up_edge_detection_gaussian_smoothing_filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083639970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 altera_up_edge_detection_gaussian_smoothing_filter.v(201) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083639974 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(203) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083639974 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(205) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083639974 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "shift_register_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083640094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083640435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083640453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083640453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083640453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083640453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083640453 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083640453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mst " "Found entity 1: shift_taps_mst" {  } { { "db/shift_taps_mst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_mst.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083640597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083640597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_mst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated " "Elaborating entity \"shift_taps_mst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083640607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cre1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cre1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cre1 " "Found entity 1: altsyncram_cre1" {  } { { "db/altsyncram_cre1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_cre1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083640731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083640731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cre1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2 " "Elaborating entity \"altsyncram_cre1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2\"" {  } { { "db/shift_taps_mst.tdf" "altsyncram2" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_mst.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083640746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmf " "Found entity 1: cntr_kmf" {  } { { "db/cntr_kmf.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_kmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083640877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083640877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmf Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1 " "Elaborating entity \"cntr_kmf\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\"" {  } { { "db/shift_taps_mst.tdf" "cntr1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_mst.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083640893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083641010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083641010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4\"" {  } { { "db/cntr_kmf.tdf" "cmpr4" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_kmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083641031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_sobel_operator Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2 " "Elaborating entity \"altera_up_edge_detection_sobel_operator\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_2" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083641728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "shift_register_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083641782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083641909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083641927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083641927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083641927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083641927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083641927 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083641927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nst " "Found entity 1: shift_taps_nst" {  } { { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083642041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083642041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated " "Elaborating entity \"shift_taps_nst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ere1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ere1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ere1 " "Found entity 1: altsyncram_ere1" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083642167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083642167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ere1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2 " "Elaborating entity \"altsyncram_ere1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\"" {  } { { "db/shift_taps_nst.tdf" "altsyncram2" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_nonmaximum_suppression Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3 " "Elaborating entity \"altera_up_edge_detection_nonmaximum_suppression\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_3" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "shift_register_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083642712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083642712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083642712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083642712 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083642712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vtt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vtt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vtt " "Found entity 1: shift_taps_vtt" {  } { { "db/shift_taps_vtt.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_vtt.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083642824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083642824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vtt Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated " "Elaborating entity \"shift_taps_vtt\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ute1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ute1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ute1 " "Found entity 1: altsyncram_ute1" {  } { { "db/altsyncram_ute1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ute1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083642956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083642956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ute1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2 " "Elaborating entity \"altsyncram_ute1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\"" {  } { { "db/shift_taps_vtt.tdf" "altsyncram2" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_vtt.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083642972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_hysteresis Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4 " "Elaborating entity \"altera_up_edge_detection_hysteresis\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_4" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083643283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_edge_detection_hysteresis.v(111) " "Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083643284 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_pixel_info_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register " "Elaborating entity \"altera_up_edge_detection_pixel_info_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "Pixel_Info_Shift_Register" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083643737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "altshift_taps_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083643884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083643897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083643898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083643898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 3628 " "Parameter \"tap_distance\" = \"3628\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083643898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083643898 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083643898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aut " "Found entity 1: shift_taps_aut" {  } { { "db/shift_taps_aut.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_aut.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083644010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083644010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_aut Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated " "Elaborating entity \"shift_taps_aut\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ue1 " "Found entity 1: altsyncram_6ue1" {  } { { "db/altsyncram_6ue1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_6ue1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083644136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083644136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ue1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2 " "Elaborating entity \"altsyncram_6ue1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2\"" {  } { { "db/shift_taps_aut.tdf" "altsyncram2" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_aut.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_7of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083644277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083644277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_aut.tdf" "cntr1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_aut.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083644414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083644414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_7of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "edge_detection_router_controller" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 296 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\" with the following parameter:" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 296 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083644518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "video_stream_merger" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "video_stream_splitter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "ITU_R_656_Decoder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "Video_In_Dual_Clock_FIFO" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083644717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083645123 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083645123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdr1 " "Found entity 1: dcfifo_jdr1" {  } { { "db/dcfifo_jdr1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_jdr1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083645271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083645271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdr1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated " "Elaborating entity \"dcfifo_jdr1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb81 " "Found entity 1: altsyncram_bb81" {  } { { "db/altsyncram_bb81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_bb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083645513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083645513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb81 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|altsyncram_bb81:fifo_ram " "Elaborating entity \"altsyncram_bb81\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|altsyncram_bb81:fifo_ram\"" {  } { { "db/dcfifo_jdr1.tdf" "fifo_ram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_jdr1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_k9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083645657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083645657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_jdr1.tdf" "rs_dgwp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_jdr1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083645748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083645748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe6" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_k9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_l9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083645902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083645902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_jdr1.tdf" "ws_dgrp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_jdr1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083645918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dffpipe_6v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083645997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083645997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe9" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/alt_synch_pipe_l9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cmpr_0v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083646136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083646136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_jdr1.tdf" "rdempty_eq_comp" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_jdr1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_CSC Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_CSC\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in_csc" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "YCrCb_to_RGB" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083646422 ""}  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083646422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vmq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vmq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vmq " "Found entity 1: mult_vmq" {  } { { "db/mult_vmq.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/mult_vmq.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083646563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083646563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vmq Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated " "Elaborating entity \"mult_vmq\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in_chroma_resampler" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Clipper Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Clipper\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in_clipper" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Drop" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083646983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647020 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647020 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Add" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647090 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647092 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_DMA Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in_dma" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_Video_In_Subsystem_Video_In_DMA.v(172) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647125 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_Video_In_Subsystem_Video_In_DMA.v(175) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647125 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "DMA_Control_Slave" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647156 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647156 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "From_Stream_to_Memory" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in_rgb_resampler" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083647255 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647256 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Scaler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "video_in_scaler" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "Shrink_Frame" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647322 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083647323 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_0 Computer_System:The_System\|Computer_System_fifo_0:fifo_0 " "Elaborating entity \"Computer_System_fifo_0\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "fifo_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_0_scfifo_with_controls Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"Computer_System_fifo_0_scfifo_with_controls\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "the_scfifo_with_controls" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_0_single_clock_fifo Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo " "Elaborating entity \"Computer_System_fifo_0_single_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "the_scfifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "single_clock_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083647698 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083647698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_32a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_32a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_32a1 " "Found entity 1: scfifo_32a1" {  } { { "db/scfifo_32a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_32a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083647822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083647822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_32a1 Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated " "Elaborating entity \"scfifo_32a1\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a8a1 " "Found entity 1: a_dpfifo_a8a1" {  } { { "db/a_dpfifo_a8a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_a8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083647931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083647931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a8a1 Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo " "Elaborating entity \"a_dpfifo_a8a1\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\"" {  } { { "db/scfifo_32a1.tdf" "dpfifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_32a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083647945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083648023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083648023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_a8a1.tdf" "fifo_state" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_a8a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083648159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083648159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state\|cntr_ug7:count_usedw " "Elaborating entity \"cntr_ug7\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|a_fefifo_56f:fifo_state\|cntr_ug7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gqs1 " "Found entity 1: altsyncram_gqs1" {  } { { "db/altsyncram_gqs1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_gqs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083648323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083648323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gqs1 Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram " "Elaborating entity \"altsyncram_gqs1\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|altsyncram_gqs1:FIFOram\"" {  } { { "db/a_dpfifo_a8a1.tdf" "FIFOram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_a8a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083648504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083648504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|cntr_igb:rd_ptr_count " "Elaborating entity \"cntr_igb\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_scfifo_with_controls:the_scfifo_with_controls\|Computer_System_fifo_0_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_32a1:auto_generated\|a_dpfifo_a8a1:dpfifo\|cntr_igb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a8a1.tdf" "rd_ptr_count" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_a8a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_0_map_avalonst_to_avalonmm Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm " "Elaborating entity \"Computer_System_fifo_0_map_avalonst_to_avalonmm\" for hierarchy \"Computer_System:The_System\|Computer_System_fifo_0:fifo_0\|Computer_System_fifo_0_map_avalonst_to_avalonmm:the_map_avalonst_to_avalonmm\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_fifo_0.v" "the_map_avalonst_to_avalonmm" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_fifo_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_rand_gen_0 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0 " "Elaborating entity \"Computer_System_rand_gen_0\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "rand_gen_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_internal Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst " "Elaborating entity \"altera_rand_gen_fn_internal\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_rand_gen_0.sv" "altera_rand_gen_fn_inst" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_rand_gen_0.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_function_wrapper Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal " "Elaborating entity \"altera_rand_gen_fn_function_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_internal.v" "altera_rand_gen_fn_internal" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_internal.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_function Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function " "Elaborating entity \"altera_rand_gen_fn_function\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" "thealtera_rand_gen_fn_function" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo:thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo " "Elaborating entity \"i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo:thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" "thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083648978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo:thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo:thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo\|acl_data_fifo:thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" "thei_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn_valid_fifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_altera_rand_gen_fn_sr Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|i_acl_pipeline_keep_going_altera_rand_gen_fn_sr:thei_acl_pipeline_keep_going_altera_rand_gen_fn_sr " "Elaborating entity \"i_acl_pipeline_keep_going_altera_rand_gen_fn_sr\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|i_acl_pipeline_keep_going_altera_rand_gen_fn_sr:thei_acl_pipeline_keep_going_altera_rand_gen_fn_sr\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" "thei_acl_pipeline_keep_going_altera_rand_gen_fn_sr" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_altera_rand_gen_fn_B1_start Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start " "Elaborating entity \"bb_altera_rand_gen_fn_B1_start\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" "thebb_altera_rand_gen_fn_B1_start" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_B1_start_branch Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|altera_rand_gen_fn_B1_start_branch:thealtera_rand_gen_fn_B1_start_branch " "Elaborating entity \"altera_rand_gen_fn_B1_start_branch\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|altera_rand_gen_fn_B1_start_branch:thealtera_rand_gen_fn_B1_start_branch\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" "thealtera_rand_gen_fn_B1_start_branch" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_B1_start_merge Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|altera_rand_gen_fn_B1_start_merge:thealtera_rand_gen_fn_B1_start_merge " "Elaborating entity \"altera_rand_gen_fn_B1_start_merge\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|altera_rand_gen_fn_B1_start_merge:thealtera_rand_gen_fn_B1_start_merge\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" "thealtera_rand_gen_fn_B1_start_merge" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_altera_rand_gen_fn_B1_start_stall_region Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region " "Elaborating entity \"bb_altera_rand_gen_fn_B1_start_stall_region\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" "thebb_altera_rand_gen_fn_B1_start_stall_region" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65:thei_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn " "Elaborating entity \"i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65:thei_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "thei_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65:thei_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn65:thei_iowr_bl_return_unnamed_altera_rand_gen_fn3_altera_rand_gen_fn\|st_write:theiowr\"" {  } { { "Computer_System/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_genA0Zra_rand_gen_fn65.vhd" "theiowr" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iowr_bl_return_unnamed_altera_rand_genA0Zra_rand_gen_fn65.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64:thei_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn " "Elaborating entity \"i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64:thei_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "thei_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_write Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64:thei_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn\|st_write:theiowr " "Elaborating entity \"st_write\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn64:thei_iowr_bl_rand_num_unnamed_altera_rand_gen_fn2_altera_rand_gen_fn\|st_write:theiowr\"" {  } { { "Computer_System/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_gA0Zra_rand_gen_fn64.vhd" "theiowr" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iowr_bl_rand_num_unnamed_altera_rand_gA0Zra_rand_gen_fn64.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 13 " "Parameter \"lpm_numwords\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083649721 ""}  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083649721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_93d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_93d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_93d1 " "Found entity 1: scfifo_93d1" {  } { { "db/scfifo_93d1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_93d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083649844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083649844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_93d1 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated " "Elaborating entity \"scfifo_93d1\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083649855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_36a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_36a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_36a1 " "Found entity 1: a_dpfifo_36a1" {  } { { "db/a_dpfifo_36a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083650003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083650003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_36a1 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo " "Elaborating entity \"a_dpfifo_36a1\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\"" {  } { { "db/scfifo_93d1.tdf" "dpfifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_93d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldn1 " "Found entity 1: altsyncram_ldn1" {  } { { "db/altsyncram_ldn1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ldn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083650166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083650166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldn1 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|altsyncram_ldn1:FIFOram " "Elaborating entity \"altsyncram_ldn1\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|altsyncram_ldn1:FIFOram\"" {  } { { "db/a_dpfifo_36a1.tdf" "FIFOram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083650302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083650302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_36a1.tdf" "almost_full_comparer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_36a1.tdf" "three_comparison" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083650505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083650505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_36a1.tdf" "rd_ptr_msb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083650652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083650652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_36a1.tdf" "usedw_counter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083650813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083650813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|acl_data_fifo:theredist0_i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn_out_o_data_12_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_93d1:auto_generated\|a_dpfifo_36a1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_36a1.tdf" "wr_ptr" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_36a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x " "Elaborating entity \"i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x " "Elaborating entity \"i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" "thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083650933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist115_sync_in_aunroll_x_in_i_valid_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist115_sync_in_aunroll_x_in_i_valid_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist115_sync_in_aunroll_x_in_i_valid_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist116_sync_in_aunroll_x_in_i_valid_8 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist116_sync_in_aunroll_x_in_i_valid_8\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist116_sync_in_aunroll_x_in_i_valid_8" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn35 " "Elaborating entity \"acl_push\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn35\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn34.vhd" "thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn35" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s3_altera_rand_gen_fn_A0Zra_rand_gen_fn34.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn35\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn35\|acl_data_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083651485 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x|i_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn34:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn|acl_push:thei_acl_push_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_push6_altera_rand_gen_fn35|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29:thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29:thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29:thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn\|acl_pop:thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn30 " "Elaborating entity \"acl_pop\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn29:thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn\|acl_pop:thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn30\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn29.vhd" "thei_acl_pop_i32_e0_s3_altera_rand_gen_fn_4ia_addr_0_pop6_altera_rand_gen_fn30" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s3_altera_rand_gen_fn_4A0Zra_rand_gen_fn29.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist118_i_xor21_i35_compressed_altera_rand_gen_fn_altera_rand_gen_fn33_xor21_i35_shuffle_join_x_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist118_i_xor21_i35_compressed_altera_rand_gen_fn_altera_rand_gen_fn33_xor21_i35_shuffle_join_x_q_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist118_i_xor21_i35_compressed_altera_rand_gen_fn_altera_rand_gen_fn33_xor21_i35_shuffle_join_x_q_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn21 " "Elaborating entity \"acl_push\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn21\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn20.vhd" "thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn21" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s1_altera_rand_gen_fn_A0Zra_rand_gen_fn20.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn21\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn20:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_push8_altera_rand_gen_fn21\|acl_staging_reg:staging_reg\"" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "staging_reg" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15:thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15:thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15:thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn\|acl_pop:thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn16 " "Elaborating entity \"acl_pop\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn15:thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn\|acl_pop:thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn16\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn15.vhd" "thei_acl_pop_i32_e0_s1_altera_rand_gen_fn_4ia_addr_0_pop8_altera_rand_gen_fn16" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i32_e0_s1_altera_rand_gen_fn_4A0Zra_rand_gen_fn15.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn28 " "Elaborating entity \"acl_push\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn28\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn27.vhd" "thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn28" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_e0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn27.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083651970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn28\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn28\|acl_data_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083652011 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x|i_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn27:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn|acl_push:thei_acl_push_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_push7_altera_rand_gen_fn28|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22:thei_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn22:thei_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_pop_i32_e0_s2_altera_rand_gen_fn_4ia_addr_0_pop7_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist76_i_reduction_altera_rand_gen_fn_26_altera_rand_gen_fn_vt_select_1_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist76_i_reduction_altera_rand_gen_fn_26_altera_rand_gen_fn_vt_select_1_b_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist76_i_reduction_altera_rand_gen_fn_26_altera_rand_gen_fn_vt_select_1_b_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist75_i_reduction_altera_rand_gen_fn_27_altera_rand_gen_fn_vt_select_2_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist75_i_reduction_altera_rand_gen_fn_27_altera_rand_gen_fn_vt_select_2_b_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist75_i_reduction_altera_rand_gen_fn_27_altera_rand_gen_fn_vt_select_2_b_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist74_i_reduction_altera_rand_gen_fn_28_altera_rand_gen_fn_vt_select_3_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist74_i_reduction_altera_rand_gen_fn_28_altera_rand_gen_fn_vt_select_3_b_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist74_i_reduction_altera_rand_gen_fn_28_altera_rand_gen_fn_vt_select_3_b_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist73_i_reduction_altera_rand_gen_fn_29_altera_rand_gen_fn_vt_select_4_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist73_i_reduction_altera_rand_gen_fn_29_altera_rand_gen_fn_vt_select_4_b_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist73_i_reduction_altera_rand_gen_fn_29_altera_rand_gen_fn_vt_select_4_b_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist111_i_add_i_altera_rand_gen_fn_vt_select_28_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist111_i_add_i_altera_rand_gen_fn_vt_select_28_b_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist111_i_add_i_altera_rand_gen_fn_vt_select_28_b_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56:thei_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn56:thei_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_push_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_push3_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51:thei_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn51:thei_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_pop_i32_m0_s3_altera_rand_gen_fn_4ia_addr_0_pop3_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083652945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41:thei_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn41:thei_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_push_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_push5_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083653362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36:thei_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn36:thei_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_pop_i32_m0_s1_altera_rand_gen_fn_4ia_addr_0_pop5_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083653445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083653833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn50 " "Elaborating entity \"acl_push\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn50\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn49.vhd" "thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn50" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i32_m0_s2_altera_rand_gen_fn_A0Zra_rand_gen_fn49.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083653873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn50\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn\|acl_push:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn50\|acl_data_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083653901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(222) " "Verilog HDL assignment warning at acl_data_fifo.v(222): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_data_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_data_fifo.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083653903 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x|i_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn49:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn|acl_push:thei_acl_push_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_push4_altera_rand_gen_fn50|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43:thei_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|i_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn43:thei_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "thei_acl_pop_i32_m0_s2_altera_rand_gen_fn_4ia_addr_0_pop4_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 3971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083653955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist110_i_and9_i17_altera_rand_gen_fn_vt_select_31_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13:thei_sfc_logic_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn13_aunroll_x\|dspba_delay:redist110_i_and9_i17_altera_rand_gen_fn_vt_select_31_b_1\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" "redist110_i_and9_i17_altera_rand_gen_fn_vt_select_31_b_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c1_wt_entry_altera_rand_gen_A0Zra_rand_gen_fn13.vhd" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" "thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_A0Ztera_rand_gen_fn.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" "thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67 " "Elaborating entity \"acl_data_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\"" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zn_fn66_data_fifo.vhd" "thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zn_fn66_data_fifo.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_data_fifo.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083654510 ""}  } { { "Computer_System/synthesis/submodules/acl_fifo.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_fifo.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083654510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_55d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_55d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_55d1 " "Found entity 1: scfifo_55d1" {  } { { "db/scfifo_55d1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_55d1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083654644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083654644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_55d1 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated " "Elaborating entity \"scfifo_55d1\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v7a1 " "Found entity 1: a_dpfifo_v7a1" {  } { { "db/a_dpfifo_v7a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_v7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083654753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083654753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v7a1 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo " "Elaborating entity \"a_dpfifo_v7a1\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\"" {  } { { "db/scfifo_55d1.tdf" "dpfifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_55d1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7hn1 " "Found entity 1: altsyncram_7hn1" {  } { { "db/altsyncram_7hn1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_7hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083654974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083654974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7hn1 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|altsyncram_7hn1:FIFOram " "Elaborating entity \"altsyncram_7hn1\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|altsyncram_7hn1:FIFOram\"" {  } { { "db/a_dpfifo_v7a1.tdf" "FIFOram" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_v7a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083654993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn66_data_fifo_aunroll_x\|acl_data_fifo:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn67\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_55d1:auto_generated\|a_dpfifo_v7a1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v7a1.tdf" "almost_full_comparer" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_v7a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector " "Elaborating entity \"i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\"" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" "thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zra_rand_gen_fn63.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\"" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zfn_full_detector.vhd" "thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c1_wt_entry_altera_rand_gA0Zfn_full_detector.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(144) " "Verilog HDL assignment warning at acl_full_detector.v(144): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_full_detector.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_full_detector.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(155) " "Verilog HDL assignment warning at acl_full_detector.v(155): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_full_detector.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_full_detector.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(157) " "Verilog HDL assignment warning at acl_full_detector.v(157): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_full_detector.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_full_detector.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655288 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "Computer_System/synthesis/submodules/acl_full_detector.v" "acl_reset_handler_inst" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_full_detector.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline " "Elaborating entity \"acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\"" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "reset_fanout_pipeline" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_pulse_extender Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender " "Elaborating entity \"acl_reset_pulse_extender\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_reset_pulse_extender:pulse_extender\"" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "pulse_extender" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(227) " "Verilog HDL assignment warning at acl_reset_handler.sv(227): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655364 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_reset_handler.sv(244) " "Verilog HDL assignment warning at acl_reset_handler.sv(244): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655365 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector|acl_reset_handler:acl_reset_handler_inst|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline|acl_reset_pulse_extender:pulse_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fanout_pipeline Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst " "Elaborating entity \"acl_fanout_pipeline\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn:thei_sfc_c1_wt_entry_altera_rand_gen_fn_c1_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn63:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_full_detector:thei_acl_sfc_exit_c1_wt_entry_altera_rand_gen_fn_c1_exit_altera_rand_gen_fn_full_detector\|acl_reset_handler:acl_reset_handler_inst\|acl_reset_fanout_pipeline_with_synchronizer_and_pulse_extender:reset_fanout_pipeline\|acl_fanout_pipeline:reset_sync_fanout_pipeline_inst\"" {  } { { "Computer_System/synthesis/submodules/acl_reset_handler.sv" "reset_sync_fanout_pipeline_inst" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_reset_handler.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655388 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1557083655389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x " "Elaborating entity \"i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x " "Elaborating entity \"i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" "thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pipeline_keep_going_altera_rand_gen_fn6 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn " "Elaborating entity \"i_acl_pipeline_keep_going_altera_rand_gen_fn6\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" "thei_acl_pipeline_keep_going_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\|acl_pipeline:thei_acl_pipeline_keep_going_altera_rand_gen_fn7 " "Elaborating entity \"acl_pipeline\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\|acl_pipeline:thei_acl_pipeline_keep_going_altera_rand_gen_fn7\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" "thei_acl_pipeline_keep_going_altera_rand_gen_fn7" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655546 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(51) " "Output port \"data_out\" at acl_pipeline.v(51) has no driver" {  } { { "Computer_System/synthesis/submodules/acl_pipeline.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_pipeline.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1557083655549 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn|acl_pipeline:thei_acl_pipeline_keep_going_altera_rand_gen_fn7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\|acl_pipeline:thei_acl_pipeline_keep_going_altera_rand_gen_fn7\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\|acl_pipeline:thei_acl_pipeline_keep_going_altera_rand_gen_fn7\|acl_staging_reg:asr\"" {  } { { "Computer_System/synthesis/submodules/acl_pipeline.v" "asr" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_pipeline_keep_going_altera_rand_gen_fn6:thei_acl_pipeline_keep_going_altera_rand_gen_fn\|acl_dspba_buffer:thepassthru\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" "thepassthru" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pipeline_keep_going_altera_rand_gen_fn6.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_notexitcond_altera_rand_gen_fn8 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_push_i1_notexitcond_altera_rand_gen_fn8:thei_acl_push_i1_notexitcond_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i1_notexitcond_altera_rand_gen_fn8\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_push_i1_notexitcond_altera_rand_gen_fn8:thei_acl_push_i1_notexitcond_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" "thei_acl_push_i1_notexitcond_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_logic_c0_wt_entry_altera_rand_gen_A0Zera_rand_gen_fn4.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_push_i1_notexitcond_altera_rand_gen_fn8:thei_acl_push_i1_notexitcond_altera_rand_gen_fn\|acl_push:thei_acl_push_i1_notexitcond_altera_rand_gen_fn9 " "Elaborating entity \"acl_push\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4:thei_sfc_logic_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn4_aunroll_x\|i_acl_push_i1_notexitcond_altera_rand_gen_fn8:thei_acl_push_i1_notexitcond_altera_rand_gen_fn\|acl_push:thei_acl_push_i1_notexitcond_altera_rand_gen_fn9\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" "thei_acl_push_i1_notexitcond_altera_rand_gen_fn9" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_notexitcond_altera_rand_gen_fn8.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x " "Elaborating entity \"i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" "thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_A0Ztera_rand_gen_fn.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x\|i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x\|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn11\"" {  } { { "Computer_System/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_gA0Zra_rand_gen_fn10.vhd" "thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn11" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_sfc_exit_c0_wt_entry_altera_rand_gA0Zra_rand_gen_fn10.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(68) " "Verilog HDL assignment warning at acl_enable_sink.v(68): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_enable_sink.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655752 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(84) " "Verilog HDL assignment warning at acl_enable_sink.v(84): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/acl_enable_sink.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_enable_sink.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083655753 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_rand_gen_0:rand_gen_0|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region|i_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn:thei_sfc_c0_wt_entry_altera_rand_gen_fn_c0_enter_altera_rand_gen_fn_aunroll_x|i_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn10:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn_aunroll_x|acl_enable_sink:thei_acl_sfc_exit_c0_wt_entry_altera_rand_gen_fn_c0_exit_altera_rand_gen_fn11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_B1_start_merge_reg Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|altera_rand_gen_fn_B1_start_merge_reg:thealtera_rand_gen_fn_B1_start_merge_reg_aunroll_x " "Elaborating entity \"altera_rand_gen_fn_B1_start_merge_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|altera_rand_gen_fn_B1_start_merge_reg:thealtera_rand_gen_fn_B1_start_merge_reg_aunroll_x\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "thealtera_rand_gen_fn_B1_start_merge_reg_aunroll_x" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12:thei_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn " "Elaborating entity \"i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12:thei_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" "thei_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B1_start_stall_region.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "st_read Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12:thei_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn\|st_read:theiord " "Elaborating entity \"st_read\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B1_start:thebb_altera_rand_gen_fn_B1_start\|bb_altera_rand_gen_fn_B1_start_stall_region:thebb_altera_rand_gen_fn_B1_start_stall_region\|i_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn12:thei_iord_bl_do_unnamed_altera_rand_gen_fn1_altera_rand_gen_fn\|st_read:theiord\"" {  } { { "Computer_System/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1A0Zra_rand_gen_fn12.vhd" "theiord" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_iord_bl_do_unnamed_altera_rand_gen_fn1A0Zra_rand_gen_fn12.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_altera_rand_gen_fn_B0_runOnce Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce " "Elaborating entity \"bb_altera_rand_gen_fn_B0_runOnce\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" "thebb_altera_rand_gen_fn_B0_runOnce" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_B0_runOnce_branch Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|altera_rand_gen_fn_B0_runOnce_branch:thealtera_rand_gen_fn_B0_runOnce_branch " "Elaborating entity \"altera_rand_gen_fn_B0_runOnce_branch\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|altera_rand_gen_fn_B0_runOnce_branch:thealtera_rand_gen_fn_B0_runOnce_branch\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" "thealtera_rand_gen_fn_B0_runOnce_branch" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083655985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bb_altera_rand_gen_fn_B0_runOnce_stall_region Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region " "Elaborating entity \"bb_altera_rand_gen_fn_B0_runOnce_stall_region\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" "thebb_altera_rand_gen_fn_B0_runOnce_stall_region" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_B0_runOnce_merge_reg Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|altera_rand_gen_fn_B0_runOnce_merge_reg:thealtera_rand_gen_fn_B0_runOnce_merge_reg " "Elaborating entity \"altera_rand_gen_fn_B0_runOnce_merge_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|altera_rand_gen_fn_B0_runOnce_merge_reg:thealtera_rand_gen_fn_B0_runOnce_merge_reg\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" "thealtera_rand_gen_fn_B0_runOnce_merge_reg" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_altera_rand_gen_fn2 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn " "Elaborating entity \"i_acl_push_i1_wt_limpush_altera_rand_gen_fn2\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" "thei_acl_push_i1_wt_limpush_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\|acl_push:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn3 " "Elaborating entity \"acl_push\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\|acl_push:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn3\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" "thei_acl_push_i1_wt_limpush_altera_rand_gen_fn3" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\|acl_push:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn3\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\|acl_push:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn3\|acl_token_fifo_counter:fifo\"" {  } { { "Computer_System/synthesis/submodules/acl_push.v" "fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/acl_push.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg " "Elaborating entity \"i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn2:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn\|i_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg:thei_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg\"" {  } { { "Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" "thei_acl_push_i1_wt_limpush_altera_rand_gen_fn_reg" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_push_i1_wt_limpush_altera_rand_gen_fn2.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0 Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn " "Elaborating entity \"i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" "thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce_stall_region.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn\|acl_pop:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn1 " "Elaborating entity \"acl_pop\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn\|acl_pop:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn1\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" "thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg " "Elaborating entity \"i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|bb_altera_rand_gen_fn_B0_runOnce_stall_region:thebb_altera_rand_gen_fn_B0_runOnce_stall_region\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn\|i_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg:thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg\"" {  } { { "Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" "thei_acl_pop_i1_wt_limpop_altera_rand_gen_fn_reg" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/i_acl_pop_i1_wt_limpop_altera_rand_gen_fn0.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_rand_gen_fn_B0_runOnce_merge Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|altera_rand_gen_fn_B0_runOnce_merge:thealtera_rand_gen_fn_B0_runOnce_merge " "Elaborating entity \"altera_rand_gen_fn_B0_runOnce_merge\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|altera_rand_gen_fn_function:thealtera_rand_gen_fn_function\|bb_altera_rand_gen_fn_B0_runOnce:thebb_altera_rand_gen_fn_B0_runOnce\|altera_rand_gen_fn_B0_runOnce_merge:thealtera_rand_gen_fn_B0_runOnce_merge\"" {  } { { "Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" "thealtera_rand_gen_fn_B0_runOnce_merge" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/bb_altera_rand_gen_fn_B0_runOnce.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"Computer_System:The_System\|Computer_System_rand_gen_0:rand_gen_0\|altera_rand_gen_fn_internal:altera_rand_gen_fn_inst\|altera_rand_gen_fn_function_wrapper:altera_rand_gen_fn_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" "thereset_wire_inst" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_rand_gen_fn_function_wrapper.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "mm_interconnect_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_expanded_master_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_hps_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_hps_bridge_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_hps_bridge_master_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_expanded_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff600000_expanded_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff800000_expanded_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_hps_bridge_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083656981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657287 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083657306 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_004" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_expanded_master_limiter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083657994 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083658004 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083658005 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083658006 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083658059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083658106 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083658119 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083658120 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "mm_interconnect_1" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083658170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "video_in_dma_addr_translation_master_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "video_in_subsystem_video_in_dma_master_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "adc_adc_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "audio_subsystem_audio_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "av_config_avalon_av_config_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:vga_subsystem_char_buffer_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_control_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_in_subsystem_edge_detection_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:video_in_subsystem_edge_detection_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "video_in_subsystem_edge_detection_control_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:f2h_mem_window_00000000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:f2h_mem_window_00000000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_windowed_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:f2h_mem_window_ff600000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:f2h_mem_window_ff600000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_ff600000_windowed_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083660994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:f2h_mem_window_ff800000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:f2h_mem_window_ff800000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_ff800000_windowed_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 3954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_out_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "fifo_0_out_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "pixel_dma_addr_translation_slave_translator" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "video_in_dma_addr_translation_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "pixel_dma_addr_translation_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "video_in_subsystem_video_in_dma_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:vga_subsystem_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent_rsp_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 4996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:vga_subsystem_char_buffer_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_agent_rdata_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083661886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_agent" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_agent_rsp_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_agent_rdata_fifo" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 5369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083662981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_002" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_003" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\|Computer_System_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\|Computer_System_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_004" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_006 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_006:router_006 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_006\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_006:router_006\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_006" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_006_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_006:router_006\|Computer_System_mm_interconnect_1_router_006_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_006_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_006:router_006\|Computer_System_mm_interconnect_1_router_006_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_006.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_007 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_007:router_007 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_007:router_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_007" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_007_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_007:router_007\|Computer_System_mm_interconnect_1_router_007_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_007_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_007:router_007\|Computer_System_mm_interconnect_1_router_007_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_008 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_008:router_008 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_008:router_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_008" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_008_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_008:router_008\|Computer_System_mm_interconnect_1_router_008_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_008_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_008:router_008\|Computer_System_mm_interconnect_1_router_008_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_009 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_009:router_009 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_009\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_009:router_009\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_009" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_009_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_009:router_009\|Computer_System_mm_interconnect_1_router_009_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_009_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_009:router_009\|Computer_System_mm_interconnect_1_router_009_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_009.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_010 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_010:router_010 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_010:router_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_010" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_010_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_010:router_010\|Computer_System_mm_interconnect_1_router_010_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_010_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_010:router_010\|Computer_System_mm_interconnect_1_router_010_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_011 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_011:router_011 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_011\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_011:router_011\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_011" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_011_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_011:router_011\|Computer_System_mm_interconnect_1_router_011_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_011_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_011:router_011\|Computer_System_mm_interconnect_1_router_011_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_011.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_012 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_012:router_012 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_012\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_012:router_012\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_012" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_012_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_012:router_012\|Computer_System_mm_interconnect_1_router_012_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_012_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_012:router_012\|Computer_System_mm_interconnect_1_router_012_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_012.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083663925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_017 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_017:router_017 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_017\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_017:router_017\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_017" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_017_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_017:router_017\|Computer_System_mm_interconnect_1_router_017_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_017_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_017:router_017\|Computer_System_mm_interconnect_1_router_017_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_017.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_023 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_023:router_023 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_023\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_023:router_023\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_023" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_023_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_023:router_023\|Computer_System_mm_interconnect_1_router_023_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_023_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_023:router_023\|Computer_System_mm_interconnect_1_router_023_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_023.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_024 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_024:router_024 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_024\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_024:router_024\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_024" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_024_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_024:router_024\|Computer_System_mm_interconnect_1_router_024_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_024_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_024:router_024\|Computer_System_mm_interconnect_1_router_024_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_024.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_027 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_027:router_027 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_027\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_027:router_027\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_027" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 8971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_027_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_027:router_027\|Computer_System_mm_interconnect_1_router_027_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_027_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_027:router_027\|Computer_System_mm_interconnect_1_router_027_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_027.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_030 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_030:router_030 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_030\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_030:router_030\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_030" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_030_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_030:router_030\|Computer_System_mm_interconnect_1_router_030_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_030_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_030:router_030\|Computer_System_mm_interconnect_1_router_030_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" "the_default_decode" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_030.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_limiter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_limiter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083664881 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 34 to match size of target (32)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557083664881 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083664972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:vga_subsystem_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083665599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux_002" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_003 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_003:cmd_demux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux_003" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_004 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_004:cmd_demux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux_004" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_007 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_007:cmd_demux_007 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_007:cmd_demux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux_007" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_008 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_008:cmd_demux_008 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_008:cmd_demux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux_008" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_001 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_001" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_001.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_002" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_003 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_003:cmd_mux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_003" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_008 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_008:cmd_mux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_008" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 10877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083667981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_008.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux_008.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_015 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_015:cmd_mux_015 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_015\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_015:cmd_mux_015\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux_015" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_001 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux_001" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux_002" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_003 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_003:rsp_demux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux_003" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_008 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_008:rsp_demux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux_008" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux_002" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_002.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083668999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_003 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_003:rsp_mux_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux_003" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 11954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_004 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_004:rsp_mux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux_004" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_004.sv" "arb" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux_004.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_007 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_007:rsp_mux_007 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_007:rsp_mux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux_007" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_008 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_008:rsp_mux_008 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_008:rsp_mux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux_008" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669452 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669468 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669468 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669599 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669615 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669615 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669673 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669785 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669799 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669799 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669866 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669882 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083669882 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "video_in_subsystem_video_in_dma_master_to_onchip_sram_s1_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083669934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083669944 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083669945 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083669945 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_in_subsystem_video_in_dma_master_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670024 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670033 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670034 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670034 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670102 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670103 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670104 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 12987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670174 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670177 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670177 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "vga_subsystem_char_buffer_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670352 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670353 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670354 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670458 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670459 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670460 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670581 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670582 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670582 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670672 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083670687 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083670687 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:sdram_s1_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670752 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670754 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557083670754 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670869 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083670887 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083670887 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083670927 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083670942 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557083670942 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_sram_s2_to_vga_subsystem_pixel_dma_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "avalon_st_adapter_002" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 13734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\|Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_avalon_st_adapter_002:avalon_st_adapter_002\|Computer_System_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "irq_mapper" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper_001 Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Computer_System_irq_mapper_001\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "irq_mapper_001" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "avalon_st_adapter" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_avalon_st_adapter_timing_adapter_0 Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\|Computer_System_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Computer_System_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_avalon_st_adapter:avalon_st_adapter\|Computer_System_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_avalon_st_adapter.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_rst_controller Computer_System:The_System\|computer_system_rst_controller:rst_controller " "Elaborating entity \"computer_system_rst_controller\" for hierarchy \"Computer_System:The_System\|computer_system_rst_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "rst_controller" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|computer_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/computer_system_rst_controller.vhd" "rst_controller" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_rst_controller_001 Computer_System:The_System\|computer_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"computer_system_rst_controller_001\" for hierarchy \"Computer_System:The_System\|computer_system_rst_controller_001:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "rst_controller_001" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671627 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req computer_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at computer_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557083671628 "|DE1_SoC_Computer|Computer_System:The_System|computer_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|computer_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/computer_system_rst_controller_001.vhd" "rst_controller_001" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer_system_rst_controller_006 Computer_System:The_System\|computer_system_rst_controller_006:rst_controller_006 " "Elaborating entity \"computer_system_rst_controller_006\" for hierarchy \"Computer_System:The_System\|computer_system_rst_controller_006:rst_controller_006\"" {  } { { "Computer_System/synthesis/Computer_System.vhd" "rst_controller_006" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083671798 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req computer_system_rst_controller_006.vhd(55) " "VHDL Signal Declaration warning at computer_system_rst_controller_006.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Computer_System/synthesis/computer_system_rst_controller_006.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/computer_system_rst_controller_006.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557083671799 "|DE1_SoC_Computer|Computer_System:The_System|computer_system_rst_controller_006:rst_controller_006"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "Char_Buffer_Memory" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1557083680223 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1557083680290 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557083684529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.05.15:14:55 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2019.05.05.15:14:55 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083695592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083701419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083701885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083707054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083707404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083707723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083708030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083708151 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083708173 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1557083709685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083710345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083710345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083710548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083710548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083710586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083710586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083710792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083710792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083710995 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083710995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083710995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083711142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083711142 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[0\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 38 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 68 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 98 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 128 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[4\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 158 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[5\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 188 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[6\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 218 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ere1.tdf" 248 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_nst.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_ute1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ute1.tdf" 278 2 0 } } { "db/shift_taps_vtt.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_vtt.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_ute1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ute1.tdf" 308 2 0 } } { "db/shift_taps_vtt.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/shift_taps_vtt.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.vhd" 280 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.vhd" 295 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2350 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem:edge_detection_subsystem|Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_ra81.tdf" 69 2 0 } } { "db/dcfifo_v2q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_v2q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 432 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 396 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 409 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 383 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer\|altsyncram:Char_Buffer_Memory\|altsyncram_6dd2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6dd2.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_6dd2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v" 360 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 338 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_6dd2:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557083728747 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v" 25 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.vhd" 401 0 0 } } { "Computer_System/synthesis/Computer_System.vhd" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/Computer_System.vhd" 2284 0 0 } } { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 563 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083728747 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557083728747 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557083728747 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557083750849 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1557083750849 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557083829445 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1557083829445 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557083829445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083830767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083830768 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083830768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083831684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083831684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083831972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557083831972 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557083831972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557083832243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083832243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "76 " "76 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557083837076 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083866287 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083866287 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083866287 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1557083866287 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADC_CS_N " "Inserted always-enabled tri-state buffer between \"ADC_CS_N\" and its non-tri-state driver." {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1557083866974 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1557083866974 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth " "Register \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth\" and latch \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~synth\"" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1557083867049 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ADC:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1557083867049 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1557083867908 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1557083867908 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ADC_CS_N~synth " "Node \"ADC_CS_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557083875809 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1557083875809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557083875815 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557083875815 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557083875815 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557083875815 "|DE1_SoC_Computer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557083875815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083877807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2450 " "2450 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557083899214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083902562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557083903884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557083909907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "35 0 5 0 0 " "Adding 35 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557084118387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557084118387 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557084122462 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557084122462 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557084122991 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557084122991 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557084123349 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557084123349 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557084123366 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557084123366 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557084123404 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1557084123404 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1557084123460 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1557084123460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557084127384 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557084127384 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557084127384 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557084127384 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557084127384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22488 " "Implemented 22488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20819 " "Implemented 20819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_RAMS" "629 " "Implemented 629 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1557084127473 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557084127473 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557084127473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 327 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 327 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5693 " "Peak virtual memory: 5693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557084128047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 15:22:08 2019 " "Processing ended: Sun May 05 15:22:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557084128047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:51 " "Elapsed time: 00:09:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557084128047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:01 " "Total CPU time (on all processors): 00:10:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557084128047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557084128047 ""}
