$date
	Sun Oct 23 00:36:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#242383
b1100 !
1"
#242386
b1100 &
b1100 %
1$
#242387
0"
#242390
b110 &
b110 %
#242394
b11 &
b11 %
#242398
b1010 &
b1010 %
#242402
b101 &
b101 %
#242406
b10000 &
b10000 %
#242410
b1000 &
b1000 %
#242414
b100 &
b100 %
#242418
b10 &
b10 %
#242422
b1 &
1#
b1 %
#242426
b0 &
b0 %
0#
0$
#1224869
b11110 !
1"
#1224870
b11110 &
b11110 %
1$
#1224871
0"
#1224874
b1111 &
b1111 %
#1224878
b101110 &
b101110 %
#1224882
b10111 &
b10111 %
#1224886
b1000110 &
b1000110 %
#1224890
b100011 &
b100011 %
#1224894
b1101010 &
b1101010 %
#1224898
b110101 &
b110101 %
#1224902
b10100000 &
b10100000 %
#1224906
b1010000 &
b1010000 %
#1224910
b101000 &
b101000 %
#1224914
b10100 &
b10100 %
#1224918
b1010 &
b1010 %
#1224922
b101 &
b101 %
#1224926
b10000 &
b10000 %
#1224930
b1000 &
b1000 %
#1224934
b100 &
b100 %
#1224938
b10 &
b10 %
#1224942
b1 &
1#
b1 %
#1224946
b0 &
b0 %
0#
0$
#2199401
b1 !
1"
#2199402
b1 &
b1 %
1$
#2199403
0"
#2199406
1#
#2199410
b0 &
b0 %
0#
0$
#4500012
