{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1491355846512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds_and_nios_lab EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"dds_and_nios_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491355846929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491355846986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491355846986 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -54.0 degrees -56.3 degrees " "Can't achieve requested value -54.0 degrees for clock output SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 of parameter phase shift -- achieved value of -56.3 degrees" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10402 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1491355847088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10401 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491355847088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 5 2 -56 -1250 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -56 degrees (-1250 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10402 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491355847088 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10403 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1491355847088 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10401 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1491355847088 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1491355847857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491355847899 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491355849207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491355849207 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491355849207 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 36904 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491355849251 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 36905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491355849251 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491355849251 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1491355849428 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1491355852983 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc130_common_sync " "Entity alt_vipitc130_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8dk1 " "Entity dcfifo_8dk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1491355853025 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1491355853025 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1491355853821 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1491355853896 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1491355853910 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355854041 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 64 U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc130_cvo.sdc(64): U0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854093 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc130_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854094 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 68 *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(68): *alt_vipitc130_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854108 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 69 *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(69): *alt_vipitc130_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854122 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 70 *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(70): *alt_vipitc130_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854136 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 71 *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(71): *alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854149 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854149 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 72 *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(72): *alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854163 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 73 *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(73): *alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854181 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 74 *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(74): *alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854195 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854195 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 75 *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(75): *alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854209 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 76 *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(76): *alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854222 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 77 *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(77): *alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854236 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 78 *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(78): *alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854251 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 79 *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(79): *alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854265 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 80 *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(80): *alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854279 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 81 *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(81): *alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854294 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 82 *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(82): *alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854307 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 83 *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(83): *alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854321 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 84 *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(84): *alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854335 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 85 *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(85): *alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854349 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 86 *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(86): *alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854363 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 87 *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(87): *alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854377 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 88 *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(88): *alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854391 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 89 *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(89): *alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854405 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 90 *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(90): *alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854419 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 91 *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc130_cvo.sdc(91): *alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854433 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854433 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 92 *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(92): *alt_vipitc130_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854447 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 93 *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(93): *alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854460 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854460 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854460 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 94 *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(94): *alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854480 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 95 *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(95): *alt_vipitc130_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854495 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854495 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854495 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 98 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(98): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854523 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 99 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(99): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854539 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 101 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(101): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854580 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854580 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854580 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 102 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(102): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854603 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 103 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(103): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854622 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 104 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(104): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854634 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 105 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(105): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:av_write_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854646 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 106 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(106): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc130_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854658 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 107 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(107): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854672 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc130_cvo.sdc 108 *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc130_cvo.sdc(108): *alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc130_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc130_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc130_IS2Vid:*\|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854686 ""}  } { { "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854686 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.sdc " "Reading SDC File: 'DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1491355854687 ""}
{ "Info" "ISTA_SDC_FOUND" "dds_and_nios_lab.sdc " "Reading SDC File: 'dds_and_nios_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1491355854778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 11 CLOCK_27 port " "Ignored filter at dds_and_nios_lab.sdc(11): CLOCK_27 could not be matched with a port" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 37 \[get_ports CLOCK_27\] " "create_clock -period 37 \[get_ports CLOCK_27\]" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854780 ""}  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854780 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1491355854781 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 19 *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(19): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* could not be matched with a register" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\]  " "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\] " {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854786 ""}  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854786 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 20 *frecGen:frecGen_plots\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(20): *frecGen:frecGen_plots\|out_tmp* could not be matched with a register" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854793 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\] " "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\]" {  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854793 ""}  } { { "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854793 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854798 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Positional argument collection_obj_2 freqgen_audio_dac ( clk ) " "Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )" {  } {  } 0 332089 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "Quartus II" 0 -1 1491355854798 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Fitter" 0 -1 1491355854798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock or keeper or register or port or pin or cell or partition " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1491355854800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854800 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854801 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854801 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854802 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854802 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854803 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854803 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854804 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854804 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854805 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854805 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854805 ""}  } { { "C:/CPEN_311/Lab5/sdc_scripts.tcl" "" { Text "C:/CPEN_311/Lab5/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1491355854805 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355854806 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355854806 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355854806 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355854806 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355854806 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355854806 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[0\]\} \{PLL1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[0\]\} \{PLL1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854812 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -56.25 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[1\]\} \{PLL1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -56.25 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[1\]\} \{PLL1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854812 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[2\]\} \{PLL1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{PLL1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{PLL1\|altpll_component\|pll\|clk\[2\]\} \{PLL1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854812 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1491355854812 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1491355854812 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355854820 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355854820 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355854820 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name CLK_25MHZ CLK_25MHZ " "create_clock -period 39.000 -name CLK_25MHZ CLK_25MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854838 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name signal_generator:Generate_1Hz_Clock\|outclk signal_generator:Generate_1Hz_Clock\|outclk " "create_clock -period 39.000 -name signal_generator:Generate_1Hz_Clock\|outclk signal_generator:Generate_1Hz_Clock\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854838 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854838 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name SW\[1\] SW\[1\] " "create_clock -period 39.000 -name SW\[1\] SW\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491355854838 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1491355854838 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1491355855512 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000    CLK_25MHZ " "  39.000    CLK_25MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 freqgen_plots " "1000.000 freqgen_plots" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "  39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PLL1\|altpll_component\|pll\|clk\[0\] " "   8.000 PLL1\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 PLL1\|altpll_component\|pll\|clk\[1\] " "   8.000 PLL1\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL1\|altpll_component\|pll\|clk\[2\] " "  25.000 PLL1\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 signal_generator:Generate_1Hz_Clock\|outclk " "  39.000 signal_generator:Generate_1Hz_Clock\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000        SW\[1\] " "  39.000        SW\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1491355855513 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1491355855513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857263 ""}  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 117 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857263 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857263 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857264 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_25MHZ  " "Automatically promoted node CLK_25MHZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_25MHZ~0 " "Destination node CLK_25MHZ~0" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 319 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25MHZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 31603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857264 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857264 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 319 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_25MHZ" } } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_25MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10537 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857264 ""}  } { { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 15181 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857264 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sampler  " "Automatically promoted node sampler " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sync_fast2slow:sync_sig\|FF1_reg " "Destination node sync_fast2slow:sync_sig\|FF1_reg" {  } { { "sync_fast2slow.v" "" { Text "C:/CPEN_311/Lab5/sync_fast2slow.v" 7 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sync_fast2slow:sync_sig|FF1_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857265 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857265 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 251 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sampler" } } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sampler } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 10553 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~_wirecell  " "Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857265 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 36013 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 36402 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857265 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857265 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 36224 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857267 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 36245 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "actual_selected_signal\[5\]~2  " "Automatically promoted node actual_selected_signal\[5\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857267 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { actual_selected_signal[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 21861 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "Automatically promoted node hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857267 ""}  } { { "hack_ltm_sincronization.v" "" { Text "C:/CPEN_311/Lab5/hack_ltm_sincronization.v" 32 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1994 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "signal_generator:Generate_1Hz_Clock\|outclk  " "Automatically promoted node signal_generator:Generate_1Hz_Clock\|outclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signal_generator:Generate_1Hz_Clock\|outclk~0 " "Destination node signal_generator:Generate_1Hz_Clock\|outclk~0" {  } { { "counter.v" "" { Text "C:/CPEN_311/Lab5/counter.v" 6 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_generator:Generate_1Hz_Clock|outclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 21646 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\|read_mux_out~0 " "Destination node DE2_QSYS:U0\|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\|read_mux_out~0" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" 56 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|read_mux_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 29214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\|d1_data_in " "Destination node DE2_QSYS:U0\|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\|d1_data_in" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" 48 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|d1_data_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 3971 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857268 ""}  } { { "counter.v" "" { Text "C:/CPEN_311/Lab5/counter.v" 6 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { signal_generator:Generate_1Hz_Clock|outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 2443 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_QSYS:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_QSYS:U0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857269 ""}  } { { "DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 13608 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_QSYS:U0\|DE2_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|pre_data_out\[2\]~5 " "Destination node DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|pre_data_out\[2\]~5" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 131 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|pre_data_out[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 22272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|cmd_length_of_burst\[12\]~0 " "Destination node DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\|cmd_length_of_burst\[12\]~0" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 131 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|cmd_length_of_burst[12]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 24304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857270 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857270 ""}  } { { "DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 3975 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 7873 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857271 ""}  } { { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 15173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_QSYS:U0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE2_QSYS:U0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491355857273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|active_addr\[8\]~25 " "Destination node DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|active_addr\[8\]~25" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 440 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_sdram:sdram|active_addr[8]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 18541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|active_cs_n~0 " "Destination node DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|active_cs_n~0" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 210 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 18597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|i_refs\[2\]~0 " "Destination node DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|i_refs\[2\]~0" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 354 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 23397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1491355857273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1491355857273 ""}  } { { "DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 13592 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491355857273 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355861696 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355862432 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355862432 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355862432 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355862432 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355862432 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355862433 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355862445 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355862445 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355862445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491355863483 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491355863536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491355863539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491355863599 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355866382 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355867087 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355867087 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355867087 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355867087 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355867087 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355867087 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355867100 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355867100 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355867100 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1491355868135 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491355868135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491355868190 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355870901 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355871599 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355871599 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355871599 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355871599 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355871599 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355871599 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355871611 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355871611 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355871612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491355874506 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1491355874559 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1491355874559 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1491355874559 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1491355874559 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491355874559 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "SDRAM_PLL.v" "" { Text "C:/CPEN_311/Lab5/SDRAM_PLL.v" 98 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 372 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 213 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1491355875152 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1491355875480 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355879023 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355879718 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355879718 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355879718 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355879718 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355879719 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355879719 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355879731 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355879731 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355879731 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1491355882214 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 153 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 153 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1491355898259 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355901953 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355902663 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355902663 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355902664 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355902664 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355902664 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355902664 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355902676 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355902676 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355902676 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:28 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:28" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1491355903595 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1491355904065 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1491355904065 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:56 " "Fitter preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491355904073 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491355909548 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355910249 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355910250 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355910250 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355910250 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491355910250 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491355910250 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355910263 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491355910263 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491355910263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491355911235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:28 " "Fitter placement preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491355939485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491355939528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491356030371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:31 " "Fitter placement operations ending: elapsed time is 00:01:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491356030372 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1491356030438 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1491356038676 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491356044167 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356044861 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491356044861 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356044861 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356044861 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491356044861 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356044861 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491356044874 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491356044874 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491356044874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491356045833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/CPEN_311/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491356097270 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491356097270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:00 " "Fitter routing operations ending: elapsed time is 00:01:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491356108364 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "61.30 " "Total time spent on timing analysis during the Fitter is 61.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491356109423 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491356109509 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "326 " "Found 326 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_I2C_SDAT 0 " "Pin \"FPGA_I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FPGA_I2C_SCLK 0 " "Pin \"FPGA_I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491356110333 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1491356110333 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491356116484 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc130_IS2Vid instance U0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1491356118022 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356118505 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491356118505 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356118505 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356118505 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks" 0 0 "Fitter" 0 0 1491356118505 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1491356118506 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491356118516 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1491356118516 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1491356118516 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491356119998 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491356127382 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491356129146 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1491356129683 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1491356130600 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "112 " "Following 112 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 153 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 154 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 156 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 161 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1232 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1041 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1042 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1045 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1046 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1048 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 179 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 180 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1077 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1079 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1080 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1092 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1103 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1105 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1106 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1107 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1137 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1138 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1139 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1140 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1144 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1145 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1146 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1147 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1148 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1167 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1168 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1169 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1170 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1172 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1173 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1174 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1184 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1186 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1187 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1188 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1189 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 174 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1237 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 175 0 0 } } { "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPEN_311/Lab5/" { { 0 { 0 ""} 0 1238 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1491356130619 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1491356130619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CPEN_311/Lab5/dds_and_nios_lab.fit.smsg " "Generated suppressed messages file C:/CPEN_311/Lab5/dds_and_nios_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491356134148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 185 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491356141099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 18:35:41 2017 " "Processing ended: Tue Apr 04 18:35:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491356141099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:57 " "Elapsed time: 00:04:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491356141099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:55 " "Total CPU time (on all processors): 00:04:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491356141099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491356141099 ""}
