// Seed: 1873371427
module module_0;
  wire id_1;
endmodule
module module_1 ();
  logic id_1;
  ;
  assign id_1[-1'h0] = id_1;
  logic id_2;
  assign id_2 = id_2;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3[1&&1'h0 :-1'b0],
    id_4
);
  output wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  struct packed {logic id_5[1 : -1];} id_6 = id_1;
  module_0 modCall_1 ();
endmodule
