// Seed: 1536905589
module module_0 (
    output supply0 module_0,
    input tri id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    output wire id_6,
    input wand id_7,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    output tri1 id_16,
    output tri1 id_17,
    output tri id_18,
    input wire id_19,
    input wor id_20,
    input tri1 id_21,
    output supply1 id_22,
    input wor id_23,
    input wire id_24
);
endmodule
module module_1 #(
    parameter id_2 = 32'd53
) (
    input  uwire id_0,
    output wor   id_1,
    input  tri0  _id_2
);
  logic [-1 : id_2  -  id_2] id_4 = (id_4);
  always id_4 <= id_0;
  assign id_1 = !-1;
  localparam id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_4 = -1;
endmodule
