<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_right_height_loop'" level="0">
<item name = "Date">Tue Jun  1 15:08:04 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">background_loop</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 10.166 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 1304, 0.264 us, 13.256 us, 14, 653, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="right_copy_loop_proc_U0">right_copy_loop_proc, 12, 651, 0.122 us, 6.618 us, 12, 651, none</column>
<column name="right_width_loop_proc8_U0">right_width_loop_proc8, 13, 652, 0.132 us, 6.628 us, 13, 652, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, 396, 272, -</column>
<column name="Instance">-, 0, 1033, 839, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="right_copy_loop_proc_U0">right_copy_loop_proc, 0, 0, 564, 448, 0</column>
<column name="right_width_loop_proc8_U0">right_width_loop_proc8, 0, 0, 469, 391, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="xcopy_V_U">dataflow_in_loop_right_height_loop_xcopy_V, 4, 0, 0, 0, 640, 32, 1, 20480</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="ddr_update_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="frame_size_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="width_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="y_1_c_U">0, 99, 0, -, 2, 32, 64</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_right_height_loop, return value</column>
<column name="width">in, 32, ap_none, width, scalar</column>
<column name="width_ap_vld">in, 1, ap_none, width, scalar</column>
<column name="y_1">in, 32, ap_none, y_1, scalar</column>
<column name="y_1_ap_vld">in, 1, ap_none, y_1, scalar</column>
<column name="frame_size">in, 32, ap_none, frame_size, scalar</column>
<column name="frame_size_ap_vld">in, 1, ap_none, frame_size, scalar</column>
<column name="ddr_copy">in, 64, ap_none, ddr_copy, scalar</column>
<column name="ddr_copy_ap_vld">in, 1, ap_none, ddr_copy, scalar</column>
<column name="m_axi_copy_AWVALID">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWREADY">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWADDR">out, 64, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWID">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWLEN">out, 32, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWSIZE">out, 3, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWBURST">out, 2, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWLOCK">out, 2, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWCACHE">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWPROT">out, 3, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWQOS">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWREGION">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_AWUSER">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_WVALID">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_WREADY">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_WDATA">out, 32, m_axi, copy, pointer</column>
<column name="m_axi_copy_WSTRB">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_WLAST">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_WID">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_WUSER">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARVALID">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARREADY">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARADDR">out, 64, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARID">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARLEN">out, 32, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARSIZE">out, 3, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARBURST">out, 2, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARLOCK">out, 2, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARCACHE">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARPROT">out, 3, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARQOS">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARREGION">out, 4, m_axi, copy, pointer</column>
<column name="m_axi_copy_ARUSER">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_RVALID">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_RREADY">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_RDATA">in, 32, m_axi, copy, pointer</column>
<column name="m_axi_copy_RLAST">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_RID">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_RUSER">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_RRESP">in, 2, m_axi, copy, pointer</column>
<column name="m_axi_copy_BVALID">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_BREADY">out, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_BRESP">in, 2, m_axi, copy, pointer</column>
<column name="m_axi_copy_BID">in, 1, m_axi, copy, pointer</column>
<column name="m_axi_copy_BUSER">in, 1, m_axi, copy, pointer</column>
<column name="ddr_update">in, 64, ap_none, ddr_update, scalar</column>
<column name="ddr_update_ap_vld">in, 1, ap_none, ddr_update, scalar</column>
<column name="m_axi_update_AWVALID">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_AWREADY">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_AWADDR">out, 64, m_axi, update, pointer</column>
<column name="m_axi_update_AWID">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_AWLEN">out, 32, m_axi, update, pointer</column>
<column name="m_axi_update_AWSIZE">out, 3, m_axi, update, pointer</column>
<column name="m_axi_update_AWBURST">out, 2, m_axi, update, pointer</column>
<column name="m_axi_update_AWLOCK">out, 2, m_axi, update, pointer</column>
<column name="m_axi_update_AWCACHE">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_AWPROT">out, 3, m_axi, update, pointer</column>
<column name="m_axi_update_AWQOS">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_AWREGION">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_AWUSER">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_WVALID">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_WREADY">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_WDATA">out, 32, m_axi, update, pointer</column>
<column name="m_axi_update_WSTRB">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_WLAST">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_WID">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_WUSER">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_ARVALID">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_ARREADY">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_ARADDR">out, 64, m_axi, update, pointer</column>
<column name="m_axi_update_ARID">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_ARLEN">out, 32, m_axi, update, pointer</column>
<column name="m_axi_update_ARSIZE">out, 3, m_axi, update, pointer</column>
<column name="m_axi_update_ARBURST">out, 2, m_axi, update, pointer</column>
<column name="m_axi_update_ARLOCK">out, 2, m_axi, update, pointer</column>
<column name="m_axi_update_ARCACHE">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_ARPROT">out, 3, m_axi, update, pointer</column>
<column name="m_axi_update_ARQOS">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_ARREGION">out, 4, m_axi, update, pointer</column>
<column name="m_axi_update_ARUSER">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_RVALID">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_RREADY">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_RDATA">in, 32, m_axi, update, pointer</column>
<column name="m_axi_update_RLAST">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_RID">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_RUSER">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_RRESP">in, 2, m_axi, update, pointer</column>
<column name="m_axi_update_BVALID">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_BREADY">out, 1, m_axi, update, pointer</column>
<column name="m_axi_update_BRESP">in, 2, m_axi, update, pointer</column>
<column name="m_axi_update_BID">in, 1, m_axi, update, pointer</column>
<column name="m_axi_update_BUSER">in, 1, m_axi, update, pointer</column>
</table>
</item>
</section>
</profile>
