# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/ALU.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/CntUnit.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/DMEM.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/Data_Ext.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/Decoder.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/INS_MEM.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/PC.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/ProcessorTopModule.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/branch_comparator.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/immediateExtender.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sources_1/new/registerFile.v" \
"../../../../AHD_PROJECT_MILESTONE_2_sc9948_rg4346_dt2412.srcs/sim_1/new/Processor_TopModule_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
