

================================================================
== Vivado HLS Report for 'bgsub'
================================================================
* Date:           Sat Jan 13 16:53:20 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_gmm_new_180110
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1905122|  5361126|  1905123|  5361127| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+---------+---------+---------+
        |                            |                  |      Latency      |      Interval     | Pipeline|
        |          Instance          |      Module      |   min   |   max   |   min   |   max   |   Type  |
        +----------------------------+------------------+---------+---------+---------+---------+---------+
        |grp_bgsub_Block_proc_fu_84  |bgsub_Block_proc  |  1905122|  5361126|  1905122|  5361126|   none  |
        +----------------------------+------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       68|     40|   17593|  27304|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       68|     40|   17595|  27304|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       24|     18|      16|     51|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-------+-------+
    |          Instance         |          Module         | BRAM_18K| DSP48E|   FF  |  LUT  |
    +---------------------------+-------------------------+---------+-------+-------+-------+
    |bgsub_AXILiteS_s_axi_U     |bgsub_AXILiteS_s_axi     |        0|      0|    144|    232|
    |bgsub_Block_proc_U0        |bgsub_Block_proc         |       68|     40|  16310|  25630|
    |bgsub_CRTL_BUS_s_axi_U     |bgsub_CRTL_BUS_s_axi     |        0|      0|     43|     42|
    |bgsub_gmem_m_axi_U         |bgsub_gmem_m_axi         |        0|      0|    548|    700|
    |bgsub_gmem_offset_m_axi_U  |bgsub_gmem_offset_m_axi  |        0|      0|    548|    700|
    +---------------------------+-------------------------+---------+-------+-------+-------+
    |Total                      |                         |       68|     40|  17593|  27304|
    +---------------------------+-------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS                                |  1|   0|    1|          0|
    |ap_reg_procdone_bgsub_Block_proc_U0  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  2|   0|    2|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR       |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA        |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB        |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR       |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA        | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP        | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID       | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY       |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP        | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_CRTL_BUS_AWVALID      |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWREADY      | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_AWADDR       |  in |    5|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WVALID       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WREADY       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WDATA        |  in |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_WSTRB        |  in |    4|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARVALID      |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARREADY      | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_ARADDR       |  in |    5|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RVALID       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RREADY       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RDATA        | out |   32|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_RRESP        | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BVALID       | out |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BREADY       |  in |    1|    s_axi   |   CRTL_BUS   |    scalar    |
|s_axi_CRTL_BUS_BRESP        | out |    2|    s_axi   |   CRTL_BUS   |    scalar    |
|ap_clk                      |  in |    1| ap_ctrl_hs |     bgsub    | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     bgsub    | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     bgsub    | return value |
|m_axi_gmem_AWVALID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR           | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID             | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN            | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST          | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK           | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION         | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA            | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID              | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER            | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR           | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID             | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN            | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST          | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK           | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE          | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT           | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS            | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION         | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA            |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID              |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP            |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID           |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY           | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP            |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID              |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER            |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_offset_AWVALID   | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWREADY   |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWADDR    | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWID      | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWLEN     | out |    8|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWSIZE    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWBURST   | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWLOCK    | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWCACHE   | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWPROT    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWQOS     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWREGION  | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_AWUSER    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WVALID    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WREADY    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WDATA     | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WSTRB     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WLAST     | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WID       | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_WUSER     | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARVALID   | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARREADY   |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARADDR    | out |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARID      | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARLEN     | out |    8|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARSIZE    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARBURST   | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARLOCK    | out |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARCACHE   | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARPROT    | out |    3|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARQOS     | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARREGION  | out |    4|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_ARUSER    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RVALID    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RREADY    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RDATA     |  in |   32|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RLAST     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RID       |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RUSER     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_RRESP     |  in |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BVALID    |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BREADY    | out |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BRESP     |  in |    2|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BID       |  in |    1|    m_axi   |  gmem_offset |    pointer   |
|m_axi_gmem_offset_BUSER     |  in |    1|    m_axi   |  gmem_offset |    pointer   |
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: bgmodel_read [1/1] 1.00ns
codeRepl:12  %bgmodel_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bgmodel)

ST_1: init_read [1/1] 1.00ns
codeRepl:13  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: frame_out_read [1/1] 1.00ns
codeRepl:14  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

ST_1: frame_in_read [1/1] 1.00ns
codeRepl:15  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)


 <State 2>: 8.75ns
ST_2: stg_8 [2/2] 8.75ns
codeRepl:16  call fastcc void @bgsub_Block__proc(i1 %init_read, float* %gmem_offset, i32 %bgmodel_read, i8* %gmem, i32 %frame_out_read, i32 %frame_in_read)


 <State 3>: 0.00ns
ST_3: stg_9 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem_offset), !map !12

ST_3: stg_10 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !18

ST_3: stg_11 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1805) nounwind

ST_3: stg_12 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !25

ST_3: stg_13 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @bgsub_str) nounwind

ST_3: stg_14 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_3: stg_15 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(float* %gmem_offset, [6 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 614400, [1 x i8]* @p_str1805, [6 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_3: stg_16 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 %bgmodel, [10 x i8]* @mode7, i32 0, i32 0, i32 0, i32 614400, [1 x i8]* @bundle8, [6 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_3: stg_17 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 1, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805) nounwind

ST_3: stg_18 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode5, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @bundle6, [6 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_3: stg_19 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_3: stg_20 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @bundle, [6 x i8]* @p_str1810, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_3: stg_21 [1/2] 0.00ns
codeRepl:16  call fastcc void @bgsub_Block__proc(i1 %init_read, float* %gmem_offset, i32 %bgmodel_read, i8* %gmem, i32 %frame_out_read, i32 %frame_in_read)

ST_3: stg_22 [1/1] 0.00ns
codeRepl:17  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x7f27c40bbe10; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x7f27d690bbe0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f27d68d27e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f27d775af40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f27c49e2c80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bgmodel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f27c4686cb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bgmodel_read   (read                ) [ 0011]
init_read      (read                ) [ 0011]
frame_out_read (read                ) [ 0011]
frame_in_read  (read                ) [ 0011]
stg_9          (specbitsmap         ) [ 0000]
stg_10         (specbitsmap         ) [ 0000]
stg_11         (specdataflowpipeline) [ 0000]
stg_12         (specbitsmap         ) [ 0000]
stg_13         (spectopmodule       ) [ 0000]
stg_14         (specinterface       ) [ 0000]
stg_15         (specinterface       ) [ 0000]
stg_16         (specinterface       ) [ 0000]
stg_17         (specinterface       ) [ 0000]
stg_18         (specinterface       ) [ 0000]
stg_19         (specinterface       ) [ 0000]
stg_20         (specinterface       ) [ 0000]
stg_21         (call                ) [ 0000]
stg_22         (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bgmodel">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgmodel"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgsub_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgsub_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="bgmodel_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bgmodel_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="init_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="frame_out_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_out_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="frame_in_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_in_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_bgsub_Block_proc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="1"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="1"/>
<pin id="89" dir="0" index="4" bw="8" slack="0"/>
<pin id="90" dir="0" index="5" bw="32" slack="1"/>
<pin id="91" dir="0" index="6" bw="32" slack="1"/>
<pin id="92" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_8/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="bgmodel_read_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bgmodel_read "/>
</bind>
</comp>

<comp id="101" class="1005" name="init_read_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="106" class="1005" name="frame_out_read_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_out_read "/>
</bind>
</comp>

<comp id="111" class="1005" name="frame_in_read_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_in_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="99"><net_src comp="60" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="104"><net_src comp="66" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="109"><net_src comp="72" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="84" pin=5"/></net>

<net id="114"><net_src comp="78" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="84" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 }
	Port: gmem_offset | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   call   | grp_bgsub_Block_proc_fu_84 |    68   |    40   |  267.73 |  17341  |  21641  |
|----------|----------------------------|---------|---------|---------|---------|---------|
|          |   bgmodel_read_read_fu_60  |    0    |    0    |    0    |    0    |    0    |
|   read   |    init_read_read_fu_66    |    0    |    0    |    0    |    0    |    0    |
|          |  frame_out_read_read_fu_72 |    0    |    0    |    0    |    0    |    0    |
|          |  frame_in_read_read_fu_78  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|
|   Total  |                            |    68   |    40   |  267.73 |  17341  |  21641  |
|----------|----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  bgmodel_read_reg_96 |   32   |
| frame_in_read_reg_111|   32   |
|frame_out_read_reg_106|   32   |
|   init_read_reg_101  |    1   |
+----------------------+--------+
|         Total        |   97   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   68   |   40   |   267  |  17341 |  21641 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   68   |   40   |   267  |  17438 |  21641 |
+-----------+--------+--------+--------+--------+--------+
