-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Thu Apr 27 12:21:09 2023
-- Host        : LAPTOP-73BI56TU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Julia/Desktop/SR/Projekty/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.vhdl
-- Design      : hdmi_vga_vp_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_vga_vp_0_0_vp is
  port (
    clk : in STD_LOGIC;
    de_in : in STD_LOGIC;
    h_sync_in : in STD_LOGIC;
    v_sync_in : in STD_LOGIC;
    pixel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 2 downto 0 );
    de_out : out STD_LOGIC;
    h_sync_out : out STD_LOGIC;
    v_sync_out : out STD_LOGIC;
    pixel_out : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_vga_vp_0_0_vp : entity is "vp";
end hdmi_vga_vp_0_0_vp;

architecture STRUCTURE of hdmi_vga_vp_0_0_vp is
  component hdmi_vga_vp_0_0_rgb2ycbcr_0 is
  port (
    clk : in STD_LOGIC;
    de_in : in STD_LOGIC;
    h_sync_in : in STD_LOGIC;
    v_sync_in : in STD_LOGIC;
    pixel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    de_out : out STD_LOGIC;
    h_sync_out : out STD_LOGIC;
    v_sync_out : out STD_LOGIC;
    pixel_out : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component hdmi_vga_vp_0_0_rgb2ycbcr_0;
  component hdmi_vga_vp_0_0_thresh_0 is
  port (
    pixel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    pixel_out : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component hdmi_vga_vp_0_0_thresh_0;
  signal \de_mux[1]\ : STD_LOGIC;
  signal \hsync_mux[1]\ : STD_LOGIC;
  signal \rgb_mux[1]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rgb_mux[2]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \vsync_mux[1]\ : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mod\ : label is "rgb2ycbcr,Vivado 2022.2";
  attribute X_CORE_INFO of progowanie : label is "thresh,Vivado 2022.2";
begin
de_out_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000030E2"
    )
        port map (
      I0 => de_in,
      I1 => sw(0),
      I2 => \de_mux[1]\,
      I3 => sw(1),
      I4 => sw(2),
      O => de_out
    );
h_sync_out_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000030E2"
    )
        port map (
      I0 => h_sync_in,
      I1 => sw(0),
      I2 => \hsync_mux[1]\,
      I3 => sw(1),
      I4 => sw(2),
      O => h_sync_out
    );
\mod\: component hdmi_vga_vp_0_0_rgb2ycbcr_0
     port map (
      clk => clk,
      de_in => de_in,
      de_out => \de_mux[1]\,
      h_sync_in => h_sync_in,
      h_sync_out => \hsync_mux[1]\,
      pixel_in(23 downto 0) => pixel_in(23 downto 0),
      pixel_out(23 downto 0) => \rgb_mux[1]\(23 downto 0),
      v_sync_in => v_sync_in,
      v_sync_out => \vsync_mux[1]\
    );
\pixel_out[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(0),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(0),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(0),
      I5 => sw(2),
      O => pixel_out(0)
    );
\pixel_out[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(10),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(10),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(10),
      I5 => sw(2),
      O => pixel_out(10)
    );
\pixel_out[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(11),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(11),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(11),
      I5 => sw(2),
      O => pixel_out(11)
    );
\pixel_out[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(12),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(12),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(12),
      I5 => sw(2),
      O => pixel_out(12)
    );
\pixel_out[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(13),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(13),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(13),
      I5 => sw(2),
      O => pixel_out(13)
    );
\pixel_out[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(14),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(14),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(14),
      I5 => sw(2),
      O => pixel_out(14)
    );
\pixel_out[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(15),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(15),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(15),
      I5 => sw(2),
      O => pixel_out(15)
    );
\pixel_out[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(16),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(16),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(16),
      I5 => sw(2),
      O => pixel_out(16)
    );
\pixel_out[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(17),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(17),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(17),
      I5 => sw(2),
      O => pixel_out(17)
    );
\pixel_out[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(18),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(18),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(18),
      I5 => sw(2),
      O => pixel_out(18)
    );
\pixel_out[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(19),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(19),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(19),
      I5 => sw(2),
      O => pixel_out(19)
    );
\pixel_out[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(1),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(1),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(1),
      I5 => sw(2),
      O => pixel_out(1)
    );
\pixel_out[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(20),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(20),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(20),
      I5 => sw(2),
      O => pixel_out(20)
    );
\pixel_out[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(21),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(21),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(21),
      I5 => sw(2),
      O => pixel_out(21)
    );
\pixel_out[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(22),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(22),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(22),
      I5 => sw(2),
      O => pixel_out(22)
    );
\pixel_out[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(23),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(23),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(23),
      I5 => sw(2),
      O => pixel_out(23)
    );
\pixel_out[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(2),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(2),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(2),
      I5 => sw(2),
      O => pixel_out(2)
    );
\pixel_out[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(3),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(3),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(3),
      I5 => sw(2),
      O => pixel_out(3)
    );
\pixel_out[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(4),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(4),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(4),
      I5 => sw(2),
      O => pixel_out(4)
    );
\pixel_out[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(5),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(5),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(5),
      I5 => sw(2),
      O => pixel_out(5)
    );
\pixel_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(6),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(6),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(6),
      I5 => sw(2),
      O => pixel_out(6)
    );
\pixel_out[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(7),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(7),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(7),
      I5 => sw(2),
      O => pixel_out(7)
    );
\pixel_out[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(8),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(8),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(8),
      I5 => sw(2),
      O => pixel_out(8)
    );
\pixel_out[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => pixel_in(9),
      I1 => sw(0),
      I2 => \rgb_mux[1]\(9),
      I3 => sw(1),
      I4 => \rgb_mux[2]\(9),
      I5 => sw(2),
      O => pixel_out(9)
    );
progowanie: component hdmi_vga_vp_0_0_thresh_0
     port map (
      pixel_in(23 downto 0) => \rgb_mux[1]\(23 downto 0),
      pixel_out(23 downto 0) => \rgb_mux[2]\(23 downto 0)
    );
v_sync_out_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000030E2"
    )
        port map (
      I0 => v_sync_in,
      I1 => sw(0),
      I2 => \vsync_mux[1]\,
      I3 => sw(1),
      I4 => sw(2),
      O => v_sync_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_vga_vp_0_0 is
  port (
    clk : in STD_LOGIC;
    de_in : in STD_LOGIC;
    h_sync_in : in STD_LOGIC;
    v_sync_in : in STD_LOGIC;
    pixel_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    sw : in STD_LOGIC_VECTOR ( 2 downto 0 );
    de_out : out STD_LOGIC;
    h_sync_out : out STD_LOGIC;
    v_sync_out : out STD_LOGIC;
    pixel_out : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hdmi_vga_vp_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hdmi_vga_vp_0_0 : entity is "hdmi_vga_vp_0_0,vp,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_vga_vp_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of hdmi_vga_vp_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hdmi_vga_vp_0_0 : entity is "vp,Vivado 2022.2";
end hdmi_vga_vp_0_0;

architecture STRUCTURE of hdmi_vga_vp_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN hdmi_vga_dvi2rgb_0_0_PixelClk, INSERT_VIP 0";
begin
inst: entity work.hdmi_vga_vp_0_0_vp
     port map (
      clk => clk,
      de_in => de_in,
      de_out => de_out,
      h_sync_in => h_sync_in,
      h_sync_out => h_sync_out,
      pixel_in(23 downto 0) => pixel_in(23 downto 0),
      pixel_out(23 downto 0) => pixel_out(23 downto 0),
      sw(2 downto 0) => sw(2 downto 0),
      v_sync_in => v_sync_in,
      v_sync_out => v_sync_out
    );
end STRUCTURE;
