Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Mon Dec  6 21:11:50 2021
| Host             : DESKTOP-9NUVTDR running 64-bit major release  (build 9200)
| Command          : report_power -file Risc5CPU_power_routed.rpt -pb Risc5CPU_power_summary_routed.pb -rpx Risc5CPU_power_routed.rpx
| Design           : Risc5CPU
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 33.161 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 32.814                           |
| Device Static (W)        | 0.347                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 22.6                             |
| Junction Temperature (C) | 87.4                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.713 |     1702 |       --- |             --- |
|   LUT as Logic           |     2.433 |     1014 |     41000 |            2.47 |
|   CARRY4                 |     0.113 |       51 |     10250 |            0.50 |
|   LUT as Distributed RAM |     0.081 |       76 |     13400 |            0.57 |
|   Register               |     0.080 |      386 |     82000 |            0.47 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |     4.412 |     1488 |       --- |             --- |
| I/O                      |    25.689 |      197 |       300 |           65.67 |
| Static Power             |     0.347 |          |           |                 |
| Total                    |    33.161 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     7.392 |       7.129 |      0.263 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     2.125 |       2.103 |      0.022 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    12.168 |      12.167 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| Risc5CPU                                |    32.814 |
|   DRAM0                                 |     0.069 |
|     U0                                  |     0.069 |
|       synth_options.dist_mem_inst       |     0.069 |
|   EX_STATE                              |     0.227 |
|     MainALU                             |     0.227 |
|   ID_STATE                              |     0.256 |
|     BranchTest0                         |     0.017 |
|     Rs32                                |     0.120 |
|       registers_32_reg_r1_0_31_0_5      |     0.018 |
|       registers_32_reg_r1_0_31_12_17    |     0.013 |
|       registers_32_reg_r1_0_31_18_23    |     0.009 |
|       registers_32_reg_r1_0_31_24_29    |     0.009 |
|       registers_32_reg_r1_0_31_30_31    |     0.002 |
|       registers_32_reg_r1_0_31_30_31__0 |     0.003 |
|       registers_32_reg_r1_0_31_6_11     |     0.012 |
|       registers_32_reg_r2_0_31_0_5      |     0.013 |
|       registers_32_reg_r2_0_31_12_17    |     0.009 |
|       registers_32_reg_r2_0_31_18_23    |     0.008 |
|       registers_32_reg_r2_0_31_24_29    |     0.010 |
|       registers_32_reg_r2_0_31_30_31    |     0.002 |
|       registers_32_reg_r2_0_31_30_31__0 |     0.003 |
|       registers_32_reg_r2_0_31_6_11     |     0.009 |
|   IF_STATE                              |     1.312 |
|   PR1                                   |     1.259 |
|   PR2                                   |     2.054 |
|   PR3                                   |     0.711 |
|   PR4                                   |     1.198 |
+-----------------------------------------+-----------+


