coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_0_cc_banks_0_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   0   34.9224   418   2458.4
coh_wrapper_l2_inclusive_cache_bank_sched_1   0   0   425.488   34.9224
bank   -535.011   1261.32   0   0
coh_wrapper_l2_ctrls||uartClockDomainWrapper_uart_0_rxm   -535.011   1261.32   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_0   -398.131   340.234   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_0_1   -130.625   1246.66   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   -326.01   1261.32   0   0
coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0_1   -398.131   970.895   0   0
bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   -430.511   1877.32   0   0
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_3_cc_banks_0_ext_mem_0_0   529.988   1229.2   0   0
NONE   -1625.38   -928.278   2308.02   3442.04
RocketTile_0   60.2074   -453.639   0   0
RocketTile_1   -1370.11   263.148   0   0
RocketTile_2   -1070.13   1963.45   0   0
RocketTile_3   -838.588   14.8373   0   0
cbus_wrapped_error_device_error   -1134.99   936.954   0   0
serial_tl_domain_phy_in_phits_in_async_4_sink   -1605.24   1418.17   0   0
serial_tl_domain_phy_in_phits_in_async_4_source   -1605.24   1418.17   0   0
serial_tl_domain_phy_out_phits_out_async_1_sink   -1134.99   936.953   0   0
serial_tl_domain_phy_out_phits_out_async_1_source   -1134.99   936.955   0   0
(root)_glue_logic   -835   1185.26   0   0
