{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617996612418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617996612418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 22:30:12 2021 " "Processing started: Fri Apr 09 22:30:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617996612418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617996612418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617996612418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617996612885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617996612886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(190) " "Verilog HDL information at node.v(190): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1617996622270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617996622282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk0 kd_tree.v(79) " "Verilog HDL Implicit Net warning at kd_tree.v(79): created implicit net for \"junk0\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk1 kd_tree.v(80) " "Verilog HDL Implicit Net warning at kd_tree.v(80): created implicit net for \"junk1\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk2 kd_tree.v(82) " "Verilog HDL Implicit Net warning at kd_tree.v(82): created implicit net for \"junk2\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk3 kd_tree.v(83) " "Verilog HDL Implicit Net warning at kd_tree.v(83): created implicit net for \"junk3\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk4 kd_tree.v(96) " "Verilog HDL Implicit Net warning at kd_tree.v(96): created implicit net for \"junk4\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk5 kd_tree.v(97) " "Verilog HDL Implicit Net warning at kd_tree.v(97): created implicit net for \"junk5\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk6 kd_tree.v(99) " "Verilog HDL Implicit Net warning at kd_tree.v(99): created implicit net for \"junk6\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "junk7 kd_tree.v(100) " "Verilog HDL Implicit Net warning at kd_tree.v(100): created implicit net for \"junk7\"" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622282 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(108) " "Verilog HDL Implicit Net warning at node.v(108): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(109) " "Verilog HDL Implicit Net warning at node.v(109): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(110) " "Verilog HDL Implicit Net warning at node.v(110): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(111) " "Verilog HDL Implicit Net warning at node.v(111): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(112) " "Verilog HDL Implicit Net warning at node.v(112): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(113) " "Verilog HDL Implicit Net warning at node.v(113): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(114) " "Verilog HDL Implicit Net warning at node.v(114): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(127) " "Verilog HDL Implicit Net warning at node.v(127): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stable node.v(133) " "Verilog HDL Implicit Net warning at node.v(133): created implicit net for \"center_stable\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_out node.v(135) " "Verilog HDL Implicit Net warning at node.v(135): created implicit net for \"parent_out\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(153) " "Verilog HDL Implicit Net warning at node.v(153): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(154) " "Verilog HDL Implicit Net warning at node.v(154): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(156) " "Verilog HDL Implicit Net warning at node.v(156): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(19) " "Verilog HDL Implicit Net warning at cluster_CE.v(19): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(20) " "Verilog HDL Implicit Net warning at cluster_CE.v(20): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(21) " "Verilog HDL Implicit Net warning at cluster_CE.v(21): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "point cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"point\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "old_center cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"old_center\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622283 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(19) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(19): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_ce_tb.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1617996622284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kd_tree " "Elaborating entity \"kd_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1617996622319 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading image.\\n kd_tree.v(107) " "Verilog HDL Display System Task info at kd_tree.v(107): Loading image.\\n" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 107 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "100 0 9 kd_tree.v(108) " "Verilog HDL warning at kd_tree.v(108): number of words (100) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 108 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "kd_tree.v(137) " "Verilog HDL warning at kd_tree.v(137): ignoring unsupported system task" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 137 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(142) " "Verilog HDL assignment warning at kd_tree.v(142): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.data_a 0 kd_tree.v(44) " "Net \"in_im.data_a\" at kd_tree.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.waddr_a 0 kd_tree.v(44) " "Net \"in_im.waddr_a\" at kd_tree.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.we_a 0 kd_tree.v(44) " "Net \"in_im.we_a\" at kd_tree.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622321 "|kd_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:root " "Elaborating entity \"node\" for hierarchy \"node:root\"" {  } { { "kd_tree.v" "root" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617996622321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(33) " "Verilog HDL or VHDL warning at node.v(33): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622322 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(35) " "Verilog HDL or VHDL warning at node.v(35): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622323 "|kd_tree|node:root"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "self_command node.v(38) " "Verilog HDL warning at node.v(38): object self_command used but never assigned" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1617996622323 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_command node.v(163) " "Verilog HDL or VHDL warning at node.v(163): object \"ce_command\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622323 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_t node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"rst_t\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622324 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "parent_in node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"parent_in\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"init\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_iter node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"start_iter\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_point node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"receive_point\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"inc\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "update node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"update\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(234) " "Verilog HDL assignment warning at node.v(234): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(248) " "Verilog HDL assignment warning at node.v(248): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622325 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622326 "|kd_tree|node:root"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "self_command.nop 0 node.v(38) " "Net \"self_command.nop\" at node.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622331 "|kd_tree|node:root"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "self_command.switch_with_left 0 node.v(38) " "Net \"self_command.switch_with_left\" at node.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622332 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "update node.v(190) " "Inferred latch for \"update\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622339 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc node.v(190) " "Inferred latch for \"inc\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622339 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_point node.v(190) " "Inferred latch for \"receive_point\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622339 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_iter node.v(190) " "Inferred latch for \"start_iter\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622339 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init node.v(190) " "Inferred latch for \"init\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622339 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[0\] node.v(190) " "Inferred latch for \"parent_in\[0\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[1\] node.v(190) " "Inferred latch for \"parent_in\[1\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[2\] node.v(190) " "Inferred latch for \"parent_in\[2\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[3\] node.v(190) " "Inferred latch for \"parent_in\[3\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[4\] node.v(190) " "Inferred latch for \"parent_in\[4\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[5\] node.v(190) " "Inferred latch for \"parent_in\[5\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[6\] node.v(190) " "Inferred latch for \"parent_in\[6\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[7\] node.v(190) " "Inferred latch for \"parent_in\[7\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[8\] node.v(190) " "Inferred latch for \"parent_in\[8\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[9\] node.v(190) " "Inferred latch for \"parent_in\[9\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[10\] node.v(190) " "Inferred latch for \"parent_in\[10\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[11\] node.v(190) " "Inferred latch for \"parent_in\[11\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[12\] node.v(190) " "Inferred latch for \"parent_in\[12\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[13\] node.v(190) " "Inferred latch for \"parent_in\[13\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[14\] node.v(190) " "Inferred latch for \"parent_in\[14\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622340 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[15\] node.v(190) " "Inferred latch for \"parent_in\[15\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[16\] node.v(190) " "Inferred latch for \"parent_in\[16\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[17\] node.v(190) " "Inferred latch for \"parent_in\[17\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[18\] node.v(190) " "Inferred latch for \"parent_in\[18\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[19\] node.v(190) " "Inferred latch for \"parent_in\[19\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[20\] node.v(190) " "Inferred latch for \"parent_in\[20\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[21\] node.v(190) " "Inferred latch for \"parent_in\[21\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[22\] node.v(190) " "Inferred latch for \"parent_in\[22\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[23\] node.v(190) " "Inferred latch for \"parent_in\[23\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_t node.v(190) " "Inferred latch for \"rst_t\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622341 "|kd_tree|node:root"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_PE node:root\|cluster_PE:c_pe " "Elaborating entity \"cluster_PE\" for hierarchy \"node:root\|cluster_PE:c_pe\"" {  } { { "node.v" "c_pe" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617996622371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX cluster_PE.v(31) " "Verilog HDL or VHDL warning at cluster_PE.v(31): object \"accX\" assigned a value but never read" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY cluster_PE.v(31) " "Verilog HDL or VHDL warning at cluster_PE.v(31): object \"accY\" assigned a value but never read" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ cluster_PE.v(31) " "Verilog HDL or VHDL warning at cluster_PE.v(31): object \"accZ\" assigned a value but never read" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center cluster_PE.v(33) " "Verilog HDL or VHDL warning at cluster_PE.v(33): object \"new_center\" assigned a value but never read" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "depth cluster_PE.v(34) " "Verilog HDL warning at cluster_PE.v(34): object depth used but never assigned" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cluster_PE.v(39) " "Verilog HDL assignment warning at cluster_PE.v(39): truncated value with size 32 to match size of target (4)" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cluster_PE.v(47) " "Verilog HDL assignment warning at cluster_PE.v(47): truncated value with size 32 to match size of target (24)" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cluster_PE.v(80) " "Verilog HDL assignment warning at cluster_PE.v(80): truncated value with size 32 to match size of target (4)" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "depth 0 cluster_PE.v(34) " "Net \"depth\" at cluster_PE.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "point_out cluster_PE.v(19) " "Output port \"point_out\" at cluster_PE.v(19) has no driver" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stable cluster_PE.v(18) " "Output port \"stable\" at cluster_PE.v(18) has no driver" {  } { { "cluster_PE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_PE.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1617996622374 "|kd_tree|node:root|cluster_PE:c_pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:root\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:root\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617996622375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(23) " "Verilog HDL assignment warning at cluster_CE.v(23): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622377 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "go_left cluster_CE.v(14) " "Output port \"go_left\" at cluster_CE.v(14) has no driver" {  } { { "cluster_CE.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1617996622377 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:root\|cluster_CE:c_ce\|manhattan:m " "Elaborating entity \"manhattan\" for hierarchy \"node:root\|cluster_CE:c_ce\|manhattan:m\"" {  } { { "cluster_CE.v" "m" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617996622377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:left " "Elaborating entity \"node\" for hierarchy \"node:left\"" {  } { { "kd_tree.v" "left" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617996622380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(33) " "Verilog HDL or VHDL warning at node.v(33): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622381 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(35) " "Verilog HDL or VHDL warning at node.v(35): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622381 "|kd_tree|node:left"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "self_command node.v(38) " "Verilog HDL warning at node.v(38): object self_command used but never assigned" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1617996622381 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_command node.v(163) " "Verilog HDL or VHDL warning at node.v(163): object \"ce_command\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622381 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_t node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"rst_t\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622383 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "parent_in node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"parent_in\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622383 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"init\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_iter node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"start_iter\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_point node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"receive_point\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"inc\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "update node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"update\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(234) " "Verilog HDL assignment warning at node.v(234): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(248) " "Verilog HDL assignment warning at node.v(248): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622384 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622385 "|kd_tree|node:left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "self_command.nop 0 node.v(38) " "Net \"self_command.nop\" at node.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622390 "|kd_tree|node:left"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "self_command.switch_with_left 0 node.v(38) " "Net \"self_command.switch_with_left\" at node.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622390 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "update node.v(190) " "Inferred latch for \"update\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc node.v(190) " "Inferred latch for \"inc\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_point node.v(190) " "Inferred latch for \"receive_point\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_iter node.v(190) " "Inferred latch for \"start_iter\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init node.v(190) " "Inferred latch for \"init\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[0\] node.v(190) " "Inferred latch for \"parent_in\[0\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[1\] node.v(190) " "Inferred latch for \"parent_in\[1\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[2\] node.v(190) " "Inferred latch for \"parent_in\[2\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[3\] node.v(190) " "Inferred latch for \"parent_in\[3\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622398 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[4\] node.v(190) " "Inferred latch for \"parent_in\[4\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[5\] node.v(190) " "Inferred latch for \"parent_in\[5\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[6\] node.v(190) " "Inferred latch for \"parent_in\[6\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[7\] node.v(190) " "Inferred latch for \"parent_in\[7\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[8\] node.v(190) " "Inferred latch for \"parent_in\[8\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[9\] node.v(190) " "Inferred latch for \"parent_in\[9\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[10\] node.v(190) " "Inferred latch for \"parent_in\[10\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[11\] node.v(190) " "Inferred latch for \"parent_in\[11\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[12\] node.v(190) " "Inferred latch for \"parent_in\[12\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[13\] node.v(190) " "Inferred latch for \"parent_in\[13\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[14\] node.v(190) " "Inferred latch for \"parent_in\[14\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[15\] node.v(190) " "Inferred latch for \"parent_in\[15\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[16\] node.v(190) " "Inferred latch for \"parent_in\[16\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[17\] node.v(190) " "Inferred latch for \"parent_in\[17\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[18\] node.v(190) " "Inferred latch for \"parent_in\[18\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622399 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[19\] node.v(190) " "Inferred latch for \"parent_in\[19\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622400 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[20\] node.v(190) " "Inferred latch for \"parent_in\[20\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622400 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[21\] node.v(190) " "Inferred latch for \"parent_in\[21\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622400 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[22\] node.v(190) " "Inferred latch for \"parent_in\[22\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622400 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[23\] node.v(190) " "Inferred latch for \"parent_in\[23\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622400 "|kd_tree|node:left"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_t node.v(190) " "Inferred latch for \"rst_t\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622400 "|kd_tree|node:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:right " "Elaborating entity \"node\" for hierarchy \"node:right\"" {  } { { "kd_tree.v" "right" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1617996622434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(33) " "Verilog HDL or VHDL warning at node.v(33): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622435 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(35) " "Verilog HDL or VHDL warning at node.v(35): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622435 "|kd_tree|node:right"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "self_command node.v(38) " "Verilog HDL warning at node.v(38): object self_command used but never assigned" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1617996622435 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_command node.v(163) " "Verilog HDL or VHDL warning at node.v(163): object \"ce_command\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1617996622436 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_t node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"rst_t\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622437 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "parent_in node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"parent_in\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622437 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"init\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622437 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_iter node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"start_iter\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622438 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "receive_point node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"receive_point\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622438 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"inc\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622438 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "update node.v(190) " "Verilog HDL Always Construct warning at node.v(190): inferring latch(es) for variable \"update\", which holds its previous value in one or more paths through the always construct" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1617996622438 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(234) " "Verilog HDL assignment warning at node.v(234): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622438 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(247) " "Verilog HDL assignment warning at node.v(247): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622439 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(248) " "Verilog HDL assignment warning at node.v(248): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622439 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(294) " "Verilog HDL assignment warning at node.v(294): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1617996622440 "|kd_tree|node:right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "self_command.nop 0 node.v(38) " "Net \"self_command.nop\" at node.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622446 "|kd_tree|node:right"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "self_command.switch_with_left 0 node.v(38) " "Net \"self_command.switch_with_left\" at node.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1617996622446 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "update node.v(190) " "Inferred latch for \"update\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622454 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc node.v(190) " "Inferred latch for \"inc\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_point node.v(190) " "Inferred latch for \"receive_point\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_iter node.v(190) " "Inferred latch for \"start_iter\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init node.v(190) " "Inferred latch for \"init\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[0\] node.v(190) " "Inferred latch for \"parent_in\[0\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[1\] node.v(190) " "Inferred latch for \"parent_in\[1\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[2\] node.v(190) " "Inferred latch for \"parent_in\[2\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[3\] node.v(190) " "Inferred latch for \"parent_in\[3\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[4\] node.v(190) " "Inferred latch for \"parent_in\[4\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[5\] node.v(190) " "Inferred latch for \"parent_in\[5\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[6\] node.v(190) " "Inferred latch for \"parent_in\[6\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[7\] node.v(190) " "Inferred latch for \"parent_in\[7\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[8\] node.v(190) " "Inferred latch for \"parent_in\[8\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[9\] node.v(190) " "Inferred latch for \"parent_in\[9\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[10\] node.v(190) " "Inferred latch for \"parent_in\[10\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[11\] node.v(190) " "Inferred latch for \"parent_in\[11\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[12\] node.v(190) " "Inferred latch for \"parent_in\[12\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[13\] node.v(190) " "Inferred latch for \"parent_in\[13\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622455 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[14\] node.v(190) " "Inferred latch for \"parent_in\[14\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[15\] node.v(190) " "Inferred latch for \"parent_in\[15\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[16\] node.v(190) " "Inferred latch for \"parent_in\[16\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[17\] node.v(190) " "Inferred latch for \"parent_in\[17\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[18\] node.v(190) " "Inferred latch for \"parent_in\[18\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[19\] node.v(190) " "Inferred latch for \"parent_in\[19\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[20\] node.v(190) " "Inferred latch for \"parent_in\[20\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[21\] node.v(190) " "Inferred latch for \"parent_in\[21\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[22\] node.v(190) " "Inferred latch for \"parent_in\[22\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parent_in\[23\] node.v(190) " "Inferred latch for \"parent_in\[23\]\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_t node.v(190) " "Inferred latch for \"rst_t\" at node.v(190)" {  } { { "node.v" "" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1617996622456 "|kd_tree|node:right"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 m 1 24 " "Port \"ordered port 3\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617996622563 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 m 1 24 " "Port \"ordered port 4\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617996622563 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "node:right\|sorting " "Net \"node:right\|sorting\" is missing source, defaulting to GND" {  } { { "node.v" "sorting" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622566 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622566 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 3 m 1 24 " "Port \"ordered port 3\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617996622567 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 4 m 1 24 " "Port \"ordered port 4\" on the entity instantiation of \"m\" is connected to a signal of width 1. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "cluster_CE.v" "m" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1617996622567 "|kd_tree|node:root|cluster_CE:c_ce|manhattan:m"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "node:left\|sorting " "Net \"node:left\|sorting\" is missing source, defaulting to GND" {  } { { "node.v" "sorting" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622570 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622570 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "node:root\|sorting " "Net \"node:root\|sorting\" is missing source, defaulting to GND" {  } { { "node.v" "sorting" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622573 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "kd_tree.v" "clk" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622573 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617996622573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1617996622656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1617996622688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617996622699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 22:30:22 2021 " "Processing ended: Fri Apr 09 22:30:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617996622699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617996622699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617996622699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617996622699 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 113 s " "Quartus Prime Flow was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617996623351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617996623850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617996623850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 22:30:23 2021 " "Processing started: Fri Apr 09 22:30:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617996623850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1617996623850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1617996623850 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1617996623850 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1617996624026 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1617996624133 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1617996624135 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1617996624214 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1617996624235 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1617996624236 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1617996624238 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1617996624238 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1617996624238 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1617996624239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617996624239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 22:30:24 2021 " "Processing ended: Fri Apr 09 22:30:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617996624239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617996624239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617996624239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1617996624239 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 114 s " "Quartus Prime Flow was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618002738253 ""}
