<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml qmxc6slx16_top.twx qmxc6slx16_top.ncd -o
qmxc6slx16_top.twr qmxc6slx16_top.pcf

</twCmdLine><twDesign>qmxc6slx16_top.ncd</twDesign><twDesignPath>qmxc6slx16_top.ncd</twDesignPath><twPCF>qmxc6slx16_top.pcf</twPCF><twPcfPath>qmxc6slx16_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clock_50M_i = PERIOD TIMEGRP &quot;clock_50M_i&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_50M_i = PERIOD TIMEGRP &quot;clock_50M_i&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="10.615" period="11.667" constraintValue="11.667" deviceLimit="1.052" freqLimit="950.570" physResource="pll_1/pll_base_inst/PLL_ADV/CLKOUT1" logResource="pll_1/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="pll_1/clkout1"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="10.000" deviceLimit="2.500" physResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" logResource="pll_1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="pll_1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_master_s = PERIOD TIMEGRP &quot;clock_master_s&quot; 46.56 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_master_s = PERIOD TIMEGRP &quot;clock_master_s&quot; 46.56 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="42.990" period="46.560" constraintValue="46.560" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y11.CLKAWRCLK" clockNet="clock_master_s"/><twPinLimit anchorID="14" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="42.990" period="46.560" constraintValue="46.560" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" locationPin="RAMB8_X1Y11.CLKBRDCLK" clockNet="clock_master_s"/><twPinLimit anchorID="15" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="42.990" period="46.560" constraintValue="46.560" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" logResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="clock_master_s"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clock_sdram_s = PERIOD TIMEGRP &quot;clock_sdram_s&quot; 11.645 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.480</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_sdram_s = PERIOD TIMEGRP &quot;clock_sdram_s&quot; 11.645 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Trpw" slack="11.165" period="11.645" constraintValue="5.822" deviceLimit="0.240" physResource="ram/ram_req_s/SR" logResource="ram/ram_req_s/SR" locationPin="SLICE_X2Y36.SR" clockNet="reset_s"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Trpw" slack="11.165" period="11.645" constraintValue="5.822" deviceLimit="0.240" physResource="ram/data_o&lt;7&gt;/SR" logResource="ram/data_o_4/SR" locationPin="SLICE_X2Y45.SR" clockNet="reset_s"/><twPinLimit anchorID="20" type="MINHIGHPULSE" name="Trpw" slack="11.165" period="11.645" constraintValue="5.822" deviceLimit="0.240" physResource="ram/data_o&lt;7&gt;/SR" logResource="ram/data_o_5/SR" locationPin="SLICE_X2Y45.SR" clockNet="reset_s"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sdram_clock_o = PERIOD TIMEGRP &quot;sdram_clock_o&quot; 11.645 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_sdram_clock_o = PERIOD TIMEGRP &quot;sdram_clock_o&quot; 11.645 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clks_clock_3m_s = PERIOD TIMEGRP &quot;clks/clock_3m_s&quot; 279.365 ns HIGH 50%;</twConstName><twItemCnt>475366122</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5812</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>47.287</twMinPer></twConstHead><twPathRptBanner iPaths="23108132" iCriticalPaths="0" sType="EndPoint">Paths for end point audior/dac_o (SLICE_X15Y28.A1), 23108132 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.039</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/dac_o</twDest><twTotPathDel>21.177</twTotPathDel><twClkSkew dest = "2.665" src = "5.097">2.432</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/dac_o</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;13&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>audior/n0032&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;13&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>audior/dac_i[14]_GND_236_o_LessThan_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25</twBEL><twBEL>audior/dac_o</twBEL></twPathDel><twLogDel>9.207</twLogDel><twRouteDel>11.970</twRouteDel><twTotDel>21.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.239</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/dac_o</twDest><twTotPathDel>20.977</twTotPathDel><twClkSkew dest = "2.665" src = "5.097">2.432</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/dac_o</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;13&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>audior/n0032&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;13&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>audior/dac_i[14]_GND_236_o_LessThan_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25</twBEL><twBEL>audior/dac_o</twBEL></twPathDel><twLogDel>8.915</twLogDel><twRouteDel>12.062</twRouteDel><twTotDel>20.977</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.246</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_1</twSrc><twDest BELType="FF">audior/dac_o</twDest><twTotPathDel>20.970</twTotPathDel><twClkSkew dest = "2.665" src = "5.097">2.432</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_1</twSrc><twDest BELType='FF'>audior/dac_o</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;13&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>audior/n0032&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;13&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>audior/dac_i[14]_GND_236_o_LessThan_5_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25</twBEL><twBEL>audior/dac_o</twBEL></twPathDel><twLogDel>9.207</twLogDel><twRouteDel>11.763</twRouteDel><twTotDel>20.970</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20242851" iCriticalPaths="0" sType="EndPoint">Paths for end point audior/d_q_16 (SLICE_X13Y28.B5), 20242851 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.524</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>20.699</twTotPathDel><twClkSkew dest = "2.672" src = "5.097">2.425</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;13&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>audior/n0032&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;13&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>clks/sw_ff_q_1_LD</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>N694</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.446</twLogDel><twRouteDel>11.253</twRouteDel><twTotDel>20.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.532</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>20.691</twTotPathDel><twClkSkew dest = "2.672" src = "5.097">2.425</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;15&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;15&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>clks/sw_ff_q_1_LD</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>N694</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.506</twLogDel><twRouteDel>11.185</twRouteDel><twTotDel>20.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.581</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>20.642</twTotPathDel><twClkSkew dest = "2.672" src = "5.097">2.425</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;15&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>clks/sw_ff_q_1_LD</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audior/dac_o</twComp><twBEL>audior/dac_i[14]_GND_236_o_LessThan_5_o25_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>N694</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.303</twLogDel><twRouteDel>11.339</twRouteDel><twTotDel>20.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26664318" iCriticalPaths="0" sType="EndPoint">Paths for end point audior/d_q_16 (SLICE_X13Y28.B1), 26664318 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.575</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>20.648</twTotPathDel><twClkSkew dest = "2.672" src = "5.097">2.425</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.BQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;13&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>audior/n0032&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;13&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>clks/sw_ff_q_1_LD</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.277</twLogDel><twRouteDel>11.371</twRouteDel><twTotDel>20.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.583</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>20.640</twTotPathDel><twClkSkew dest = "2.672" src = "5.097">2.425</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;15&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_lut&lt;15&gt;</twBEL><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>clks/sw_ff_q_1_LD</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.337</twLogDel><twRouteDel>11.303</twRouteDel><twTotDel>20.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>116.632</twSlack><twSrc BELType="FF">the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType="FF">audior/d_q_16</twDest><twTotPathDel>20.591</twTotPathDel><twClkSkew dest = "2.672" src = "5.097">2.425</twClkSkew><twDelConst>139.683</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/volumes_q_beep_0</twSrc><twDest BELType='FF'>audior/d_q_16</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;3&gt;</twComp><twBEL>the_msx/swiop/volumes_q_beep_0</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y5.A0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>the_msx/swiop/volumes_q_beep&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y5.M15</twSite><twDelType>Tdspdo_A_M</twDelType><twDelInfo twEdge="twRising">3.265</twDelInfo><twComp>mixer/Mmult_beep_sig_s</twComp><twBEL>mixer/Mmult_beep_sig_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>mixer/beep_sig_s&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y28.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd16</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y28.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_71</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y29.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y29.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_111</twComp><twBEL>ADDER_FOR_MULTADD_Madd1_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_81_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_81</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd38</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd38</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y31.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp><twBEL>ADDER_FOR_MULTADD_Madd3_lut&lt;0&gt;9</twBEL><twBEL>ADDER_FOR_MULTADD_Madd3_cy&lt;0&gt;_10</twBEL><twBEL>ADDER_FOR_MULTADD_Madd_113_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y24.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>ADDER_FOR_MULTADD_Madd_113</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y24.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_lut&lt;11&gt;</twBEL><twBEL>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>mixer/Madd_pcm_r_s_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>audio_r_s&lt;15&gt;</twComp><twBEL>mixer/Madd_pcm_r_s_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>audio_r_s&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n003212</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>audior/Msub_n003212</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y28.DQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp><twBEL>audior/Msub_n0032_lut&lt;0&gt;13</twBEL><twBEL>audior/Msub_n0032_cy&lt;0&gt;_14</twBEL><twBEL>audior/n0032&lt;15&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y29.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>audior/n0032&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y29.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y30.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>clks/sw_ff_q_1_LD</twComp><twBEL>audior/Madd_dac_i[14]_del2_s[17]_add_3_OUT_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.154</twDelInfo><twComp>audior/dac_i[14]_del2_s[17]_add_3_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>audior/d_q&lt;16&gt;</twComp><twBEL>audior/_n00411</twBEL><twBEL>audior/d_q_16</twBEL></twPathDel><twLogDel>9.134</twLogDel><twRouteDel>11.457</twRouteDel><twTotDel>20.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clks_clock_3m_s = PERIOD TIMEGRP &quot;clks/clock_3m_s&quot; 279.365 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="226" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/keymap_addr_q_8 (SLICE_X6Y35.CIN), 226 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">the_msx/swiop/keymap_addr_q_2</twSrc><twDest BELType="FF">the_msx/swiop/keymap_addr_q_8</twDest><twTotPathDel>0.654</twTotPathDel><twClkSkew dest = "0.561" src = "0.255">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/keymap_addr_q_2</twSrc><twDest BELType='FF'>the_msx/swiop/keymap_addr_q_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="279.365">the_msx/swiop/clock_cpu_i_inv</twSrcClk><twPathDel><twSite>SLICE_X6Y33.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;3&gt;</twComp><twBEL>the_msx/swiop/keymap_addr_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;3&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_lut&lt;2&gt;</twBEL><twBEL>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;7&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;8&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_xor&lt;8&gt;</twBEL><twBEL>the_msx/swiop/keymap_addr_q_8</twBEL></twPathDel><twLogDel>0.588</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">the_msx/swiop/clock_cpu_i_inv</twDestClk><twPctLog>89.9</twPctLog><twPctRoute>10.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">the_msx/swiop/keymap_addr_q_7</twSrc><twDest BELType="FF">the_msx/swiop/keymap_addr_q_8</twDest><twTotPathDel>0.565</twTotPathDel><twClkSkew dest = "0.561" src = "0.356">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/keymap_addr_q_7</twSrc><twDest BELType='FF'>the_msx/swiop/keymap_addr_q_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="279.365">the_msx/swiop/clock_cpu_i_inv</twSrcClk><twPathDel><twSite>SLICE_X6Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;7&gt;</twComp><twBEL>the_msx/swiop/keymap_addr_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twFalling">0.187</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;7&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_lut&lt;7&gt;</twBEL><twBEL>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;8&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_xor&lt;8&gt;</twBEL><twBEL>the_msx/swiop/keymap_addr_q_8</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">the_msx/swiop/clock_cpu_i_inv</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">the_msx/swiop/keymap_addr_q_1</twSrc><twDest BELType="FF">the_msx/swiop/keymap_addr_q_8</twDest><twTotPathDel>0.715</twTotPathDel><twClkSkew dest = "0.561" src = "0.255">-0.306</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/keymap_addr_q_1</twSrc><twDest BELType='FF'>the_msx/swiop/keymap_addr_q_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X6Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="279.365">the_msx/swiop/clock_cpu_i_inv</twSrcClk><twPathDel><twSite>SLICE_X6Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;3&gt;</twComp><twBEL>the_msx/swiop/keymap_addr_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;3&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_lut&lt;1&gt;</twBEL><twBEL>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;7&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>the_msx/swiop/Mcount_keymap_addr_q_cy&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y35.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>the_msx/swiop/keymap_addr_q&lt;8&gt;</twComp><twBEL>the_msx/swiop/Mcount_keymap_addr_q_xor&lt;8&gt;</twBEL><twBEL>the_msx/swiop/keymap_addr_q_8</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">the_msx/swiop/clock_cpu_i_inv</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5 (SLICE_X8Y7.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4</twSrc><twDest BELType="FF">jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4</twSrc><twDest BELType='FF'>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X8Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb&lt;6&gt;</twComp><twBEL>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y7.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y7.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb&lt;6&gt;</twComp><twBEL>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/Mmux_bb[18]_GND_274_o_mux_4_OUT151</twBEL><twBEL>jt51/jt51_inst/u_lfo/amnoise[6].u_noise_am/bb_5</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11 (SLICE_X12Y0.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10</twSrc><twDest BELType="FF">jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10</twSrc><twDest BELType='FF'>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y0.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb&lt;12&gt;</twComp><twBEL>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y0.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y0.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb&lt;12&gt;</twComp><twBEL>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/Mmux_bb[18]_GND_269_o_mux_4_OUT31</twBEL><twBEL>jt51/jt51_inst/u_lfo/amnoise[1].u_noise_am/bb_11</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="279.365">clks/clock_3m_s_BUFG</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_clks_clock_3m_s = PERIOD TIMEGRP &quot;clks/clock_3m_s&quot; 279.365 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="275.795" period="279.365" constraintValue="279.365" deviceLimit="3.570" freqLimit="280.112" physResource="keyb/keymap/Mram_ram_q/CLKAWRCLK" logResource="keyb/keymap/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X0Y19.CLKAWRCLK" clockNet="clks/clock_3m_s_BUFG"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="275.795" period="279.365" constraintValue="279.365" deviceLimit="3.570" freqLimit="280.112" physResource="keyb/keymap/Mram_ram_q/CLKBRDCLK" logResource="keyb/keymap/Mram_ram_q/CLKBRDCLK" locationPin="RAMB8_X0Y19.CLKBRDCLK" clockNet="clks/clock_3m_s_BUFG"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tbcper_I" slack="276.699" period="279.365" constraintValue="279.365" deviceLimit="2.666" freqLimit="375.094" physResource="clks/clock_3m_s_BUFG/I0" logResource="clks/clock_3m_s_BUFG/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="clks/clock_3m_s"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clks_clock_vdp_s = PERIOD TIMEGRP &quot;clks/clock_vdp_s&quot; 93.121 ns HIGH 50%;</twConstName><twItemCnt>114</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>114</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>50.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I1), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>83.009</twSlack><twSrc BELType="FF">mb/icap_i_s_1</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>10.534</twTotPathDel><twClkSkew dest = "0.829" src = "0.372">-0.457</twClkSkew><twDelConst>93.121</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb/icap_i_s_1</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X36Y2.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mb/icap_i_s&lt;3&gt;</twComp><twBEL>mb/icap_i_s_1</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>mb/icap_i_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapdck_I</twDelType><twDelInfo twEdge="twRising">9.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>9.476</twLogDel><twRouteDel>1.058</twRouteDel><twTotDel>10.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I2), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>83.010</twSlack><twSrc BELType="FF">mb/icap_i_s_2</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>10.533</twTotPathDel><twClkSkew dest = "0.829" src = "0.372">-0.457</twClkSkew><twDelConst>93.121</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb/icap_i_s_2</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X36Y2.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>mb/icap_i_s&lt;3&gt;</twComp><twBEL>mb/icap_i_s_2</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.057</twDelInfo><twComp>mb/icap_i_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapdck_I</twDelType><twDelInfo twEdge="twRising">9.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>9.476</twLogDel><twRouteDel>1.057</twRouteDel><twTotDel>10.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>90.0</twPctLog><twPctRoute>10.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I11), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>83.201</twSlack><twSrc BELType="FF">mb/icap_i_s_11</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>10.590</twTotPathDel><twClkSkew dest = "1.204" src = "0.499">-0.705</twClkSkew><twDelConst>93.121</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mb/icap_i_s_11</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X35Y3.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>mb/icap_i_s&lt;11&gt;</twComp><twBEL>mb/icap_i_s_11</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>mb/icap_i_s&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapdck_I</twDelType><twDelInfo twEdge="twRising">9.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>9.430</twLogDel><twRouteDel>1.160</twRouteDel><twTotDel>10.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clks_clock_vdp_s = PERIOD TIMEGRP &quot;clks/clock_vdp_s&quot; 93.121 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I12), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">mb/icap_i_s_12</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>0.973</twTotPathDel><twClkSkew dest = "1.041" src = "0.210">-0.831</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb/icap_i_s_12</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X28Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mb/icap_i_s&lt;15&gt;</twComp><twBEL>mb/icap_i_s_12</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.773</twDelInfo><twComp>mb/icap_i_s&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapckd_I</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.773</twRouteDel><twTotDel>0.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I15), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.225</twSlack><twSrc BELType="FF">mb/icap_i_s_15</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>1.056</twTotPathDel><twClkSkew dest = "1.041" src = "0.210">-0.831</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb/icap_i_s_15</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X28Y2.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>mb/icap_i_s&lt;15&gt;</twComp><twBEL>mb/icap_i_s_15</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.856</twDelInfo><twComp>mb/icap_i_s&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapckd_I</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.856</twRouteDel><twTotDel>1.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mb/ICAP_SPARTAN6_inst (ICAP_X0Y0.I10), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">mb/icap_i_s_10</twSrc><twDest BELType="OTHER">mb/ICAP_SPARTAN6_inst</twDest><twTotPathDel>1.097</twTotPathDel><twClkSkew dest = "1.041" src = "0.210">-0.831</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mb/icap_i_s_10</twSrc><twDest BELType='OTHER'>mb/ICAP_SPARTAN6_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twSrcClk><twPathDel><twSite>SLICE_X28Y2.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>mb/icap_i_s&lt;15&gt;</twComp><twBEL>mb/icap_i_s_10</twBEL></twPathDel><twPathDel><twSite>ICAP_X0Y0.I10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.859</twDelInfo><twComp>mb/icap_i_s&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ICAP_X0Y0.CLK</twSite><twDelType>Tcapckd_I</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>mb/ICAP_SPARTAN6_inst</twComp><twBEL>mb/ICAP_SPARTAN6_inst</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.859</twRouteDel><twTotDel>1.097</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="93.121">clks/clock_vdp_s</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_clks_clock_vdp_s = PERIOD TIMEGRP &quot;clks/clock_vdp_s&quot; 93.121 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Tcapper" slack="43.121" period="93.121" constraintValue="93.121" deviceLimit="50.000" freqLimit="20.000" physResource="mb/ICAP_SPARTAN6_inst/CLK" logResource="mb/ICAP_SPARTAN6_inst/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="clks/clock_vdp_s"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="89.551" period="93.121" constraintValue="93.121" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y11.CLKAWRCLK" clockNet="clock_master_s"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="89.551" period="93.121" constraintValue="93.121" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_b/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y10.CLKAWRCLK" clockNet="clock_master_s"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571         HIGH 50%;</twConstName><twItemCnt>13281</twItemCnt><twErrCntSetup>88</twErrCntSetup><twErrCntEndPt>88</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>543</twEndPtCnt><twPathErrCnt>2088</twPathErrCnt><twMinPer>100210.944</twMinPer></twConstHead><twPathRptBanner iPaths="28" iCriticalPaths="28" sType="EndPoint">Paths for end point ram/ram_addr_s_8 (SLICE_X3Y30.A6), 28 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.589</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_addr_s_8</twDest><twTotPathDel>7.985</twTotPathDel><twClkSkew dest = "1.640" src = "1.971">0.331</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_addr_s_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>N73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_addr_s&lt;13&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>the_msx/memctl/Mmux_ram_addr_o102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ram/ram_addr_s&lt;9&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o411</twBEL><twBEL>ram/ram_addr_s_8</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>5.111</twRouteDel><twTotDel>7.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.279</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_5</twSrc><twDest BELType="FF">ram/ram_addr_s_8</twDest><twTotPathDel>7.675</twTotPathDel><twClkSkew dest = "1.640" src = "1.971">0.331</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_5</twSrc><twDest BELType='FF'>ram/ram_addr_s_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>the_msx/escci/SccBank2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>N73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_addr_s&lt;13&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>the_msx/memctl/Mmux_ram_addr_o102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ram/ram_addr_s&lt;9&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o411</twBEL><twBEL>ram/ram_addr_s_8</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>4.801</twRouteDel><twTotDel>7.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.262</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_addr_s_8</twDest><twTotPathDel>7.658</twTotPathDel><twClkSkew dest = "1.640" src = "1.971">0.331</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_addr_s_8</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/escci/wav_copy_s</twComp><twBEL>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>N73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_addr_s&lt;13&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>the_msx/memctl/Mmux_ram_addr_o102</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ram/ram_addr_s&lt;9&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o411</twBEL><twBEL>ram/ram_addr_s_8</twBEL></twPathDel><twLogDel>2.639</twLogDel><twRouteDel>5.019</twRouteDel><twTotDel>7.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="28" sType="EndPoint">Paths for end point ram/ram_addr_s_7 (SLICE_X1Y30.D6), 28 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.520</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_addr_s_7</twDest><twTotPathDel>7.918</twTotPathDel><twClkSkew dest = "1.642" src = "1.971">0.329</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_addr_s_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>N73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_addr_s&lt;13&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>the_msx/memctl/Mmux_ram_addr_o102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ram/ram_addr_s&lt;7&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o391</twBEL><twBEL>ram/ram_addr_s_7</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>5.044</twRouteDel><twTotDel>7.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.210</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_5</twSrc><twDest BELType="FF">ram/ram_addr_s_7</twDest><twTotPathDel>7.608</twTotPathDel><twClkSkew dest = "1.642" src = "1.971">0.329</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_5</twSrc><twDest BELType='FF'>ram/ram_addr_s_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>the_msx/escci/SccBank2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>N73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_addr_s&lt;13&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>the_msx/memctl/Mmux_ram_addr_o102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ram/ram_addr_s&lt;7&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o391</twBEL><twBEL>ram/ram_addr_s_7</twBEL></twPathDel><twLogDel>2.874</twLogDel><twRouteDel>4.734</twRouteDel><twTotDel>7.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.193</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_addr_s_7</twDest><twTotPathDel>7.591</twTotPathDel><twClkSkew dest = "1.642" src = "1.971">0.329</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_addr_s_7</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/escci/wav_copy_s</twComp><twBEL>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N73</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>N73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/ram_addr_s&lt;13&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o102</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>the_msx/memctl/Mmux_ram_addr_o102</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>ram/ram_addr_s&lt;7&gt;</twComp><twBEL>the_msx/memctl/Mmux_ram_addr_o391</twBEL><twBEL>ram/ram_addr_s_7</twBEL></twPathDel><twLogDel>2.639</twLogDel><twRouteDel>4.952</twRouteDel><twTotDel>7.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="44" sType="EndPoint">Paths for end point ram/ram_din_s_2 (SLICE_X1Y41.CE), 46 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.341</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_din_s_2</twDest><twTotPathDel>7.727</twTotPathDel><twClkSkew dest = "1.630" src = "1.971">0.341</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_din_s_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/pcs_v&lt;0&gt;</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/_n0422_inv</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twLogDel>2.909</twLogDel><twRouteDel>4.818</twRouteDel><twTotDel>7.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.031</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_5</twSrc><twDest BELType="FF">ram/ram_din_s_2</twDest><twTotPathDel>7.417</twTotPathDel><twClkSkew dest = "1.630" src = "1.971">0.341</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_5</twSrc><twDest BELType='FF'>ram/ram_din_s_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>the_msx/escci/SccBank2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>the_msx/escci/addr_i[15]_addr_i[15]_OR_346_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/pcs_v&lt;0&gt;</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/_n0422_inv</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twLogDel>2.909</twLogDel><twRouteDel>4.508</twRouteDel><twTotDel>7.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.014</twSlack><twSrc BELType="FF">the_msx/escci/SccBank2_4</twSrc><twDest BELType="FF">ram/ram_din_s_2</twDest><twTotPathDel>7.400</twTotPathDel><twClkSkew dest = "1.630" src = "1.971">0.341</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.274</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/escci/SccBank2_4</twSrc><twDest BELType='FF'>ram/ram_din_s_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X2Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="285739.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X2Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>the_msx/escci/SccBank2&lt;7&gt;</twComp><twBEL>the_msx/escci/SccBank2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>the_msx/escci/SccBank2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>N87</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y36.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>N1312</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y36.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>the_msx/escci/SccModeB&lt;5&gt;</twComp><twBEL>the_msx/escci/DecSccA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>the_msx/escci/DecSccA</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/escci/wav_copy_s</twComp><twBEL>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>the_msx/escci/addr_i[8]_DecSccA_AND_546_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/exp3/exp_reg_s_1_P_1</twComp><twBEL>the_msx/escci/Mmux_ram_ce_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.A6</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>the_msx/mr_ram_ce_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/pcs_v&lt;0&gt;</twComp><twBEL>the_msx/Mmux_ram_we_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y40.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>ram_we_s</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y40.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ram/_n0422_inv</twComp><twBEL>ram/_n0422_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y41.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ram/_n0422_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y41.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twLogDel>2.674</twLogDel><twRouteDel>4.726</twRouteDel><twTotDel>7.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="285740.000">clock_sdram_s</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/SdrDat_s_2 (SLICE_X0Y41.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.380</twSlack><twSrc BELType="FF">ram/ram_din_s_2</twSrc><twDest BELType="FF">ram/SdrDat_s_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram/ram_din_s_2</twSrc><twDest BELType='FF'>ram/SdrDat_s_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twSrcClk><twPathDel><twSite>SLICE_X1Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ram/ram_din_s&lt;3&gt;</twComp><twBEL>ram/ram_din_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y41.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>ram/ram_din_s&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y41.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>ram/SdrDat_s&lt;10&gt;</twComp><twBEL>ram/Mmux_n032391</twBEL><twBEL>ram/SdrDat_s_2</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.063</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/SdrAddress_v_0 (SLICE_X1Y31.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">ram/ram_addr_s_0</twSrc><twDest BELType="FF">ram/SdrAddress_v_0</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.045" src = "0.043">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram/ram_addr_s_0</twSrc><twDest BELType='FF'>ram/SdrAddress_v_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twSrcClk><twPathDel><twSite>SLICE_X0Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ram/ram_addr_s&lt;3&gt;</twComp><twBEL>ram/ram_addr_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>ram/ram_addr_s&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ram/SdrAddress_v&lt;3&gt;</twComp><twBEL>ram/SdrAddress_v_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram/SdrAddress_v_2 (SLICE_X1Y31.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.401</twSlack><twSrc BELType="FF">ram/ram_addr_s_2</twSrc><twDest BELType="FF">ram/SdrAddress_v_2</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.045" src = "0.043">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ram/ram_addr_s_2</twSrc><twDest BELType='FF'>ram/SdrAddress_v_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twSrcClk><twPathDel><twSite>SLICE_X0Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ram/ram_addr_s&lt;3&gt;</twComp><twBEL>ram/ram_addr_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y31.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>ram/ram_addr_s&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y31.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ram/SdrAddress_v&lt;3&gt;</twComp><twBEL>ram/SdrAddress_v_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_sdram_s</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="98"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="99" type="MINPERIOD" name="Tbcper_I" slack="9.000" period="11.666" constraintValue="11.666" deviceLimit="2.666" freqLimit="375.094" physResource="pll_1/clkout2_buf/I0" logResource="pll_1/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="pll_1/clkout1"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="11.186" period="11.666" constraintValue="11.666" deviceLimit="0.480" freqLimit="2083.333" physResource="ram/refreshDelayCounter_v&lt;3&gt;/CLK" logResource="ram/refreshDelayCounter_v_0/CK" locationPin="SLICE_X10Y39.CLK" clockNet="clock_sdram_s"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="11.186" period="11.666" constraintValue="11.666" deviceLimit="0.480" freqLimit="2083.333" physResource="ram/refreshDelayCounter_v&lt;3&gt;/CLK" logResource="ram/refreshDelayCounter_v_1/CK" locationPin="SLICE_X10Y39.CLK" clockNet="clock_sdram_s"/></twPinLimitRpt></twConst><twConst anchorID="102" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH         50%;</twConstName><twItemCnt>1491</twItemCnt><twErrCntSetup>44</twErrCntSetup><twErrCntEndPt>44</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>221</twEndPtCnt><twPathErrCnt>704</twPathErrCnt><twMinPer>626000.000</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="16" sType="EndPoint">Paths for end point midi/ff_clr_s (SLICE_X21Y31.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-5.007</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="FF">midi/ff_clr_s</twDest><twTotPathDel>4.364</twTotPathDel><twClkSkew dest = "1.599" src = "1.939">0.340</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='FF'>midi/ff_clr_s</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/baudr_cnt_q&lt;4&gt;</twComp><twBEL>midi/_n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>midi/_n0201_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>midi/ff_clr_s</twComp><twBEL>midi/ff_clr_s</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>4.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.996</twSlack><twSrc BELType="FF">por_cnt_s_0</twSrc><twDest BELType="FF">midi/ff_clr_s</twDest><twTotPathDel>4.353</twTotPathDel><twClkSkew dest = "1.599" src = "1.939">0.340</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_0</twSrc><twDest BELType='FF'>midi/ff_clr_s</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>por_cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/baudr_cnt_q&lt;4&gt;</twComp><twBEL>midi/_n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>midi/_n0201_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>midi/ff_clr_s</twComp><twBEL>midi/ff_clr_s</twBEL></twPathDel><twLogDel>1.877</twLogDel><twRouteDel>2.476</twRouteDel><twTotDel>4.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.880</twSlack><twSrc BELType="FF">soft_rst_cnt_s_3</twSrc><twDest BELType="FF">midi/ff_clr_s</twDest><twTotPathDel>4.234</twTotPathDel><twClkSkew dest = "1.599" src = "1.942">0.343</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_3</twSrc><twDest BELType='FF'>midi/ff_clr_s</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N61</twComp><twBEL>reset_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/baudr_cnt_q&lt;4&gt;</twComp><twBEL>midi/_n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>midi/_n0201_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>midi/ff_clr_s</twComp><twBEL>midi/ff_clr_s</twBEL></twPathDel><twLogDel>1.618</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>4.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="16" sType="EndPoint">Paths for end point midi/ff_q (SLICE_X22Y27.SR), 17 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.781</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="FF">midi/ff_q</twDest><twTotPathDel>4.137</twTotPathDel><twClkSkew dest = "1.598" src = "1.939">0.341</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='FF'>midi/ff_q</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/psg/regs_q_11&lt;3&gt;</twComp><twBEL>midi/reset_i_ff_clr_s_OR_594_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>midi/ff_q</twComp><twBEL>midi/ff_q</twBEL></twPathDel><twLogDel>1.691</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>4.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.770</twSlack><twSrc BELType="FF">por_cnt_s_0</twSrc><twDest BELType="FF">midi/ff_q</twDest><twTotPathDel>4.126</twTotPathDel><twClkSkew dest = "1.598" src = "1.939">0.341</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_0</twSrc><twDest BELType='FF'>midi/ff_q</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>por_cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/psg/regs_q_11&lt;3&gt;</twComp><twBEL>midi/reset_i_ff_clr_s_OR_594_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>midi/ff_q</twComp><twBEL>midi/ff_q</twBEL></twPathDel><twLogDel>1.691</twLogDel><twRouteDel>2.435</twRouteDel><twTotDel>4.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.654</twSlack><twSrc BELType="FF">soft_rst_cnt_s_3</twSrc><twDest BELType="FF">midi/ff_q</twDest><twTotPathDel>4.007</twTotPathDel><twClkSkew dest = "1.598" src = "1.942">0.344</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_3</twSrc><twDest BELType='FF'>midi/ff_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N61</twComp><twBEL>reset_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y27.D4</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/psg/regs_q_11&lt;3&gt;</twComp><twBEL>midi/reset_i_ff_clr_s_OR_594_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>midi/reset_i_ff_clr_s_OR_594_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y27.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>midi/ff_q</twComp><twBEL>midi/ff_q</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>2.575</twRouteDel><twTotDel>4.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="16" sType="EndPoint">Paths for end point midi/int_en_q (SLICE_X27Y30.SR), 16 paths
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.569</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="FF">midi/int_en_q</twDest><twTotPathDel>3.939</twTotPathDel><twClkSkew dest = "1.612" src = "1.939">0.327</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='FF'>midi/int_en_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>midi/port1_w_s</twComp><twBEL>midi/int_en_q</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>2.406</twRouteDel><twTotDel>3.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.558</twSlack><twSrc BELType="FF">por_cnt_s_0</twSrc><twDest BELType="FF">midi/int_en_q</twDest><twTotPathDel>3.928</twTotPathDel><twClkSkew dest = "1.612" src = "1.939">0.327</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_0</twSrc><twDest BELType='FF'>midi/int_en_q</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>por_cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>midi/port1_w_s</twComp><twBEL>midi/int_en_q</twBEL></twPathDel><twLogDel>1.533</twLogDel><twRouteDel>2.395</twRouteDel><twTotDel>3.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.442</twSlack><twSrc BELType="FF">soft_rst_cnt_s_3</twSrc><twDest BELType="FF">midi/int_en_q</twDest><twTotPathDel>3.809</twTotPathDel><twClkSkew dest = "1.612" src = "1.942">0.330</twClkSkew><twDelConst>0.001</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.361" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_3</twSrc><twDest BELType='FF'>midi/int_en_q</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1000999.999">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y30.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y31.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N61</twComp><twBEL>reset_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N61</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>reset_s</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y30.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>midi/port1_w_s</twComp><twBEL>midi/int_en_q</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>3.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1001000.000">clock_8m_s</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point midi/baudr_cnt_q_7 (SLICE_X20Y30.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">midi/baudr_cnt_q_7</twSrc><twDest BELType="FF">midi/baudr_cnt_q_7</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>midi/baudr_cnt_q_7</twSrc><twDest BELType='FF'>midi/baudr_cnt_q_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twSrcClk><twPathDel><twSite>SLICE_X20Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/baudr_cnt_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>midi/baudr_cnt_q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/Mmux_state_s[2]_X_195_o_wide_mux_34_OUT8</twBEL><twBEL>midi/baudr_cnt_q_7</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point midi/shift_q_6 (SLICE_X23Y28.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">midi/shift_q_7</twSrc><twDest BELType="FF">midi/shift_q_6</twDest><twTotPathDel>0.452</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>midi/shift_q_7</twSrc><twDest BELType='FF'>midi/shift_q_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twSrcClk><twPathDel><twSite>SLICE_X23Y28.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>midi/shift_q&lt;5&gt;</twComp><twBEL>midi/shift_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y28.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.053</twDelInfo><twComp>midi/shift_q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>midi/shift_q&lt;5&gt;</twComp><twBEL>midi/Mmux__n012571</twBEL><twBEL>midi/shift_q_6</twBEL></twPathDel><twLogDel>0.399</twLogDel><twRouteDel>0.053</twRouteDel><twTotDel>0.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twDestClk><twPctLog>88.3</twPctLog><twPctRoute>11.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point midi/baudr_cnt_q_5 (SLICE_X20Y30.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">midi/baudr_cnt_q_5</twSrc><twDest BELType="FF">midi/baudr_cnt_q_5</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>midi/baudr_cnt_q_5</twSrc><twDest BELType='FF'>midi/baudr_cnt_q_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twSrcClk><twPathDel><twSite>SLICE_X20Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/baudr_cnt_q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>midi/baudr_cnt_q&lt;5&gt;</twComp><twBEL>midi/Mmux_state_s[2]_X_195_o_wide_mux_34_OUT61</twBEL><twBEL>midi/baudr_cnt_q_5</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.073</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="125.000">clock_8m_s</twDestClk><twPctLog>84.2</twPctLog><twPctRoute>15.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="127"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="128" type="MINPERIOD" name="Tbcper_I" slack="122.334" period="125.000" constraintValue="125.000" deviceLimit="2.666" freqLimit="375.094" physResource="pll_1/clkout4_buf/I0" logResource="pll_1/clkout4_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="pll_1/clkout3"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tcp" slack="124.520" period="125.000" constraintValue="125.000" deviceLimit="0.480" freqLimit="2083.333" physResource="midi/intcnt_q&lt;0&gt;/CLK" logResource="midi/intcnt_q_10/CK" locationPin="SLICE_X18Y29.CLK" clockNet="clock_8m_s"/><twPinLimit anchorID="130" type="MINHIGHPULSE" name="Trpw" slack="124.520" period="125.000" constraintValue="62.500" deviceLimit="0.240" physResource="midi/intcnt_q&lt;0&gt;/SR" logResource="midi/intcnt_q_10/SR" locationPin="SLICE_X18Y29.SR" clockNet="reset_s"/></twPinLimitRpt></twConst><twConst anchorID="131" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429         HIGH 50%;</twConstName><twItemCnt>5813043</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8832</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.834</twMinPer></twConstHead><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v22/DP (SLICE_X14Y23.WE), 83 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.297</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twTotPathDel>5.854</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>5.854</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.312</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twTotPathDel>5.839</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>5.839</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.345</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twTotPathDel>5.806</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/DP</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>3.980</twRouteDel><twTotDel>5.806</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v21/DP (SLICE_X14Y23.WE), 83 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.297</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twTotPathDel>5.854</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>5.854</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.312</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twTotPathDel>5.839</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>5.839</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.345</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twTotPathDel>5.806</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v21/DP</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>3.980</twRouteDel><twTotDel>5.806</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="83" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/swiop/ps2fifo/Mram_memory_v22/SP (SLICE_X14Y23.WE), 83 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.297</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twDest><twTotPathDel>5.854</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>5.854</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.312</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twDest><twTotPathDel>5.839</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_0</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;2&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT31</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>5.839</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.345</twSlack><twSrc BELType="FF">the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType="RAM">the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twDest><twTotPathDel>5.806</twTotPathDel><twClkSkew dest = "0.292" src = "0.320">0.028</twClkSkew><twDelConst>23.333</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.154</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>the_msx/swiop/spulse_r_s_1</twSrc><twDest BELType='RAM'>the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X11Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X11Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/spulse_r_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>the_msx/swiop/spulse_r_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT41</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y23.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v[3]_fifo_proc.tail_v[3]_mux_11_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.tail_v&lt;3&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>N301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>the_msx/swiop/ps2fifo/fifo_proc.looped_v_fifo_proc.tail_v[3]_OR_234_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>the_msx/swiop/spulse_w_s&lt;1&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mmux_BUS_001811</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y23.WE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.298</twDelInfo><twComp>the_msx/swiop/ps2fifo/BUS_0018</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y23.CLK</twSite><twDelType>Tws</twDelType><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>the_msx/swiop/ps2fifo/data_o&lt;6&gt;</twComp><twBEL>the_msx/swiop/ps2fifo/Mram_memory_v22/SP</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>3.980</twRouteDel><twTotDel>5.806</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.333">clock_master_s</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point opll1/og/Mmem/Mram_data_array1 (RAMB8_X1Y17.ADDRBRDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">opll1/sm/maddr_1</twSrc><twDest BELType="RAM">opll1/og/Mmem/Mram_data_array1</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.126" src = "0.118">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>opll1/sm/maddr_1</twSrc><twDest BELType='RAM'>opll1/og/Mmem/Mram_data_array1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X32Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>opll1/sm/maddr&lt;3&gt;</twComp><twBEL>opll1/sm/maddr_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y17.ADDRBRDADDR5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>opll1/sm/maddr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y17.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>opll1/og/Mmem/Mram_data_array1</twComp><twBEL>opll1/og/Mmem/Mram_data_array1</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1 (RAMB8_X1Y28.ADDRBRDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">opll1/eg/aridx_21</twSrc><twDest BELType="RAM">opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1</twDest><twTotPathDel>0.284</twTotPathDel><twClkSkew dest = "0.116" src = "0.113">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>opll1/eg/aridx_21</twSrc><twDest BELType='RAM'>opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X33Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>opll1/eg/aridx&lt;21&gt;</twComp><twBEL>opll1/eg/aridx_21</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y28.ADDRBRDADDR9</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>opll1/eg/aridx&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y28.CLKBRDCLK</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1</twComp><twBEL>opll1/eg_u_attack_table/Mram_w_addr2[6]_PWR_252_o_wide_mux_5_OUT1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul (DSP48_X1Y10.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.284</twSlack><twSrc BELType="FF">opll1/op/opout_5</twSrc><twDest BELType="DSP">opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul</twDest><twTotPathDel>0.290</twTotPathDel><twClkSkew dest = "0.106" src = "0.100">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>opll1/op/opout_5</twSrc><twDest BELType='DSP'>opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X28Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>opll1/op/opout&lt;7&gt;</twComp><twBEL>opll1/op/opout_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>opll1/op/opout&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>DSP48_X1Y10.CLK</twSite><twDelType>Tdspckd_A_A1REG</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul</twComp><twBEL>opll1/og/Ltbl/u_linear_table_mul/Mmult_w_mul</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.127</twRouteDel><twTotDel>0.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="156"><twPinLimitBanner>Component Switching Limit Checks: TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="157" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="43.096" period="46.666" constraintValue="46.666" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKAWRCLK" locationPin="RAMB8_X1Y11.CLKAWRCLK" clockNet="clock_master_s"/><twPinLimit anchorID="158" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="43.096" period="46.666" constraintValue="46.666" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" logResource="the_msx/vdp/vo1_2.scandbl/u_ram_a/Mram_ram_q/CLKBRDCLK" locationPin="RAMB8_X1Y11.CLKBRDCLK" clockNet="clock_master_s"/><twPinLimit anchorID="159" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="43.096" period="46.666" constraintValue="46.666" deviceLimit="3.570" freqLimit="280.112" physResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" logResource="the_msx_ipl/Mram_addr[12]_PWR_24_o_wide_mux_0_OUT1/CLKA" locationPin="RAMB16_X0Y24.CLKA" clockNet="clock_master_s"/></twPinLimitRpt></twConst><twConst anchorID="160" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC&quot; TS_clock_master_s         DATAPATHONLY;</twConstName><twItemCnt>22</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>11.359</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathFromToDelay"><twSlack>35.201</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>11.359</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1635.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.808</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>2.645</twLogDel><twRouteDel>8.714</twRouteDel><twTotDel>11.359</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathFromToDelay"><twSlack>39.947</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>6.613</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>5.000</twRouteDel><twTotDel>6.613</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathFromToDelay"><twSlack>40.538</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>6.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>1.564</twLogDel><twRouteDel>4.458</twRouteDel><twTotDel>6.022</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathFromToDelay"><twSlack>35.817</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>10.743</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1635.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.808</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>2.329</twLogDel><twRouteDel>8.414</twRouteDel><twTotDel>10.743</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathFromToDelay"><twSlack>40.563</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>5.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>1.297</twLogDel><twRouteDel>4.700</twRouteDel><twTotDel>5.997</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathFromToDelay"><twSlack>41.154</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twTotPathDel>5.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>4.158</twRouteDel><twTotDel>5.406</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC&quot; TS_clock_master_s
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.SR), 11 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="173"><twSlack>1.972</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X16Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>0.485</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>1.972</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="174"><twSlack>2.750</twSlack><twSrc BELType="FF">por_cnt_s_3</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_3</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>2.109</twRouteDel><twTotDel>2.750</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="175"><twSlack>2.792</twSlack><twSrc BELType="FF">por_cnt_s_5</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_5</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>por_cnt_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y19.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twBEL></twPathDel><twLogDel>0.641</twLogDel><twRouteDel>2.151</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC (SLICE_X6Y19.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="176"><twSlack>1.668</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X16Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.312</twRouteDel><twTotDel>1.668</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="177"><twSlack>2.446</twSlack><twSrc BELType="FF">por_cnt_s_3</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_3</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>0.512</twLogDel><twRouteDel>1.934</twRouteDel><twTotDel>2.446</twTotDel><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="178"><twSlack>2.488</twSlack><twSrc BELType="FF">por_cnt_s_5</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_5</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>por_cnt_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twLogDel>0.512</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.488</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="179" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC&quot; TS_clock_master_s         DATAPATHONLY;</twConstName><twItemCnt>22</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>11.141</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>35.419</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>11.141</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1635.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.808</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>8.740</twRouteDel><twTotDel>11.141</twTotDel><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>40.165</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>6.395</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>1.369</twLogDel><twRouteDel>5.026</twRouteDel><twTotDel>6.395</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>40.756</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>5.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>1.320</twLogDel><twRouteDel>4.484</twRouteDel><twTotDel>5.804</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathFromToDelay"><twSlack>35.727</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>10.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1635.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.808</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>2.573</twLogDel><twRouteDel>8.260</twRouteDel><twTotDel>10.833</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathFromToDelay"><twSlack>40.473</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>6.087</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>4.546</twRouteDel><twTotDel>6.087</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>41.064</twSlack><twSrc BELType="FF">por_cnt_s_2</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twTotPathDel>5.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>por_cnt_s_2</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>por_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>4.004</twRouteDel><twTotDel>5.496</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC&quot; TS_clock_master_s
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.SR), 11 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="192"><twSlack>1.697</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X16Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>1.697</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="193"><twSlack>2.475</twSlack><twSrc BELType="FF">por_cnt_s_3</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_3</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>2.475</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="194"><twSlack>2.517</twSlack><twSrc BELType="FF">por_cnt_s_5</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_5</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>por_cnt_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_121_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y17.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.517</twTotDel><twDestClk twEdge ="twFalling">the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC (SLICE_X6Y17.CLK), 11 paths
</twPathRptBanner><twRacePath anchorID="195"><twSlack>1.882</twSlack><twSrc BELType="FF">the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>the_msx/swiop/ntsc_pal_q</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y25.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="139.682">clock_cpu_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X16Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp><twBEL>the_msx/swiop/ntsc_pal_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>the_msx/swiop/ntsc_pal_q</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>0.391</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>1.882</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="196"><twSlack>2.660</twSlack><twSrc BELType="FF">por_cnt_s_3</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_3</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp><twBEL>por_cnt_s_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>por_cnt_s&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.113</twRouteDel><twTotDel>2.660</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="197"><twSlack>2.702</twSlack><twSrc BELType="FF">por_cnt_s_5</twSrc><twDest BELType="LATCH">the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>por_cnt_s_5</twSrc><twDest BELType='LATCH'>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>por_cnt_s&lt;7&gt;</twComp><twBEL>por_cnt_s_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>por_cnt_s&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>the_msx/vdp/hor_vert_b/cnt_vert_q_6_LDC</twComp><twBEL>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>the_msx/vdp/hor_vert_b/reset_i_first_line_s[2]_AND_120_o</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.155</twRouteDel><twTotDel>2.702</twTotDel><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="198" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP &quot;TO_i2sbitcount_4_LD&quot;         TS_clock_master_s DATAPATHONLY;</twConstName><twItemCnt>19</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.321</twMaxDel></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point i2s/bitcount_4_LD (SLICE_X31Y32.CLK), 19 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathFromToDelay"><twSlack>37.239</twSlack><twSrc BELType="PAD">keys_n_i&lt;1&gt;</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twTotPathDel>9.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;1&gt;</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>4</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;1&gt;</twComp><twBEL>keys_n_i&lt;1&gt;</twBEL><twBEL>keys_n_i_1_IBUF</twBEL><twBEL>ProtoComp1635.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.808</twDelInfo><twComp>keys_n_i_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>2.334</twLogDel><twRouteDel>6.987</twRouteDel><twTotDel>9.321</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathFromToDelay"><twSlack>38.926</twSlack><twSrc BELType="PAD">keys_n_i&lt;0&gt;</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twTotPathDel>7.634</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>keys_n_i&lt;0&gt;</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>2</twLogLvls><twSrcSite>T8.PAD</twSrcSite><twPathDel><twSite>T8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>keys_n_i&lt;0&gt;</twComp><twBEL>keys_n_i&lt;0&gt;</twBEL><twBEL>keys_n_i_0_IBUF</twBEL><twBEL>ProtoComp1635.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">4.476</twDelInfo><twComp>keys_n_i_0_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>5.818</twRouteDel><twTotDel>7.634</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathFromToDelay"><twSlack>41.985</twSlack><twSrc BELType="FF">keyb/por_o</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twTotPathDel>4.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>46.560</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>keyb/por_o</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clks/clock_3m_s_BUFG</twSrcClk><twPathDel><twSite>SLICE_X18Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>keyb/por_o</twComp><twBEL>keyb/por_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y28.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>keyb/por_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y28.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clks/neg_cnt3_q&lt;1&gt;</twComp><twBEL>por_s_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>N53</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>por_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B4</twSite><twDelType>net</twDelType><twFanCnt>84</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>por_s</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>1.302</twLogDel><twRouteDel>3.273</twRouteDel><twTotDel>4.575</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP &quot;TO_i2sbitcount_4_LD&quot;
        TS_clock_master_s DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point i2s/bitcount_4_LD (SLICE_X31Y32.CLK), 19 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="205"><twSlack>1.336</twSlack><twSrc BELType="FF">soft_rst_cnt_s_0</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_0</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>soft_rst_cnt_s&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twFalling">0.805</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.980</twRouteDel><twTotDel>1.336</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="206"><twSlack>1.392</twSlack><twSrc BELType="FF">soft_rst_cnt_s_1</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_1</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>soft_rst_cnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twFalling">0.805</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.036</twRouteDel><twTotDel>1.392</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="207"><twSlack>1.579</twSlack><twSrc BELType="FF">soft_rst_cnt_s_2</twSrc><twDest BELType="LATCH">i2s/bitcount_4_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>soft_rst_cnt_s_2</twSrc><twDest BELType='LATCH'>i2s/bitcount_4_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clock_master_s</twSrcClk><twPathDel><twSite>SLICE_X24Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>soft_rst_cnt_s&lt;3&gt;</twComp><twBEL>soft_rst_cnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>soft_rst_cnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y29.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>midi/tx_s</twComp><twBEL>reset_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y32.CLK</twSite><twDelType>net</twDelType><twFanCnt>525</twFanCnt><twDelInfo twEdge="twFalling">0.805</twDelInfo><twComp>reset_s</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.223</twRouteDel><twTotDel>1.579</twTotDel><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="208"><twConstRollup name="TS_clock_50M_i" fullName="TS_clock_50M_i = PERIOD TIMEGRP &quot;clock_50M_i&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="5.000" actualRollup="171790.189" errors="0" errorRollup="132" items="0" itemsRollup="5827815"/><twConstRollup name="TS_pll_1_clkout1" fullName="TS_pll_1_clkout1 = PERIOD TIMEGRP &quot;pll_1_clkout1&quot; TS_clock_50M_i / 1.71428571         HIGH 50%;" type="child" depth="1" requirement="11.667" prefType="period" actual="100210.944" actualRollup="N/A" errors="88" errorRollup="0" items="13281" itemsRollup="0"/><twConstRollup name="TS_pll_1_clkout3" fullName="TS_pll_1_clkout3 = PERIOD TIMEGRP &quot;pll_1_clkout3&quot; TS_clock_50M_i / 0.16 HIGH         50%;" type="child" depth="1" requirement="125.000" prefType="period" actual="626000.000" actualRollup="N/A" errors="44" errorRollup="0" items="1491" itemsRollup="0"/><twConstRollup name="TS_pll_1_clkout0" fullName="TS_pll_1_clkout0 = PERIOD TIMEGRP &quot;pll_1_clkout0&quot; TS_clock_50M_i / 0.428571429         HIGH 50%;" type="child" depth="1" requirement="46.667" prefType="period" actual="15.834" actualRollup="N/A" errors="0" errorRollup="0" items="5813043" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="209"><twConstRollup name="TS_clock_master_s" fullName="TS_clock_master_s = PERIOD TIMEGRP &quot;clock_master_s&quot; 46.56 ns HIGH 50%;" type="origin" depth="0" requirement="46.560" prefType="period" actual="3.570" actualRollup="11.359" errors="0" errorRollup="0" items="0" itemsRollup="63"/><twConstRollup name="TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC" fullName="TS_TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_0_LDC&quot; TS_clock_master_s         DATAPATHONLY;" type="child" depth="1" requirement="46.560" prefType="maxdelay" actual="11.359" actualRollup="N/A" errors="0" errorRollup="0" items="22" itemsRollup="0"/><twConstRollup name="TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC" fullName="TS_TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_the_msxvdphor_vert_bcnt_vert_q_6_LDC&quot; TS_clock_master_s         DATAPATHONLY;" type="child" depth="1" requirement="46.560" prefType="maxdelay" actual="11.141" actualRollup="N/A" errors="0" errorRollup="0" items="22" itemsRollup="0"/><twConstRollup name="TS_TO_i2sbitcount_4_LD" fullName="TS_TO_i2sbitcount_4_LD = MAXDELAY TO TIMEGRP &quot;TO_i2sbitcount_4_LD&quot;         TS_clock_master_s DATAPATHONLY;" type="child" depth="1" requirement="46.560" prefType="maxdelay" actual="9.321" actualRollup="N/A" errors="0" errorRollup="0" items="19" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="210">2</twUnmetConstCnt><twDataSheet anchorID="211" twNameLen="15"><twClk2SUList anchorID="212" twDestWidth="11"><twDest>clock_50M_i</twDest><twClk2SU><twSrc>clock_50M_i</twSrc><twRiseRise>15.834</twRiseRise><twRiseFall>6.036</twRiseFall><twFallFall>8.609</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="213" twDestWidth="11"><twDest>keys_n_i&lt;1&gt;</twDest><twClk2SU><twSrc>clock_50M_i</twSrc><twRiseFall>6.022</twRiseFall></twClk2SU><twClk2SU><twSrc>keys_n_i&lt;1&gt;</twSrc><twRiseFall>1.309</twRiseFall><twFallFall>1.309</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="214"><twErrCnt>132</twErrCnt><twScore>801931</twScore><twSetupScore>801931</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>481194114</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28312</twConnCnt></twConstCov><twStats anchorID="215"><twMinPer>626000.000</twMinPer><twFootnote number="1" /><twMaxFreq>0.002</twMaxFreq><twMaxFromToDel>11.359</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Mar 03 13:09:57 2021 </twTimestamp></twFoot><twClientInfo anchorID="216"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4886 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
