

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 02:29:50 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  490|  490|  490|  490|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- conv2d_label0         |  489|  489|       163|          -|          -|     3|    no    |
        | + conv2d_label0.1      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.2      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.3      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.4      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.5      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.6      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.7      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.7.1  |   12|   12|         4|          -|          -|     3|    no    |
        | + conv2d_label0.8      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.8.1  |   12|   12|         4|          -|          -|     3|    no    |
        | + conv2d_label0.9      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.9.1  |   12|   12|         4|          -|          -|     3|    no    |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      9|       0|    652|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|      -|     276|    295|
|Memory           |        0|      -|     192|      9|
|Multiplexer      |        -|      -|       -|    533|
|Register         |        -|      -|     553|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      9|    1021|   1489|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      4|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |conv2d_cv_io_s_axi_U     |conv2d_cv_io_s_axi    |        6|      0|  276|  250|
    |conv2d_mux_32_32_eOg_U1  |conv2d_mux_32_32_eOg  |        0|      0|    0|   15|
    |conv2d_mux_32_32_eOg_U2  |conv2d_mux_32_32_eOg  |        0|      0|    0|   15|
    |conv2d_mux_32_32_eOg_U3  |conv2d_mux_32_32_eOg  |        0|      0|    0|   15|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        6|      0|  276|  295|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |line_buffer_0_U  |conv2d_line_buffebkb  |        0|  64|   3|     5|   32|     1|          160|
    |line_buffer_1_U  |conv2d_line_buffebkb  |        0|  64|   3|     5|   32|     1|          160|
    |line_buffer_2_U  |conv2d_line_buffebkb  |        0|  64|   3|     5|   32|     1|          160|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0| 192|   9|    15|   96|     3|          480|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_15_1_fu_970_p2     |     *    |      3|  0|  20|          32|          32|
    |tmp_15_2_fu_1069_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp_15_fu_881_p2       |     *    |      3|  0|  20|          32|          32|
    |i_3_1_fu_897_p2        |     +    |      0|  0|  10|           2|           1|
    |i_3_2_fu_986_p2        |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_808_p2          |     +    |      0|  0|  10|           2|           1|
    |j_1_1_fu_771_p2        |     +    |      0|  0|  12|           3|           1|
    |j_1_2_fu_673_p2        |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_754_p2          |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_647_p2          |     +    |      0|  0|  12|           3|           1|
    |j_3_1_fu_603_p2        |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_586_p2          |     +    |      0|  0|  12|           3|           1|
    |j_4_2_fu_1024_p2       |     +    |      0|  0|  10|           2|           1|
    |j_5_fu_842_p2          |     +    |      0|  0|  10|           2|           1|
    |sum_2_1_fu_975_p2      |     +    |      0|  0|  39|          32|          32|
    |sum_2_2_fu_1074_p2     |     +    |      0|  0|  39|          32|          32|
    |sum_2_fu_886_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_781_p2       |     +    |      0|  0|  13|           4|           3|
    |tmp_12_1_fu_931_p2     |     +    |      0|  0|  10|           2|           1|
    |tmp_12_2_fu_1030_p2    |     +    |      0|  0|  12|           3|           2|
    |tmp_16_fu_635_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_21_fu_683_p2       |     +    |      0|  0|  13|           4|           4|
    |tmp_22_fu_657_p2       |     +    |      0|  0|  15|           6|           6|
    |tmp_25_fu_721_p2       |     +    |      0|  0|  15|           5|           1|
    |tmp_26_fu_732_p2       |     +    |      0|  0|  15|           5|           2|
    |tmp_2_fu_614_p2        |     +    |      0|  0|  12|           3|           2|
    |tmp_31_fu_859_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_34_fu_948_p2       |     +    |      0|  0|  15|           5|           5|
    |tmp_35_fu_1047_p2      |     +    |      0|  0|  15|           5|           5|
    |x_1_fu_568_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp_24_fu_710_p2       |     -    |      0|  0|  15|           5|           5|
    |tmp_28_fu_830_p2       |     -    |      0|  0|  15|           5|           5|
    |tmp_30_fu_919_p2       |     -    |      0|  0|  15|           5|           5|
    |tmp_33_fu_1008_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_1_fu_891_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_2_fu_980_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_fu_802_p2    |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_641_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_1_fu_597_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond4_fu_580_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_1_fu_765_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_2_fu_667_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_748_p2    |   icmp   |      0|  0|   9|           3|           3|
    |exitcond8_fu_562_p2    |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_1_fu_925_p2   |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_2_fu_1018_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_836_p2     |   icmp   |      0|  0|   8|           2|           2|
    |tmp_fu_574_p2          |   icmp   |      0|  0|   8|           2|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      9|  0| 652|         329|         299|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  133|         29|    1|         29|
    |i4_1_reg_471            |    9|          2|    2|          4|
    |i4_2_reg_519            |    9|          2|    2|          4|
    |i4_reg_423              |    9|          2|    2|          4|
    |input_r_address0        |   27|          5|    5|         25|
    |j2_1_reg_352            |    9|          2|    3|          6|
    |j2_reg_341              |    9|          2|    3|          6|
    |j3_reg_363              |    9|          2|    3|          6|
    |j5_1_reg_495            |    9|          2|    2|          4|
    |j5_2_reg_543            |    9|          2|    2|          4|
    |j5_reg_447              |    9|          2|    2|          4|
    |j_4_reg_375             |    9|          2|    3|          6|
    |j_reg_387               |    9|          2|    3|          6|
    |j_s_reg_398             |    9|          2|    3|          6|
    |kernel_address0         |   21|          4|    4|         16|
    |line_buffer_0_address0  |   33|          6|    3|         18|
    |line_buffer_0_d0        |   15|          3|   32|         96|
    |line_buffer_1_address0  |   38|          7|    3|         21|
    |line_buffer_1_d0        |   15|          3|   32|         96|
    |line_buffer_2_address0  |   38|          7|    3|         21|
    |output_r_address0       |   21|          4|    4|         16|
    |output_r_d0             |   21|          4|   32|        128|
    |sum_1_1_reg_483         |    9|          2|   32|         64|
    |sum_1_2_reg_531         |    9|          2|   32|         64|
    |sum_1_reg_435           |    9|          2|   32|         64|
    |sum_3_reg_506           |    9|          2|   32|         64|
    |sum_reg_410             |    9|          2|   32|         64|
    |sum_s_reg_458           |    9|          2|   32|         64|
    |x_reg_329               |    9|          2|    2|          4|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  533|        110|  343|        914|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  28|   0|   28|          0|
    |i4_1_reg_471            |   2|   0|    2|          0|
    |i4_2_reg_519            |   2|   0|    2|          0|
    |i4_reg_423              |   2|   0|    2|          0|
    |i_3_1_reg_1268          |   2|   0|    2|          0|
    |i_3_2_reg_1324          |   2|   0|    2|          0|
    |i_3_reg_1212            |   2|   0|    2|          0|
    |j2_1_reg_352            |   3|   0|    3|          0|
    |j2_reg_341              |   3|   0|    3|          0|
    |j3_reg_363              |   3|   0|    3|          0|
    |j5_1_reg_495            |   2|   0|    2|          0|
    |j5_2_reg_543            |   2|   0|    2|          0|
    |j5_reg_447              |   2|   0|    2|          0|
    |j_1_1_reg_1199          |   3|   0|    3|          0|
    |j_1_2_reg_1153          |   3|   0|    3|          0|
    |j_1_reg_1181            |   3|   0|    3|          0|
    |j_2_reg_1140            |   3|   0|    3|          0|
    |j_3_1_reg_1117          |   3|   0|    3|          0|
    |j_3_reg_1099            |   3|   0|    3|          0|
    |j_4_2_reg_1337          |   2|   0|    2|          0|
    |j_4_reg_375             |   3|   0|    3|          0|
    |j_5_reg_1225            |   2|   0|    2|          0|
    |j_reg_387               |   3|   0|    3|          0|
    |j_s_reg_398             |   3|   0|    3|          0|
    |output_addr_1_reg_1168  |   4|   0|    4|          0|
    |output_addr_2_reg_1173  |   4|   0|    4|          0|
    |output_addr_reg_1163    |   4|   0|    4|          0|
    |reg_554                 |  32|   0|   32|          0|
    |sum_1_1_reg_483         |  32|   0|   32|          0|
    |sum_1_2_reg_531         |  32|   0|   32|          0|
    |sum_1_reg_435           |  32|   0|   32|          0|
    |sum_3_reg_506           |  32|   0|   32|          0|
    |sum_reg_410             |  32|   0|   32|          0|
    |sum_s_reg_458           |  32|   0|   32|          0|
    |tmp_12_1_reg_1281       |   2|   0|    2|          0|
    |tmp_15_1_reg_1311       |  32|   0|   32|          0|
    |tmp_15_2_reg_1367       |  32|   0|   32|          0|
    |tmp_15_reg_1255         |  32|   0|   32|          0|
    |tmp_16_reg_1132         |   6|   0|    6|          0|
    |tmp_18_reg_1250         |  32|   0|   32|          0|
    |tmp_19_reg_1306         |  32|   0|   32|          0|
    |tmp_20_reg_1362         |  32|   0|   32|          0|
    |tmp_28_reg_1217         |   5|   0|    5|          0|
    |tmp_30_reg_1273         |   5|   0|    5|          0|
    |tmp_33_reg_1329         |   5|   0|    5|          0|
    |tmp_3_reg_1104          |   3|   0|   64|         61|
    |tmp_7_1_reg_1122        |   3|   0|   64|         61|
    |tmp_8_reg_1186          |   3|   0|   64|         61|
    |tmp_reg_1092            |   1|   0|    1|          0|
    |x_1_reg_1087            |   2|   0|    2|          0|
    |x_cast_reg_1079         |   2|   0|    3|          1|
    |x_reg_329               |   2|   0|    2|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 553|   0|  737|        184|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_cv_io_AWVALID  |  in |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_AWREADY  | out |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_AWADDR   |  in |    9|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_WVALID   |  in |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_WREADY   | out |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_WDATA    |  in |   32|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_WSTRB    |  in |    4|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_ARVALID  |  in |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_ARREADY  | out |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_ARADDR   |  in |    9|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_RVALID   | out |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_RREADY   |  in |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_RDATA    | out |   32|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_RRESP    | out |    2|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_BVALID   | out |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_BREADY   |  in |    1|    s_axi   |     cv_io    |     array    |
|s_axi_cv_io_BRESP    | out |    2|    s_axi   |     cv_io    |     array    |
|ap_clk               |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|interrupt            | out |    1| ap_ctrl_hs |    conv2d    | return value |
+---------------------+-----+-----+------------+--------------+--------------+

