# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Error: COMP96_0078: TestBench/ans2_TB.vhd : (37, 12): Unknown identifier "clk_period".
# Error: COMP96_0133: TestBench/ans2_TB.vhd : (37, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/ans2_TB.vhd : (37, 12): Time expression expected.
# Error: COMP96_0078: TestBench/ans2_TB.vhd : (39, 12): Unknown identifier "clk_period".
# Error: COMP96_0133: TestBench/ans2_TB.vhd : (39, 12): Cannot find object declaration.
# Error: COMP96_0085: TestBench/ans2_TB.vhd : (39, 12): Time expression expected.
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans2.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/ans2.vhd
# Compile Entity "ans2"
# Compile Architecture "ans2" of Entity "ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ans2_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ans2 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6431 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.2\ans2\src\wave.asdb
#  07:27, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg o
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans2 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 198994570 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans2.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/ans2.vhd
# Compile Entity "ans2"
# Compile Architecture "ans2" of Entity "ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ans2_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ans2 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.2\ans2\src\wave.asdb
#  07:38, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg o
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans2 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 363602005 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testbench_for_ans2 testbench_for_ans2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.2\ans2\src\wave.asdb
#  07:39, 19 May, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans2.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/ans2.vhd
# Compile Entity "ans2"
# Compile Architecture "ans2" of Entity "ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\ans2_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_ans2 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.2\ans2\src\wave.asdb
#  07:39, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg o
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans2 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 188608680 ns
# VSIM: Simulation has finished.
# Waveform file 'D:/my_designs/CAD4.2/ans2/src/untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/untitled.asdb'.
# Adding file D:\my_designs\CAD4.2\ans2\src\untitled.asdb ... Done
# Adding file D:\my_designs\CAD4.2\ans2\src\untitled.awc ... Done
SetActiveLib -work
comp -include "$dsn\src\ans2.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/ans2.vhd
# Compile Entity "ans2"
# Compile Architecture "ans2" of Entity "ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ans2_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ans2 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.2\ans2\src\wave.asdb
#  07:43, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg o
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans2 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 58362990 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ans2 -2002  $dsn/src/TestBench/ans2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\ans2.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/ans2.vhd
# Compile Entity "ans2"
# Compile Architecture "ans2" of Entity "ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ans2_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: D:/my_designs/CAD4.2/ans2/src/TestBench/ans2_TB.vhd
# Compile Entity "ans2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ans2_tb"
# Compile Configuration "TESTBENCH_FOR_ans2"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_ans2 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location D:\my_designs\CAD4.2\ans2\src\wave.asdb
#  07:45, 19 May, 2021
#  Simulation has been initialized
wave 
wave -noreg clk
wave -noreg reset
wave -noreg x
wave -noreg o
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ans2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ans2 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 131279865 ns
# VSIM: Simulation has finished.
# Waveform file 'D:/my_designs/CAD4.2/ans2/src/untitled.awc' connected to 'D:/my_designs/CAD4.2/ans2/src/untitled.asdb'.
# Adding file D:\my_designs\CAD4.2\ans2\src\untitled.asdb ... Done
# Adding file D:\my_designs\CAD4.2\ans2\src\untitled.awc ... Done
# Adding file D:\my_designs\CAD4.2\ans2\src\untitled.awc ... Done
# Adding file D:\my_designs\CAD4.2\ans2\src\untitled.awc ... Done
