Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep 17 09:14:46 2021
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file hdmi_block_move_top_timing_summary_routed.rpt -pb hdmi_block_move_top_timing_summary_routed.pb -rpx hdmi_block_move_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_block_move_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.614        0.000                      0                  239        0.140        0.000                      0                  239        0.540        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.614        0.000                      0                  216        0.140        0.000                      0                  216        6.237        0.000                       0                   116  
  clk_out2_clk_wiz_0                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.711        0.000                      0                   23        0.452        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 u_rgb_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/pixel_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 2.413ns (31.621%)  route 5.218ns (68.379%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 12.231 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.743    -0.591    u_rgb_driver/CLK
    SLICE_X43Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.135 r  u_rgb_driver/cnt_v_reg[1]/Q
                         net (fo=15, routed)          1.157     1.022    u_rgb_driver/cnt_v_reg__0[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.152     1.174 f  u_rgb_driver/de_q_i_4/O
                         net (fo=1, routed)           0.765     1.939    u_rgb_driver/de_q_i_4_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.332     2.271 f  u_rgb_driver/de_q_i_2/O
                         net (fo=14, routed)          0.483     2.754    u_rgb_driver/de_q_i_2_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.878 f  u_rgb_driver/i__carry_i_10/O
                         net (fo=46, routed)          0.849     3.726    u_rgb_driver/i__carry_i_10_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.124     3.850 r  u_rgb_driver/pixel_data4_carry_i_1/O
                         net (fo=1, routed)           0.633     4.483    u_rgb_display/pixel_data4_carry__0_0[3]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.868 r  u_rgb_display/pixel_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.868    u_rgb_display/pixel_data4_carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 f  u_rgb_display/pixel_data4_carry__0/CO[1]
                         net (fo=2, routed)           1.029     6.054    u_rgb_display/pixel_data4_carry__0_n_2
    SLICE_X40Y57         LUT5 (Prop_lut5_I3_O)        0.357     6.411 f  u_rgb_display/pixel_data[16]_i_6/O
                         net (fo=1, routed)           0.303     6.714    u_rgb_driver/pixel_data_reg[16]
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.326     7.040 r  u_rgb_driver/pixel_data[16]_i_1/O
                         net (fo=1, routed)           0.000     7.040    u_rgb_display/D[1]
    SLICE_X40Y58         FDRE                                         r  u_rgb_display/pixel_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.231    u_rgb_display/CLK
    SLICE_X40Y58         FDRE                                         r  u_rgb_display/pixel_data_reg[16]/C
                         clock pessimism              0.626    12.857    
                         clock uncertainty           -0.234    12.623    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    12.654    u_rgb_display/pixel_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 u_rgb_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/pixel_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.183ns (29.049%)  route 5.332ns (70.951%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 12.231 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.743    -0.591    u_rgb_driver/CLK
    SLICE_X43Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.135 r  u_rgb_driver/cnt_v_reg[1]/Q
                         net (fo=15, routed)          1.157     1.022    u_rgb_driver/cnt_v_reg__0[1]
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.152     1.174 f  u_rgb_driver/de_q_i_4/O
                         net (fo=1, routed)           0.765     1.939    u_rgb_driver/de_q_i_4_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.332     2.271 f  u_rgb_driver/de_q_i_2/O
                         net (fo=14, routed)          0.483     2.754    u_rgb_driver/de_q_i_2_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.878 f  u_rgb_driver/i__carry_i_10/O
                         net (fo=46, routed)          0.849     3.726    u_rgb_driver/i__carry_i_10_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.124     3.850 r  u_rgb_driver/pixel_data4_carry_i_1/O
                         net (fo=1, routed)           0.633     4.483    u_rgb_display/pixel_data4_carry__0_0[3]
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.868 r  u_rgb_display/pixel_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.868    u_rgb_display/pixel_data4_carry_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.025 f  u_rgb_display/pixel_data4_carry__0/CO[1]
                         net (fo=2, routed)           1.029     6.054    u_rgb_display/pixel_data4_carry__0_n_2
    SLICE_X40Y57         LUT4 (Prop_lut4_I0_O)        0.329     6.383 f  u_rgb_display/pixel_data[0]_i_2/O
                         net (fo=1, routed)           0.417     6.800    u_rgb_driver/pixel_data_reg[0]
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.924 r  u_rgb_driver/pixel_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.924    u_rgb_display/D[0]
    SLICE_X40Y58         FDRE                                         r  u_rgb_display/pixel_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.565    12.231    u_rgb_display/CLK
    SLICE_X40Y58         FDRE                                         r  u_rgb_display/pixel_data_reg[0]/C
                         clock pessimism              0.626    12.857    
                         clock uncertainty           -0.234    12.623    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    12.652    u_rgb_display/pixel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.997%)  route 3.229ns (75.003%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 12.229 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.668     3.708    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.563    12.229    u_rgb_display/CLK
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[0]/C
                         clock pessimism              0.625    12.854    
                         clock uncertainty           -0.234    12.620    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.191    u_rgb_display/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.997%)  route 3.229ns (75.003%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 12.229 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.668     3.708    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.563    12.229    u_rgb_display/CLK
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[1]/C
                         clock pessimism              0.625    12.854    
                         clock uncertainty           -0.234    12.620    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.191    u_rgb_display/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.997%)  route 3.229ns (75.003%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 12.229 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.668     3.708    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.563    12.229    u_rgb_display/CLK
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[2]/C
                         clock pessimism              0.625    12.854    
                         clock uncertainty           -0.234    12.620    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.191    u_rgb_display/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.076ns (24.997%)  route 3.229ns (75.003%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 12.229 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.668     3.708    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.563    12.229    u_rgb_display/CLK
    SLICE_X36Y60         FDRE                                         r  u_rgb_display/div_cnt_reg[3]/C
                         clock pessimism              0.625    12.854    
                         clock uncertainty           -0.234    12.620    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    12.191    u_rgb_display/div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.076ns (24.871%)  route 3.250ns (75.129%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 12.227 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.690     3.730    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.227    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[10]/C
                         clock pessimism              0.650    12.877    
                         clock uncertainty           -0.234    12.643    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.214    u_rgb_display/div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.076ns (24.871%)  route 3.250ns (75.129%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 12.227 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.690     3.730    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.227    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[11]/C
                         clock pessimism              0.650    12.877    
                         clock uncertainty           -0.234    12.643    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.214    u_rgb_display/div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.076ns (24.871%)  route 3.250ns (75.129%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 12.227 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.690     3.730    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.227    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[8]/C
                         clock pessimism              0.650    12.877    
                         clock uncertainty           -0.234    12.643    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.214    u_rgb_display/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 u_rgb_display/div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.076ns (24.871%)  route 3.250ns (75.129%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 12.227 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.737    -0.597    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.141 r  u_rgb_display/div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.869     0.729    u_rgb_display/div_cnt_reg[9]
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124     0.853 r  u_rgb_display/block_x[10]_i_8/O
                         net (fo=1, routed)           0.433     1.286    u_rgb_display/block_x[10]_i_8_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I3_O)        0.124     1.410 f  u_rgb_display/block_x[10]_i_3/O
                         net (fo=2, routed)           0.817     2.227    u_rgb_display/block_x[10]_i_3_n_0
    SLICE_X37Y62         LUT5 (Prop_lut5_I3_O)        0.124     2.351 f  u_rgb_display/div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.289     2.640    u_rgb_display/div_cnt[0]_i_5_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.124     2.764 r  u_rgb_display/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.151     2.915    u_rgb_display/div_cnt[0]_i_3_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  u_rgb_display/div_cnt[0]_i_1/O
                         net (fo=20, routed)          0.690     3.730    u_rgb_display/div_cnt[0]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.227    u_rgb_display/CLK
    SLICE_X36Y62         FDRE                                         r  u_rgb_display/div_cnt_reg[9]/C
                         clock pessimism              0.650    12.877    
                         clock uncertainty           -0.234    12.643    
    SLICE_X36Y62         FDRE (Setup_fdre_C_R)       -0.429    12.214    u_rgb_display/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  8.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.587    -0.439    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X43Y62         FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.298 r  u_rgb2dvi_0/encoder_b/c1_reg_reg/Q
                         net (fo=1, routed)           0.087    -0.211    u_rgb2dvi_0/encoder_b/c1_reg
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.045    -0.166 r  u_rgb2dvi_0/encoder_b/dout[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.166    u_rgb2dvi_0/encoder_b/dout[9]
    SLICE_X42Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.671    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.245    -0.426    
    SLICE_X42Y62         FDCE (Hold_fdce_C_D)         0.120    -0.306    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_rgb_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_driver/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.436    u_rgb_driver/CLK
    SLICE_X43Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  u_rgb_driver/cnt_v_reg[4]/Q
                         net (fo=19, routed)          0.102    -0.194    u_rgb_driver/cnt_v_reg__0[4]
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.149 r  u_rgb_driver/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    u_rgb_driver/p_0_in__0[5]
    SLICE_X42Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.667    u_rgb_driver/CLK
    SLICE_X42Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[5]/C
                         clock pessimism              0.244    -0.423    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121    -0.302    u_rgb_driver/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_rgb_driver/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_driver/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.581%)  route 0.116ns (38.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.438    u_rgb_driver/CLK
    SLICE_X43Y60         FDRE                                         r  u_rgb_driver/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  u_rgb_driver/cnt_h_reg[0]/Q
                         net (fo=26, routed)          0.116    -0.181    u_rgb_driver/cnt_h_reg__0[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.136 r  u_rgb_driver/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    u_rgb_driver/p_0_in[5]
    SLICE_X42Y60         FDRE                                         r  u_rgb_driver/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.669    u_rgb_driver/CLK
    SLICE_X42Y60         FDRE                                         r  u_rgb_driver/cnt_h_reg[5]/C
                         clock pessimism              0.244    -0.425    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120    -0.305    u_rgb_driver/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_rgb_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_driver/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.436    u_rgb_driver/CLK
    SLICE_X43Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.295 r  u_rgb_driver/cnt_v_reg[1]/Q
                         net (fo=15, routed)          0.133    -0.163    u_rgb_driver/cnt_v_reg__0[1]
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.048    -0.115 r  u_rgb_driver/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u_rgb_driver/p_0_in__0[3]
    SLICE_X42Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.667    u_rgb_driver/CLK
    SLICE_X42Y55         FDRE                                         r  u_rgb_driver/cnt_v_reg[3]/C
                         clock pessimism              0.244    -0.423    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.133    -0.290    u_rgb_driver/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_rgb_display/block_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_display/v_direct_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.920%)  route 0.179ns (46.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.438    u_rgb_display/CLK
    SLICE_X38Y54         FDRE                                         r  u_rgb_display/block_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.274 r  u_rgb_display/block_y_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.096    u_rgb_display/Q[0]
    SLICE_X38Y55         LUT6 (Prop_lut6_I4_O)        0.045    -0.051 r  u_rgb_display/v_direct_i_1/O
                         net (fo=1, routed)           0.000    -0.051    u_rgb_display/v_direct_i_1_n_0
    SLICE_X38Y55         FDRE                                         r  u_rgb_display/v_direct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.669    u_rgb_display/CLK
    SLICE_X38Y55         FDRE                                         r  u_rgb_display/v_direct_reg/C
                         clock pessimism              0.247    -0.422    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.120    -0.302    u_rgb_display/v_direct_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.736%)  route 0.204ns (52.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.438    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X41Y61         FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.297 f  u_rgb2dvi_0/encoder_b/c0_reg_reg/Q
                         net (fo=4, routed)           0.204    -0.094    u_rgb2dvi_0/encoder_b/c0_reg
    SLICE_X42Y63         LUT3 (Prop_lut3_I2_O)        0.045    -0.049 r  u_rgb2dvi_0/encoder_b/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.049    u_rgb2dvi_0/encoder_b/dout[8]
    SLICE_X42Y63         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.672    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y63         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.247    -0.425    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.120    -0.305    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_rgb_driver/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_driver/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.671%)  route 0.176ns (45.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.436    u_rgb_driver/CLK
    SLICE_X42Y56         FDRE                                         r  u_rgb_driver/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.272 r  u_rgb_driver/cnt_v_reg[7]/Q
                         net (fo=9, routed)           0.176    -0.096    u_rgb_driver/cnt_v_reg__0[7]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.048    -0.048 r  u_rgb_driver/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    u_rgb_driver/p_0_in__0[8]
    SLICE_X42Y56         FDRE                                         r  u_rgb_driver/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.667    u_rgb_driver/CLK
    SLICE_X42Y56         FDRE                                         r  u_rgb_driver/cnt_v_reg[8]/C
                         clock pessimism              0.231    -0.436    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.131    -0.305    u_rgb_driver/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_rgb_driver/cnt_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_driver/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.317%)  route 0.176ns (45.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.590    -0.436    u_rgb_driver/CLK
    SLICE_X42Y56         FDRE                                         r  u_rgb_driver/cnt_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.272 r  u_rgb_driver/cnt_v_reg[7]/Q
                         net (fo=9, routed)           0.176    -0.096    u_rgb_driver/cnt_v_reg__0[7]
    SLICE_X42Y56         LUT4 (Prop_lut4_I0_O)        0.045    -0.051 r  u_rgb_driver/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.051    u_rgb_driver/p_0_in__0[7]
    SLICE_X42Y56         FDRE                                         r  u_rgb_driver/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.860    -0.667    u_rgb_driver/CLK
    SLICE_X42Y56         FDRE                                         r  u_rgb_driver/cnt_v_reg[7]/C
                         clock pessimism              0.231    -0.436    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121    -0.315    u_rgb_driver/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_rgb_driver/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb_driver/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.357%)  route 0.175ns (45.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.438    u_rgb_driver/CLK
    SLICE_X42Y61         FDRE                                         r  u_rgb_driver/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.274 r  u_rgb_driver/cnt_h_reg[7]/Q
                         net (fo=12, routed)          0.175    -0.099    u_rgb_driver/cnt_h_reg__0[7]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.054 r  u_rgb_driver/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    u_rgb_driver/p_0_in[8]
    SLICE_X42Y61         FDRE                                         r  u_rgb_driver/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.858    -0.669    u_rgb_driver/CLK
    SLICE_X42Y61         FDRE                                         r  u_rgb_driver/cnt_h_reg[8]/C
                         clock pessimism              0.231    -0.438    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.120    -0.318    u_rgb_driver/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.172%)  route 0.210ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.588    -0.438    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X40Y60         FDRE                                         r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  u_rgb2dvi_0/encoder_r/din_q_reg[0]/Q
                         net (fo=2, routed)           0.210    -0.087    u_rgb2dvi_0/encoder_r/din_q_reg_n_0_[0]
    SLICE_X40Y67         FDRE                                         r  u_rgb2dvi_0/encoder_r/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.852    -0.675    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X40Y67         FDRE                                         r  u_rgb2dvi_0/encoder_r/n1q_m_reg[3]/C
                         clock pessimism              0.247    -0.428    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.066    -0.362    u_rgb2dvi_0/encoder_r/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y71     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y80     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y79     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y64     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y63     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y72     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y66     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y65     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X43Y62     u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y62     u_rgb2dvi_0/encoder_b/de_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X41Y62     u_rgb2dvi_0/encoder_b/de_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X42Y62     u_rgb2dvi_0/encoder_b/dout_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y62     u_rgb2dvi_0/encoder_b/n0q_m_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y62     u_rgb2dvi_0/encoder_b/n1q_m_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y62     u_rgb2dvi_0/encoder_b/q_m_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X38Y63     u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X42Y65     u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y65     u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X43Y62     u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X38Y63     u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X37Y62     u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X42Y65     u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y65     u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y64     u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y65     u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X41Y67     u_rgb2dvi_0/encoder_r/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X40Y60     u_rgb2dvi_0/encoder_r/din_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X40Y66     u_rgb2dvi_0/encoder_r/dout_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y71     u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y80     u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y79     u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y64     u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y63     u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y72     u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y66     u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y65     u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.518ns (24.755%)  route 1.575ns (75.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 12.224 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.575     1.500    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X41Y67         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.558    12.224    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.626    12.850    
                         clock uncertainty           -0.234    12.616    
    SLICE_X41Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    u_rgb2dvi_0/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.518ns (24.755%)  route 1.575ns (75.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 12.224 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.575     1.500    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X41Y67         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.558    12.224    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y67         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[8]/C
                         clock pessimism              0.626    12.850    
                         clock uncertainty           -0.234    12.616    
    SLICE_X41Y67         FDCE (Recov_fdce_C_CLR)     -0.405    12.211    u_rgb2dvi_0/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 10.711    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.518ns (29.367%)  route 1.246ns (70.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 12.227 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.246     1.171    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X37Y62         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561    12.227    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X37Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.588    12.815    
                         clock uncertainty           -0.234    12.581    
    SLICE_X37Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.176    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.176    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.008ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.834%)  route 1.278ns (71.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.278     1.204    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X40Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X40Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    u_rgb2dvi_0/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 11.008    

Slack (MET) :             11.008ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.834%)  route 1.278ns (71.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.278     1.204    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X40Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X40Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -1.204    
  -------------------------------------------------------------------
                         slack                                 11.008    

Slack (MET) :             11.013ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.518ns (28.904%)  route 1.274ns (71.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.274     1.199    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X41Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X41Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                 11.013    

Slack (MET) :             11.013ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.518ns (28.904%)  route 1.274ns (71.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.274     1.199    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X41Y66         FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_r/CLK
    SLICE_X41Y66         FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X41Y66         FDCE (Recov_fdce_C_CLR)     -0.405    12.212    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -1.199    
  -------------------------------------------------------------------
                         slack                                 11.013    

Slack (MET) :             11.024ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.518ns (28.386%)  route 1.307ns (71.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.307     1.232    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y66         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[2]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.361    12.256    u_rgb2dvi_0/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 11.024    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.518ns (28.386%)  route 1.307ns (71.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.307     1.232    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y66         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.298    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.518ns (28.386%)  route 1.307ns (71.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 12.225 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.741    -0.593    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.518    -0.075 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          1.307     1.232    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y66         FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    14.933 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.095    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.976 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.575    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.666 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.559    12.225    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y66         FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.626    12.851    
                         clock uncertainty           -0.234    12.617    
    SLICE_X42Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.298    u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 11.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.400%)  route 0.252ns (60.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.252    -0.021    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X38Y62         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.673    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X38Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.267    -0.406    
    SLICE_X38Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.473    u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.400%)  route 0.252ns (60.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.252    -0.021    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X39Y62         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.673    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X39Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.267    -0.406    
    SLICE_X39Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.093%)  route 0.267ns (61.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.267    -0.007    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y62         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.856    -0.671    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.247    -0.424    
    SLICE_X42Y62         FDCE (Remov_fdce_C_CLR)     -0.067    -0.491    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.120%)  route 0.331ns (66.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.331     0.058    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y63         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.672    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y63         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.247    -0.425    
    SLICE_X42Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.492    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.336%)  route 0.377ns (69.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.377     0.103    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X38Y63         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.674    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X38Y63         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.267    -0.407    
    SLICE_X38Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.474    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.788%)  route 0.406ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.406     0.132    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y64         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.672    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y64         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.247    -0.425    
    SLICE_X42Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.492    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.788%)  route 0.406ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.406     0.132    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X42Y64         FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.672    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X42Y64         FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.247    -0.425    
    SLICE_X42Y64         FDCE (Remov_fdce_C_CLR)     -0.067    -0.492    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.983%)  route 0.383ns (70.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.383     0.110    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X40Y64         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.672    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X40Y64         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.247    -0.425    
    SLICE_X40Y64         FDCE (Remov_fdce_C_CLR)     -0.092    -0.517    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.164ns (25.669%)  route 0.475ns (74.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.475     0.202    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X37Y62         FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.673    u_rgb2dvi_0/encoder_b/CLK
    SLICE_X37Y62         FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.267    -0.406    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092    -0.498    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.457%)  route 0.480ns (74.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.589    -0.437    u_rgb2dvi_0/reset_syn/CLK
    SLICE_X42Y59         FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDPE (Prop_fdpe_C_Q)         0.164    -0.273 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=31, routed)          0.480     0.207    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X42Y65         FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.673    u_rgb2dvi_0/encoder_g/CLK
    SLICE_X42Y65         FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.247    -0.426    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.493    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.700    





