// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        grayin_mat_data_dout,
        grayin_mat_data_num_data_valid,
        grayin_mat_data_fifo_cap,
        grayin_mat_data_empty_n,
        grayin_mat_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        img_height,
        img_width,
        p_threshold
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] grayin_mat_data_dout;
input  [1:0] grayin_mat_data_num_data_valid;
input  [1:0] grayin_mat_data_fifo_cap;
input   grayin_mat_data_empty_n;
output   grayin_mat_data_read;
output  [7:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [15:0] img_height;
input  [15:0] img_width;
input  [7:0] p_threshold;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg grayin_mat_data_read;
reg imgOutput_data_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [13:0] empty_fu_285_p1;
reg   [13:0] empty_reg_735;
wire   [63:0] zext_ln526_1_fu_314_p1;
reg   [63:0] zext_ln526_1_reg_761;
wire   [2:0] trunc_ln526_fu_331_p1;
reg   [2:0] trunc_ln526_reg_769;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln526_fu_326_p2;
wire   [16:0] add_i_i66_fu_383_p2;
reg   [16:0] add_i_i66_reg_835;
wire    ap_CS_fsm_state7;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_done;
wire   [13:0] add17_i_cast_fu_389_p2;
reg   [13:0] add17_i_cast_reg_840;
wire   [16:0] sub350_i_fu_394_p2;
reg   [16:0] sub350_i_reg_845;
wire   [8:0] b0_fu_403_p2;
reg   [8:0] b0_reg_851;
wire   [2:0] trunc_ln555_fu_433_p1;
reg   [2:0] trunc_ln555_reg_856;
wire    ap_CS_fsm_state8;
wire   [2:0] trunc_ln555_1_fu_437_p1;
reg   [2:0] trunc_ln555_1_reg_861;
wire   [2:0] trunc_ln555_2_fu_441_p1;
reg   [2:0] trunc_ln555_2_reg_866;
wire   [2:0] trunc_ln555_3_fu_445_p1;
reg   [2:0] trunc_ln555_3_reg_871;
wire   [2:0] trunc_ln555_4_fu_449_p1;
reg   [2:0] trunc_ln555_4_reg_876;
wire   [2:0] trunc_ln555_5_fu_453_p1;
reg   [2:0] trunc_ln555_5_reg_881;
wire   [2:0] trunc_ln555_6_fu_457_p1;
reg   [2:0] trunc_ln555_6_reg_886;
wire   [0:0] cmp_i_i381_i_fu_474_p2;
reg   [0:0] cmp_i_i381_i_reg_894;
wire   [0:0] icmp_ln555_fu_469_p2;
wire   [0:0] cmp_i_i329_i_fu_479_p2;
reg   [0:0] cmp_i_i329_i_reg_899;
wire   [2:0] empty_38_fu_499_p1;
reg   [2:0] empty_38_reg_910;
wire   [0:0] ult_fu_503_p2;
reg   [0:0] ult_reg_915;
reg   [0:0] tmp_reg_920;
wire   [0:0] cmp_i_i253_i_1_fu_516_p2;
reg   [0:0] cmp_i_i253_i_1_reg_925;
wire   [0:0] icmp_fu_532_p2;
reg   [0:0] icmp_reg_930;
wire   [0:0] cmp_i_i253_i_3_fu_538_p2;
reg   [0:0] cmp_i_i253_i_3_reg_935;
wire   [0:0] icmp176_fu_554_p2;
reg   [0:0] icmp176_reg_940;
wire   [0:0] cmp_i_i253_i_5_fu_560_p2;
reg   [0:0] cmp_i_i253_i_5_reg_945;
wire   [0:0] cmp_i_i253_i_6_fu_566_p2;
reg   [0:0] cmp_i_i253_i_6_reg_950;
wire   [0:0] cmp_i_i73_i_not_fu_572_p2;
reg   [0:0] cmp_i_i73_i_not_reg_955;
wire   [0:0] rev177_fu_624_p2;
reg   [0:0] rev177_reg_960;
wire    ap_CS_fsm_state9;
wire   [0:0] spec_select484_fu_630_p2;
reg   [0:0] spec_select484_reg_965;
wire   [0:0] spec_select488_fu_635_p2;
reg   [0:0] spec_select488_reg_970;
wire   [0:0] spec_select492_fu_640_p2;
reg   [0:0] spec_select492_reg_975;
wire   [0:0] spec_select496_fu_645_p2;
reg   [0:0] spec_select496_reg_980;
wire   [0:0] spec_select500_fu_650_p2;
reg   [0:0] spec_select500_reg_985;
wire   [0:0] spec_select504_fu_655_p2;
reg   [0:0] spec_select504_reg_990;
wire   [0:0] spec_select508_fu_660_p2;
reg   [0:0] spec_select508_reg_995;
reg    buf_ce0;
wire   [7:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [7:0] buf_d1;
reg    buf_1_ce0;
wire   [7:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [7:0] buf_1_d1;
reg    buf_2_ce0;
wire   [7:0] buf_2_q0;
reg   [11:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [7:0] buf_2_d1;
reg    buf_3_ce0;
wire   [7:0] buf_3_q0;
reg   [11:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [7:0] buf_3_d1;
reg    buf_4_ce0;
wire   [7:0] buf_4_q0;
reg   [11:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [7:0] buf_4_d1;
reg    buf_5_ce0;
wire   [7:0] buf_5_q0;
reg   [11:0] buf_5_address1;
reg    buf_5_ce1;
reg    buf_5_we1;
reg   [7:0] buf_5_d1;
reg    buf_6_ce0;
wire   [7:0] buf_6_q0;
reg   [11:0] buf_6_address1;
reg    buf_6_ce1;
reg    buf_6_we1;
reg   [7:0] buf_6_d1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_done;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_idle;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_ready;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_6_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_6_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_5_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_5_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_4_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_4_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_3_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_3_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_2_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_2_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_1_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_1_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_out;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_out_ap_vld;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_done;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_idle;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_ready;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_grayin_mat_data_read;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_d1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_idle;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_ready;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_d1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_done;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_idle;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_ready;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_grayin_mat_data_read;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_imgOutput_data_din;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_imgOutput_data_write;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_d1;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_address0;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_ce0;
wire   [11:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_address1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_ce1;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_we1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_d1;
wire   [7:0] grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_p_0_0_01084242_out_o;
wire    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_p_0_0_01084242_out_o_ap_vld;
reg    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start_reg;
reg    ap_block_state1_ignore_call28;
wire    ap_CS_fsm_state2;
reg    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start_reg;
wire    ap_CS_fsm_state10;
reg   [7:0] p_0_0_010842_lcssa550_fu_158;
reg   [63:0] init_buf_fu_98;
wire   [63:0] add_ln526_fu_336_p2;
wire   [63:0] zext_ln526_fu_310_p1;
reg   [12:0] row_fu_162;
wire   [12:0] row_3_fu_578_p2;
reg   [12:0] row_ind_fu_166;
reg   [12:0] row_ind_10_fu_170;
reg   [12:0] row_ind_11_fu_174;
reg   [12:0] row_ind_12_fu_178;
reg   [12:0] row_ind_13_fu_182;
reg   [12:0] row_ind_14_fu_186;
reg   [12:0] row_ind_15_fu_190;
wire   [16:0] conv3_i_i_i61_fu_380_p1;
wire   [8:0] p_threshold_cast_fu_400_p1;
wire   [16:0] zext_ln555_1_fu_465_p1;
wire   [15:0] zext_ln555_fu_461_p1;
wire  signed [16:0] sub_i_i297_i_fu_484_p2;
wire  signed [17:0] sub_i_i297_i_cast_fu_489_p1;
wire   [17:0] sub_i273_i_fu_493_p2;
wire   [16:0] tmp_1_fu_522_p4;
wire   [15:0] tmp_2_fu_544_p4;
reg   [9:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start_reg = 1'b0;
#0 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start_reg = 1'b0;
#0 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start_reg = 1'b0;
#0 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start_reg = 1'b0;
end

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_address0),
    .ce0(buf_5_ce0),
    .q0(buf_5_q0),
    .address1(buf_5_address1),
    .ce1(buf_5_ce1),
    .we1(buf_5_we1),
    .d1(buf_5_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_address0),
    .ce0(buf_6_ce0),
    .q0(buf_6_q0),
    .address1(buf_6_address1),
    .ce1(buf_6_ce1),
    .we1(buf_6_we1),
    .d1(buf_6_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start),
    .ap_done(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_done),
    .ap_idle(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_idle),
    .ap_ready(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_ready),
    .row_ind_6_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_6_out),
    .row_ind_6_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_6_out_ap_vld),
    .row_ind_5_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_5_out),
    .row_ind_5_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_5_out_ap_vld),
    .row_ind_4_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_4_out),
    .row_ind_4_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_4_out_ap_vld),
    .row_ind_3_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_3_out),
    .row_ind_3_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_3_out_ap_vld),
    .row_ind_2_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_2_out),
    .row_ind_2_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_2_out_ap_vld),
    .row_ind_1_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_1_out),
    .row_ind_1_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_1_out_ap_vld),
    .row_ind_out(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_out),
    .row_ind_out_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_out_ap_vld)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start),
    .ap_done(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_done),
    .ap_idle(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_idle),
    .ap_ready(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_ready),
    .grayin_mat_data_dout(grayin_mat_data_dout),
    .grayin_mat_data_num_data_valid(2'd0),
    .grayin_mat_data_fifo_cap(2'd0),
    .grayin_mat_data_empty_n(grayin_mat_data_empty_n),
    .grayin_mat_data_read(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_grayin_mat_data_read),
    .img_width(img_width),
    .buf_6_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_address1),
    .buf_6_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_ce1),
    .buf_6_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_we1),
    .buf_6_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_d1),
    .buf_5_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_address1),
    .buf_5_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_ce1),
    .buf_5_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_we1),
    .buf_5_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_d1),
    .buf_4_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_address1),
    .buf_4_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_ce1),
    .buf_4_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_we1),
    .buf_4_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_d1),
    .buf_3_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_address1),
    .buf_3_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_ce1),
    .buf_3_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_we1),
    .buf_3_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_d1),
    .buf_2_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_address1),
    .buf_2_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_ce1),
    .buf_2_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_we1),
    .buf_2_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_d1),
    .buf_1_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_address1),
    .buf_1_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_ce1),
    .buf_1_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_we1),
    .buf_1_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_d1),
    .buf_r_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_address1),
    .buf_r_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_ce1),
    .buf_r_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_we1),
    .buf_r_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_d1),
    .trunc_ln1(trunc_ln526_reg_769)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3 grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start),
    .ap_done(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_done),
    .ap_idle(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_idle),
    .ap_ready(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_ready),
    .img_width(img_width),
    .buf_r_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_address1),
    .buf_r_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_ce1),
    .buf_r_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_we1),
    .buf_r_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_d1),
    .buf_1_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_address1),
    .buf_1_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_ce1),
    .buf_1_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_we1),
    .buf_1_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_d1),
    .buf_2_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_address1),
    .buf_2_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_ce1),
    .buf_2_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_we1),
    .buf_2_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_d1)
);

fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start),
    .ap_done(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_done),
    .ap_idle(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_idle),
    .ap_ready(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_ready),
    .grayin_mat_data_dout(grayin_mat_data_dout),
    .grayin_mat_data_num_data_valid(2'd0),
    .grayin_mat_data_fifo_cap(2'd0),
    .grayin_mat_data_empty_n(grayin_mat_data_empty_n),
    .grayin_mat_data_read(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_grayin_mat_data_read),
    .imgOutput_data_din(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_imgOutput_data_din),
    .imgOutput_data_num_data_valid(2'd0),
    .imgOutput_data_fifo_cap(2'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_imgOutput_data_write),
    .add17_i_cast(add17_i_cast_reg_840),
    .buf_6_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_address0),
    .buf_6_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_address1),
    .buf_6_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_ce1),
    .buf_6_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_we1),
    .buf_6_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_d1),
    .buf_r_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_address0),
    .buf_r_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_address1),
    .buf_r_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_ce1),
    .buf_r_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_we1),
    .buf_r_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_d1),
    .buf_1_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_address0),
    .buf_1_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_address1),
    .buf_1_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_ce1),
    .buf_1_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_we1),
    .buf_1_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_d1),
    .buf_2_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_address0),
    .buf_2_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_address1),
    .buf_2_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_ce1),
    .buf_2_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_we1),
    .buf_2_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_d1),
    .buf_3_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_address0),
    .buf_3_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_address1),
    .buf_3_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_ce1),
    .buf_3_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_we1),
    .buf_3_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_d1),
    .buf_4_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_address0),
    .buf_4_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_address1),
    .buf_4_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_ce1),
    .buf_4_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_we1),
    .buf_4_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_d1),
    .buf_5_address0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_address0),
    .buf_5_ce0(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_address1),
    .buf_5_ce1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_ce1),
    .buf_5_we1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_we1),
    .buf_5_d1(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_d1),
    .row_ind_21(trunc_ln555_6_reg_886),
    .row_ind_20(trunc_ln555_5_reg_881),
    .row_ind_19(trunc_ln555_4_reg_876),
    .row_ind_18(trunc_ln555_3_reg_871),
    .row_ind_17(trunc_ln555_2_reg_866),
    .row_ind_16(trunc_ln555_1_reg_861),
    .row_ind_15(trunc_ln555_reg_856),
    .sub_i273_i_cast(empty_38_reg_910),
    .spec_select484(spec_select484_reg_965),
    .spec_select488(spec_select488_reg_970),
    .spec_select492(spec_select492_reg_975),
    .spec_select496(spec_select496_reg_980),
    .spec_select500(spec_select500_reg_985),
    .spec_select504(spec_select504_reg_990),
    .spec_select508(spec_select508_reg_995),
    .cmp_i_i73_i_not(cmp_i_i73_i_not_reg_955),
    .p_threshold_cast(p_threshold),
    .b0(b0_reg_851),
    .p_threshold(p_threshold),
    .img_width(img_width),
    .cmp_i_i49_i(rev177_reg_960),
    .cmp_i_i381_i(cmp_i_i381_i_reg_894),
    .p_0_0_01084242_out_i(p_0_0_010842_lcssa550_fu_158),
    .p_0_0_01084242_out_o(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_p_0_0_01084242_out_o),
    .p_0_0_01084242_out_o_ap_vld(grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_p_0_0_01084242_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln526_fu_326_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_98 <= zext_ln526_fu_310_p1;
    end else if (((icmp_ln526_fu_326_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_98 <= add_ln526_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_fu_162 <= 13'd3;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_fu_162 <= row_3_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_10_fu_170 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_1_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_10_fu_170 <= row_ind_11_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_11_fu_174 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_2_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_11_fu_174 <= row_ind_12_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_12_fu_178 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_3_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_12_fu_178 <= row_ind_13_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_13_fu_182 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_4_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_13_fu_182 <= row_ind_14_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_14_fu_186 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_5_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_14_fu_186 <= row_ind_15_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_15_fu_190 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_6_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_15_fu_190 <= row_ind_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_fu_166 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_out;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        row_ind_fu_166 <= row_ind_10_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        add17_i_cast_reg_840 <= add17_i_cast_fu_389_p2;
        add_i_i66_reg_835 <= add_i_i66_fu_383_p2;
        b0_reg_851 <= b0_fu_403_p2;
        sub350_i_reg_845 <= sub350_i_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd1))) begin
        cmp_i_i253_i_1_reg_925 <= cmp_i_i253_i_1_fu_516_p2;
        cmp_i_i253_i_3_reg_935 <= cmp_i_i253_i_3_fu_538_p2;
        cmp_i_i253_i_5_reg_945 <= cmp_i_i253_i_5_fu_560_p2;
        cmp_i_i253_i_6_reg_950 <= cmp_i_i253_i_6_fu_566_p2;
        cmp_i_i329_i_reg_899 <= cmp_i_i329_i_fu_479_p2;
        cmp_i_i381_i_reg_894 <= cmp_i_i381_i_fu_474_p2;
        cmp_i_i73_i_not_reg_955 <= cmp_i_i73_i_not_fu_572_p2;
        empty_38_reg_910 <= empty_38_fu_499_p1;
        icmp176_reg_940 <= icmp176_fu_554_p2;
        icmp_reg_930 <= icmp_fu_532_p2;
        tmp_reg_920 <= sub_i273_i_fu_493_p2[32'd17];
        ult_reg_915 <= ult_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_reg_735 <= empty_fu_285_p1;
        zext_ln526_1_reg_761[12 : 0] <= zext_ln526_1_fu_314_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_p_0_0_01084242_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_0_0_010842_lcssa550_fu_158 <= grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_p_0_0_01084242_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        rev177_reg_960 <= rev177_fu_624_p2;
        spec_select484_reg_965 <= spec_select484_fu_630_p2;
        spec_select488_reg_970 <= spec_select488_fu_635_p2;
        spec_select492_reg_975 <= spec_select492_fu_640_p2;
        spec_select496_reg_980 <= spec_select496_fu_645_p2;
        spec_select500_reg_985 <= spec_select500_fu_650_p2;
        spec_select504_reg_990 <= spec_select504_fu_655_p2;
        spec_select508_reg_995 <= spec_select508_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln526_fu_326_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln526_reg_769 <= trunc_ln526_fu_331_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln555_1_reg_861 <= trunc_ln555_1_fu_437_p1;
        trunc_ln555_2_reg_866 <= trunc_ln555_2_fu_441_p1;
        trunc_ln555_3_reg_871 <= trunc_ln555_3_fu_445_p1;
        trunc_ln555_4_reg_876 <= trunc_ln555_4_fu_449_p1;
        trunc_ln555_5_reg_881 <= trunc_ln555_5_fu_453_p1;
        trunc_ln555_6_reg_886 <= trunc_ln555_6_fu_457_p1;
        trunc_ln555_reg_856 <= trunc_ln555_fu_433_p1;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_1_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_1_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_1_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_1_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_1_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_2_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_2_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_3_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_4_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_address1;
    end else begin
        buf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_ce0;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_ce1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_d1;
    end else begin
        buf_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_5_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_5_we1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_address1;
    end else begin
        buf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_ce0;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_ce1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_d1;
    end else begin
        buf_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_6_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_6_we1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_address1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_ce0 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_ce1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_d1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        buf_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        buf_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_we1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grayin_mat_data_read = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_grayin_mat_data_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grayin_mat_data_read = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_grayin_mat_data_read;
    end else begin
        grayin_mat_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        imgOutput_data_write = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln526_fu_326_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln555_fu_469_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add17_i_cast_fu_389_p2 = (empty_reg_735 + 14'd3);

assign add_i_i66_fu_383_p2 = (conv3_i_i_i61_fu_380_p1 + 17'd3);

assign add_ln526_fu_336_p2 = (init_buf_fu_98 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call28 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign b0_fu_403_p2 = (9'd0 - p_threshold_cast_fu_400_p1);

assign cmp_i_i253_i_1_fu_516_p2 = (($signed(sub_i273_i_fu_493_p2) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i253_i_3_fu_538_p2 = (($signed(sub_i273_i_fu_493_p2) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign cmp_i_i253_i_5_fu_560_p2 = (($signed(sub_i273_i_fu_493_p2) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign cmp_i_i253_i_6_fu_566_p2 = (($signed(sub_i_i297_i_fu_484_p2) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i329_i_fu_479_p2 = (($signed(sub350_i_reg_845) < $signed(zext_ln555_1_fu_465_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i381_i_fu_474_p2 = ((zext_ln555_fu_461_p1 < img_height) ? 1'b1 : 1'b0);

assign cmp_i_i73_i_not_fu_572_p2 = ((row_fu_162 < 13'd6) ? 1'b1 : 1'b0);

assign conv3_i_i_i61_fu_380_p1 = img_height;

assign empty_38_fu_499_p1 = sub_i273_i_fu_493_p2[2:0];

assign empty_fu_285_p1 = img_width[13:0];

assign grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_ap_start_reg;

assign grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_ap_start_reg;

assign grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_530_2_fu_223_ap_start_reg;

assign grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_541_3_fu_238_ap_start_reg;

assign icmp176_fu_554_p2 = (($signed(tmp_2_fu_544_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_532_p2 = (($signed(tmp_1_fu_522_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln526_fu_326_p2 = ((init_buf_fu_98 < zext_ln526_1_reg_761) ? 1'b1 : 1'b0);

assign icmp_ln555_fu_469_p2 = ((zext_ln555_1_fu_465_p1 < add_i_i66_reg_835) ? 1'b1 : 1'b0);

assign imgOutput_data_din = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_Col_Loop_fu_246_imgOutput_data_din;

assign p_threshold_cast_fu_400_p1 = p_threshold;

assign rev177_fu_624_p2 = (ult_reg_915 ^ 1'd1);

assign row_3_fu_578_p2 = (row_fu_162 + 13'd1);

assign spec_select484_fu_630_p2 = (tmp_reg_920 & cmp_i_i329_i_reg_899);

assign spec_select488_fu_635_p2 = (cmp_i_i329_i_reg_899 & cmp_i_i253_i_1_reg_925);

assign spec_select492_fu_640_p2 = (icmp_reg_930 & cmp_i_i329_i_reg_899);

assign spec_select496_fu_645_p2 = (cmp_i_i329_i_reg_899 & cmp_i_i253_i_3_reg_935);

assign spec_select500_fu_650_p2 = (icmp176_reg_940 & cmp_i_i329_i_reg_899);

assign spec_select504_fu_655_p2 = (cmp_i_i329_i_reg_899 & cmp_i_i253_i_5_reg_945);

assign spec_select508_fu_660_p2 = (cmp_i_i329_i_reg_899 & cmp_i_i253_i_6_reg_950);

assign sub350_i_fu_394_p2 = ($signed(conv3_i_i_i61_fu_380_p1) + $signed(17'd131071));

assign sub_i273_i_fu_493_p2 = ($signed(18'd6) - $signed(sub_i_i297_i_cast_fu_489_p1));

assign sub_i_i297_i_cast_fu_489_p1 = sub_i_i297_i_fu_484_p2;

assign sub_i_i297_i_fu_484_p2 = (zext_ln555_1_fu_465_p1 - sub350_i_reg_845);

assign tmp_1_fu_522_p4 = {{sub_i273_i_fu_493_p2[17:1]}};

assign tmp_2_fu_544_p4 = {{sub_i273_i_fu_493_p2[17:2]}};

assign trunc_ln526_fu_331_p1 = init_buf_fu_98[2:0];

assign trunc_ln555_1_fu_437_p1 = row_ind_10_fu_170[2:0];

assign trunc_ln555_2_fu_441_p1 = row_ind_11_fu_174[2:0];

assign trunc_ln555_3_fu_445_p1 = row_ind_12_fu_178[2:0];

assign trunc_ln555_4_fu_449_p1 = row_ind_13_fu_182[2:0];

assign trunc_ln555_5_fu_453_p1 = row_ind_14_fu_186[2:0];

assign trunc_ln555_6_fu_457_p1 = row_ind_15_fu_190[2:0];

assign trunc_ln555_fu_433_p1 = row_ind_fu_166[2:0];

assign ult_fu_503_p2 = ((zext_ln555_fu_461_p1 < img_height) ? 1'b1 : 1'b0);

assign zext_ln526_1_fu_314_p1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_6_out;

assign zext_ln526_fu_310_p1 = grp_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2_Pipeline_VITIS_LOOP_515_1_fu_212_row_ind_3_out;

assign zext_ln555_1_fu_465_p1 = row_fu_162;

assign zext_ln555_fu_461_p1 = row_fu_162;

always @ (posedge ap_clk) begin
    zext_ln526_1_reg_761[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //fast_accel_xFfast7x7_0_3840_2160_0_1_2_2_1_2163_7_49_2
