// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

//==================================================
// This file contains the Excluded objects
// Generated By User: Andrea Caforio
// Format Version: 2
// Date: Wed Feb 12 16:31:18 2025
// ExclMode: default
//==================================================
CHECKSUM: "3806569032 3159788697"
INSTANCE: tb.dut.u_prim_sha2_512.gen_multimode_logic.u_prim_sha2_multimode.u_pad
ANNOTATION: "shaf_rready_i == 1'b0 cannot occur in the StLenHi and StLenLo states thus the missing else is unavoidable."
Branch 8 "3400827115" "st_q" (17) "st_q StLenHi ,-,-,-,-,-,-,-,-,-,-,0,-"
ANNOTATION: "shaf_rready_i == 1'b0 cannot occur in the StLenHi and StLenLo states thus the missing else is unavoidable."
Branch 8 "3400827115" "st_q" (19) "st_q StLenLo ,-,-,-,-,-,-,-,-,-,-,-,0"
CHECKSUM: "1785966602"
INSTANCE: tb.dut.u_tlul_adapter.u_rspfifo
ANNOTATION: "[INVALID] Disable this assertion as the FIFO is WO"
Assert DataKnown_A "assertion"
CHECKSUM: "1785966602"
INSTANCE: tb.dut.u_tlul_adapter.u_sramreqfifo
ANNOTATION: "[INVALID] Disable this assertion as the FIFO is WO"
Assert DataKnown_A "assertion"
CHECKSUM: "3919502532"
INSTANCE: tb.dut.u_tlul_adapter
ANNOTATION: "[INVALID] Disable this assertion as the FIFO is WO"
Assert rvalidHighReqFifoEmpty "assertion"
ANNOTATION: "[INVALID] Disable this assertion as the FIFO is WO"
Assert rvalidHighWhenRspFifoFull "assertion"
