.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000011101101111100010100000000
001000000000000000000010110011111110111101000000000000
111000000000000101000111110000011001010000000100000000
000000000000001101100110000111001101010110100010000000
010000000000001000000111100000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000000001000000001001100110000000000
001000000000000000000000000011001001110011000000000000
000000000000001000000110100001111100000000000100000000
001000000000000001000000000000010000001000000000000000
000000000001011001100111001111101111110000000100000000
001000000000100001000100000111111101111001010000000000
000000000000001101100110000000011100010000100100000000
001000000000010101000000001001011110010100100000000000
000000000000001001100110100001111101000010000000000000
001000000000000101000000000101101100000000000000000001

.logic_tile 2 4
010000000000000000000000001101001111000000000000000000
001000000000001111000000000101011011000100000000000000
000010000000000000000000010001011101001001000000000000
000001000000000000000011101111001111000100000000000000
000000000000000000000000001101111011000100000000000000
001000000000001111000000001011011001001001000000000000
000000000000001001100010100101101100000000100000000000
001000000000000111000111110101011111000000000000000000
000000000000000000000000011101111011000101000000000000
001000000000000000000010001011011001000010000000000000
000000000000001000000000001001100001000000010000000000
001000000000000001000010001101101010000001010000000000
000000000000000000000000011101111011000101000000000000
001000000000000000000011001011011001001100000000000000
000000000000000000000000010101111000001001000000000000
001000000000000000000010001111111010000010000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000010110001100000000000001000000000
001000000000000000000111100000000000000000000000001000
111000000000000101000000000001000001000000001000000000
000000000000001101100000000000101111000000000000000000
010000000000000000000011100101001000001100111000000001
111000000000000000000010110000101001110011000001000100
000000000000000000000000000001001000001100111000000001
001000000000000000000000000000101001110011000001000100
000000000000000000000000001000001000001100110010000100
001000000000000000000000000001001001110011000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000011110000010000100000000
001000000000000000000000000000010000000000000000000001
000000001100000000000000011000000001000000100010000000
001000000000000000000010001111001000000010000000000010

.logic_tile 5 4
010000000000000000000110000001000000000000001000000000
001000000000001101000010110000100000000000000000001000
000000000000001000000010100001000000000000001000000000
000000000000000001000100000000001010000000000000000000
000000000000001000000000001101001000001100110000000000
001000000000000111000000000001000000110011000000000000
000000000000000000000000000000001000000010000000000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000010000000000000
001000000000010000000000000000100000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000001100110000000000
001000000000100000000000001001001010110011000000000000

.logic_tile 6 4
010000000000000000000110000011011000001100110000000000
001000000000000000000000000000000000110011000000000000
111000000000000111100000000000000000000010000000000000
000000000000000000100000000000001001000000000000000000
010000000000000000000111100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000010000110000100
001000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000101000000000000000001000000001000000000
001000000000000101000000000000001010000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101101001001100111000000000
001000000000000000000000000000101101110011000000000000
000000000000000101000000000111101001001100111000000000
001000000000000101000010100000001111110011000000000001
000000000000000111000000000001001001001100111000000000
001000000000000000000000000000001101110011000000000000
000000000000000000000111010011101001001100111000000000
001000000000000000000111010000101010110011000000000000
000000000000000000000000000011101001001100111000000100
001000000000000000000000000000101101110011000000000000
000000000000000011100000010011101000001100111000000100
001000000000000000100011010000101100110011000000000000

.logic_tile 2 5
010000000000000000000000000000000001000000100100000001
001000000000000000000000000000001101000000000000000000
111000000000001000000111110000000000000000000000000000
000000000000000111000011110000000000000000000000000000
010001000000000101000011101011111010000000010000000000
111000000000000000100100000001011010000000000000000000
000000000000000000000011110101100000000010000000000000
001000000000000000000011100111100000000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011100000010001100001000001000000000100
001000000000000000100010001111101001000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000000001000010000000000000000000000000000010
000000000000000000000000000001111001000110000000000000
001000000000000000000000000000101001101000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000001000000001000000000
001000000000000000000011100000001010000000000000001000
111010000000010000000000000000000001000000001000000000
000001000000100000000000000000001011000000000000000000
010000000000000000000000000111001000001100111100000000
011000000000000000000000000000100000110011000000000000
000000000000000001100000000111001000001100111100000000
001000001100000000000010100000100000110011000000000000
000000100000000000000000001000001000001100110100000100
001000000000000000000000000011000000110011000000000001
000010100000001000000011100101100001001100110100000000
001001000000000001000000000000001101110011000000000000
000000000000000000000110010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000001000011010001100110000000000
001000000000000000000000001011000000110011000011000000

.logic_tile 5 5
010000000000000000000000010101000000000010000000000000
001000000000000000000011110000000000000000000000000000
111000000010100101100000001111100000000000000010000000
000000000000000000000000001011100000000010000000000000
010000000000000101000000000000000001000010000100000000
011000000000001101100010100000001011000000000000000100
000000000000000000000010100000001100010000000000000000
001010000000000000000000000000011100000000000000000000
000000000000000001100000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000010000000011111010000000000000000
001000000000000000000000000000011101000000000000000011
000000000000000000000000000000011000010000000000000000
001000000000000000000000000000001010000000000010000000
000000000000000000000010100000000000000010000100000000
001000000000000000000100001101000000000000000000100001

.logic_tile 6 5
010000000000000101000000010001000000000000001000000000
001000000000001101000010100000000000000000000000001000
111000000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
010000000000000000000111000111001001001100111000000000
111000000000000000000100000000101110110011000000000000
000000000000000000000110100111101000001100110000000000
001000000000000000000000000000101111110011000000000000
000000000000000000000110010000001100000010000110000001
001000000000000000000010000000010000000000000000000000
000000000000000000000000000001011010001000000010000000
001000000000000000000000000111110000000000000000000000
000000000000000000000000000000000000000010000110000001
001000000000001101000011101011000000000000000000000010
000000000000001101100110000000000001000010000000000000
001000000000000001000000000000001110000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001111110011000000010000
111000000000001001100000000111001000001100111000000000
000000000000000001100000000000101011110011000000000000
110000000000000101000000000101101000001100111000000000
010000000000001101100010110000101111110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100010110000001101110011000000000000
000000000000000000000111000011001001001100111000000000
000000000000000000000011000000101111110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001111001101110011000000000000
000000000000000000000111000001100001000001010100000000
000000000000000000000000000101001110000001110000000000
000000000000000001100110010101011001010000100100000000
000000000000000000000010000000001000101000010000000000

.logic_tile 2 6
000000000000000000000010100011000000000000000110000000
000000000000000000000000000000000000000001000010000100
111000000000000000000110011111001010000000000000100000
000000000000000000000011010101010000001000000000000101
110000000000000000000110000001011010000001000000000000
110000000000000000000000000111100000000000000000000100
000000000000000000000010100101111000001000000000000000
000000000000001101000100001001110000000000000000000000
000000000000000001100000001001011000001000000010000001
000000000000000000000000001111110000000000000010000000
000000000000000000000000000111101010000000000000000101
000000000000000000000000000000110000001000000000000000
000000000000000001000111100001011010000000000000000100
000000001000010000000100000000101110000001000000000000
000000000000000000000010000001111010000000000000000000
000000000000000000000000000000110000000001000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000010100001111110000010000000000000
000000000000000000000010100111101010000000000000000000
111000000000000101000111110000001010000100000100000000
000000000000000000000111010000010000000000000001000000
110000000000000101000111101101011000010110110000000000
110000000000001101100100001101001100001001010001000001
000000000001001000000010100000001100010000000010000001
000000000000001011000000000000001010000000000000000001
000000000000001000000000000001101011011001100000000000
000000001000000001000000000011001110001101100000000001
000000000000000000000000001011001000010110110011000000
000000000000000101000000000101011010001001010000000101
000000000000000001100111101001001010010110100000000001
000000000000001111000000001001101100011001010010000011
000000000000000001000000000000011100000000000000000100
000000000000000001000000000111000000000100000000000000

.logic_tile 5 6
000000000000000000000110110000001010000100000100000000
000000000000000000000010100000000000000000000010000001
111010000000000101100000010000001110000000100010000001
000001000000000000000010100000011001000000000000000000
010000000000000000000010101101111100001110000000000000
110000000000000101000000001001000000001100000000000000
000000000000001000000000001000001001000000000000000000
000000000000000101000000000101011000010000000000000000
000000000000100000000110001000011100000100000000000000
000000000000010000000000001001000000000000000000000000
000000100000000101000000000001111111001111110000000000
000000001100000000100000001011111100001111100000000000
000000000000000000000010100000011010000010000000000000
000000000000000000000000001001000000000000000000000000
000000000001010000000110001001100001000000100000000000
000000000000000000000000000101101000000010100000000000

.logic_tile 6 6
000000000001011000000110110000000000000010000000000000
000000000000100101000010000000001010000000000000000000
111000000000001111100000010000000000000000100110000001
000000000000000101100010110000001110000000000000000001
010000000000000001100010010101101010000010000000000000
110000000000000001000110100101001101000000000000000000
000000000000000000000000010011100000000010000000000000
000000000000000101000010101001001011000011000000000000
000000000000000000000000011101101011001100000000000000
000000000000000000000010111001111000011100000000000000
000000000000001000000110010011011110000000000000000001
000000000010000111000110000000100000001000000000000000
000000000000001000000000010011101110000010000000000000
000000000000000001000010010001110000000000000000000000
000000000000000001100000001001011101111100010000000000
000000000000001101100000000001111110101100000000100010

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000101000010100011000000000001000100000000
000000000000000101100010110001000000000000000000000000
111000000000001001100110000001111011101001010000100000
000000000000001101000010100101001001101001000010000000
010000000000000101000010100011001110010100000100000000
110000000000001101000110100000011010101000010001000000
000000000000001111000010100001011001000010000000000000
000000000000000001000000000111111111000000000000000000
000000000000000001100000001001011001000010000000000000
000000000000000000000010001101001100000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000001001001100000000100000000000
000000000000001000000110000011001010000000000100000000
000000000000000001000010000000010000001000000000000000
000000000000000000000000010011001111000000000000000000
000000000000000000000010000000111010100000000000000000

.logic_tile 2 7
000000000000001001100011101101101010000000010000000000
000000000000000111000110101101111000000000000000000000
111000000000000101000010100001111010010111100000000000
000000000000000101100010100011001001001011100000000000
110000100000000101000111110101001011000100010000000000
110000000000000101000011100111011011001000010000000000
000000000000001101000110011101101000000010110000000000
000000000000000111000011011001011100000110110010000000
000000000000001111000000010001011000110111110101000000
000000000000000001000010001001001101010111110000000000
000010100000000000000110000101001101010100100000000000
000001000000000000000000000000001010101001010000000001
000000000000000111000111001011101010101110100000000000
000000000000000001000000001001111001101011110000100000
000000000000000101000000000111101010111111100100000100
000000001100000000100000000111011000111111110010000010

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000001000000000000000000010000000
000000000000000000000010100001001111000010000001000000
111000000000001011100010110000011000000110000100000000
000000000000001101000010001111010000000100000001000001
010000000000000101000011110000001011000100000010000000
110000000000000101100011111111001000000000000001000000
000000000000000101000000000000011100000010100110000000
000000000000000101000010100111011011000110100000000000
000000000000001000000000011000001010000000000010000001
000000000000000001000011000001000000000100000001000000
000000000000000000000000001011001110010110110000000000
000000000000000000000011110001001010001001010000000000
000000000000000001000110000001101110011100000000000000
000000000000000111000010001011101010001000000000000000
000000000000000000000000001001011011001010000000000000
000000000000000000000000001101101010100111000000000000

.logic_tile 5 7
000001000000000000000110101111111101100000110000000000
000000100000000000000010101001101010100000000000000000
000000000000001001100000011111001100110000010000000000
000000000000100101000010000001111101100000010000000001
000000000000000000000000000000001001010000000001000000
000000000000000000000000000000011000000000000010100101
000000000000000101100000001011001001000010100000000000
000000000000000000000000001111111100010000100000000000
000000000000000000000110011011111101000000100000000101
000000000000000000000110010101011101000000000010000000
000000000000001001100110011011111011001111100000000000
000000000000001001100010011111001100010001110000000000
000010101100000000000110000000000001000000000000000000
000001000000000000000000001011001100000000100000000000
000000000000000000000000010011101100000100000000000000
000000000010000000000010010000010000000001000000000000

.logic_tile 6 7
000000000000001000000010110011111100111100000000000000
000000000000000101000010000001101001011100000000000000
111000000000000001100110111001111010110100000000000000
000000000000000101000010000001111101010100000000000000
010001000000001000000011101000001011010000100100000000
110010000000000001000110111101001110010010100000000000
000001000000001111100111110001011001010000000000000000
000000000000000001000110100000001100000000000000000000
000000000000000001100110001101100000000001000000000000
000000000000000000000011100101101101000000100000000000
000000000000001001100110000000000000000000100100000000
000000000000001001100000000011001011000010100000000000
000000000000000000000000001001011000010110100000000000
000000000000000000000000000011111101010010100000000000
000000000000000101100000000000011001000100000000000000
000000000000010000000000000000001010000000000000000000

.logic_tile 7 7
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000010000000000000000011001001100000000000000000
000000000000000000000000000101011110110000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000010000000000010
000101110000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011100
001100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000101000111000001001010000000000100100000
000000000000001101000111110000010000001000000000000000
111000000000000000000000000000001010000000000100100000
000000000000000000000000000001000000000100000000000000
010000000000000011100110000001001000000000000100100000
110001000000000000100010000000010000001000000000000000
000000000000000000000110010011001000000100000000100100
000000000000000000000110000000110000001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110001111011011000110000000000000
000000000000000000000000001101111101000001000000000000
000000000000001000000111100111000001000000000000000000
000000000000000101000100000011001011000000010000000000
000000000000000000000000000001011010000000000000000000
000000000000000000000000000111010000000010000000000000

.logic_tile 2 8
000000000000000011100010100011111010000100000000000000
000000000000000000100100000000100000000000000010000000
000000000000000000000010110000011001000000100010000000
000000000000001101000010100001011111000000000000000000
000000000000000011100110001001101001001111000000000000
000000000000000101000011100101111101001011000000000010
000000000000001111000000000111000000000010000000000000
000000000000001011000011111011101010000000000000000000
000000000000000000000010000101000000000000000000000000
000000000000000000000000000101100000000010000000000000
000001000000100000000011101101101010011100000000000000
000000100000000000000010011001011001111100000000000000
000000100000000001100011100111101010000000000000000000
000001000000000000100000000000001110000001000000000000
000000000000001000000000011001101011111111110010000000
000000000000000001000010001101011110011111110000100100

.ramt_tile 3 8
000000001100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000011100011101011000010010000000000
000000000000000001000010100111011110001110000000000000
111000000000001011100111110101011010100000000000000000
000000000000000111000010001001011101000000000000000000
010000000000000111000010111111011011010000100100000000
110000000000000000000111001111011000100000100000000001
000000000000001101000010001011001000000010000010000000
000000000000001001000111101001010000000011000000000000
000010000000000000000010000011111011010111100000000000
000001000000001111000000000001101010010111110000000000
000000000000000001000010001001100001000000000000000000
000000000000000000000000001011101000000010000000000000
000000000000001001000000000101011101100110010000000000
000000000110000101000000000111101110110000010000000000
000000000000000001000111000001011000000100000010000000
000000000000000000000100000000100000001001000000000000

.logic_tile 5 8
000000000000000011100011110001001111111001110000000000
000000000000000111000010000111011101111000100000000000
111000000000000001100111010101101100010110000000000000
000000000000010000000111010011111011000001000000000000
010010000000000111000110000000001100000110000000000000
010000000000000101000110111111010000000100000000000000
000001000000000011100010101000011111000110000000000000
000000100000000000000100000001001101000100100000000000
000000000000000001000011100011011110110110100100000001
000000001100000000000110001111101000101001010000000000
000000000000000101100110010101011011010111100000000000
000000000110000000000110101001001111001001010000000000
000000000000000001100111100101011001101000000000000000
000000000000000000000010001101011001111000000000000000
000000000000001001100000011101000001000010000000000000
000000000000000001100011001001101100000011000000000000

.logic_tile 6 8
000000000000000011100010100001001011010101000000000000
000000000000000000100010100101011100111101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000110110111111111100000010000000000
000000000000000001100011011011011010010100000000000000
000000000000000101000010100111111110010111110000000000
000000000000000000000000001011011001000111110000000000
000000000000000000000010010001001100101100000000000000
000000001010000000000110010101111011001100000000000000
000000000000000000000000001011000000000001000000000000
000000000000001101000000000111100000000000000010000000
000000000000000000000000000001001011101110100000000000
000000000000000000000000001001001010101100000000000000
000000000000001001100010110101111100100000000000000000
000000000000001001000111001011101001010110100000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000100000001
000000000000000000000000001111000000000010000010000000
111000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000000001101011010100000000000000
000000000000000000000011100000101011100000000001000000
010000000000000011100000000000000000000000000000000000
010000000000000101100010100000000000000000000000000000
000000000000000000000000011101000000000001000000000100
000000000000000000000011111101000000000000000000000000
000000000001010000000000000101000000000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000001001101010000100000000000000
000000000000000000000000001101100000001100000010000000
000000000000000000000110001111101010000011110100000000
000000000000000000000000001001111111100011110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000010001100001000010000100000000
000000000000000000000010010000101010000001010000000010
110000000000000000000000001111011111000110100000000000
010000000000000000000000000101001100101001010000000000
000000100000001101000010100000011010000100000000000000
000001000100000001000000000000010000000000000000000000
000000000000000000000000001001001111011111100000000000
000000000000000000000010011011001100011111010000000000
000000000000010000000000000000000000000000000000000000
000000001010100001000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 5 9
000000000000001000000110011111101010000001000000000000
000000100000000001000110100001100000000000000000000000
111000000000001001100010101111011100111100110100000000
000000000000001011000000001001011101111101110000000000
110000000101000101100000000111011000000110000100000000
010000000000000111000010110000111001001001010000000000
000000000000001011100110000101011011010100000000000000
000000000000000001100111100011001011100100000000000010
000000001110000001100010011001100000000011000100000000
000000000000000000000011011101000000000010000000000000
000000000000000000000000011001111100010111100000000000
000000000000000111000010000101001010110111110000000000
000000000000000001100000010101001011010000000000000000
000000000000000000000010000000011000000000000000000000
000000000000101000000000010001000001000011110100000000
000000000000001001000011001001001110000011010000000000

.logic_tile 6 9
000000000000000011100000010000001100000010000000000000
000000000000011101000011110001010000000110000001000000
111000000000000011100110010001100001000010000100000000
000000000000000101100011010000001001000001010000000000
010000100100000111100111000000000000000000000000000000
010001000000000111100011110000000000000000000000000000
000000000000000001100000001101011010010111100000000000
000000000000001111000000000011101011101011110000000000
000000000000001000000110000000001011000100000000000000
000000000000000001000000000101001001000000100000000000
000000000000000011100000001001101010000000010000000000
000000000000000000000000000101101010000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001101001111100000000000
000000000000000000000000000001001000011111110000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100110110000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000001101000110100101000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000101000000010011100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 2 10
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000001101000000001101000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000010000000000000
000000000000001011000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110001000011011010110000000000000
000000000000000000000000001001011010000010000000000000
110000000000000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000000000000
000000001110001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010101111000000000010000000000000

.logic_tile 5 10
000000000100000001100111110001001101100000110000000000
000000000000000000000011101011101110010000100000000000
000000000000000000000000000011001110111101010000000000
000000000000000000000000001001111100011111110000000000
000000000000000101000110001111111011010110100000000000
000000000000001101100110111101011010101011010000000100
000010100000000001100110000011000000000001000000000000
000000000000000000000011111001100000000000000000000000
000000000000000111000110100101101010000110000000000000
000010000000000000000010000101110000001101000000000000
000000000000000000000011100001011111000110000000000000
000000000100000000000000001011101101001000000000000000
000000000100000000000011100101101010000110100000000000
000000000000010000000000000000101011001001000000000000
000000000000001111000000001101011110101000010000000000
000000000000000101000000001101001000101001010000000000

.logic_tile 6 10
000000000000001101000110101101001011001100000000000000
000000000000000101100000001011011000001110000000000000
000000000000001011100000000101001101100000010000000000
000000000000000111000000000011101000010100100000000000
000010100001000001100111011001011100000000000000000000
000000000000101101000010000111010000000001000000000000
000000000000000001100000000001001101101001010000000000
000000000000000101000000000111011100001001010000000000
000000101110000111000111001011111110000000000000000000
000001000000000111000111101011111010000100000000000000
000000000000000011100110000000001100000010000000000000
000000000000000000100011100000001001000000000000000000
000000000000000000000000001111111010011111110000000000
000000000110000111000000000101001101011001110000000000
000000000000000101000000011000001100000000100000000000
000000000000000111100010000011001101010000100000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000010100101100001000000001000000000
000000000000000000000100000000001111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000000000000011100000000001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000101000010100011100000000000001000000000
000000000000001101100100000000100000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000010100000001001010000000100000000
000000000000000000000100000000011100000000000000000001
111000000000000000000110011000000000000010000000000000
000000000000000000000011010101000000000000000000000000
010000000000000000000110010101001000000000000100000000
100000000000000000000010001101110000001100000000000001
000000000000000101000010101000000000000000000100000000
000000000000001101100100001001001001000000100000000001
000000000000000000000110000001001110000000000100000100
000000000000000000000000000000100000001000000000000000
000000000000001000000000000101100000000010000000000000
000000000000001011000000000000100000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000001011000000000101000000000000000000000000
000000000000000000000000000001100000001100110000000000
000000000000000000000000000000101101110011000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000001000000110010101111001010000000000000000
000000000000000001000010011011011000010010100000000000
111000000000001001100111100000011000000010000000100000
000000000000000001000010111001011111010010100000000000
110000000000001101000010100011000000000000000100000000
100000000000001111000110100000100000000001000000000000
000000000000001101000111111001001010001001000000000000
000000000000001111000110000001011010000110100000000000
000000000000000000000110110000000000000000100100000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000001101011011111100010000000000
000000000000000000000000000101011011111101110000000000
000000000000000000000000000101011001010110000000000000
000000000000000000000010000000111010000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000011101011110100010000000000
000000000000001101000000001011011001010000100000000000
000000000000010000000110011011001011000111000000000000
000000000000001101000010000111011001001111000000000000
000000000000000000000010100111001111101000010000000000
000000000000000000000010010001011100000000010000000000
000000000000000001000010101000011111010100000000100000
000000000000001001100100001011011001010100100000000000
000001000000001000000011111111111100000010000000000000
000010100000001011000011011101110000000000000000000000
000000000000001101100010000001111011000001000000000000
000000000000000001000100001011001101001000000000000000
000000000000001000000000010111100001000011000000000000
000000000000001011000011011101101110000001000000000000
000000000000001001100110111000011011000000000000000000
000000000000001011000011000101011110010000000000000001

.logic_tile 6 11
000000000000000101000000010011011001000001010000000000
000000000000000000100010001001001000010111100000000000
000000000000001001100000000111011010010100100000000000
000000000000000001000000001011101100100000010000000000
000000000000010101000110000111001010000010000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000010001101010000000100000000000
000000000000000000100010000101001111000000000000000000
000000000000001011100111001011100000000000000000000000
000000000000001001100111100011000000000010000000000000
000000000000001011100000001111101101000000000000000000
000000000000001101000000000011111110000000100000000000
000000000000000001100110000001000000000000100000000000
000000000000001001000110110011001110000000000000000000
000000000000000011100111000111101011000010000000000000
000000000000001101100100000000011011000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000001000000010000000001000111100001000000000
001000000000000001000010110000000000111100000000010000
000000000000000000000000000001000000000010000000100000
000000000000000000000010110000100000000000000000000000
000000000000000000000010100001001110100000000000000000
001000000000000000000100000111111100000000000000000000
000000000000000101000010100101100000000010000000000000
001000000000000000100100000000000000000000000000000000
000000000000001000000000010000000001000010000000000000
001000000000000101000010000000001011000000000000000000
000000000000000000000000000001100000000010000000000000
001000000000000000000000000000100000000000000000000000
000000000000000101100000010000000000000010000000000000
001000000000000000000010100001001101000000000000000010
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000100000000000000000000000

.logic_tile 2 12
010000000000000000000010101111111001000000100000000000
001000000000000000000010100001101111000000000000000000
111000000000001001100010111011011110000000000000000000
000000000000000001000110101101101010000001000000000000
010000100000000000000010101101101000000000100000000000
101000000000000101000110111101011001000000000000000000
000000000000000000000110010001100000000000000000100000
001000000000000101000010000011100000000010000000000100
000000000000000101100000000101000000000001000100000000
001000000000000000100010111111100000000000000000000000
000000000000000000000000010111011100000000000100000000
001000000000000000000011000000110000001000000000000100
000000000000000000000110000001100000000001000100000000
001000001000000000000000001111100000000000000000100000
000000000000000101000010100111001010000000000100000000
001000000000000000100110110000110000001000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000001100000010101011001111000110000000000
001000000000001101100010000001101011011000100000000000
111000000000000101000110010000000000000010000000100000
000000000000000000100011110000000000000000000001000110
110000000000000111000110000000000000000000100100000000
101000000000000000000111100000001011000000000000000000
000000000000000011100111011001011001100000010000000000
001000000000000000100111011001111011010000010000000000
000000000000001000000000000001000001000011110000000000
001000000000001011000000000111001010000010110000000110
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001101100000000111101110000011010000000000
001000000000000001000000000101001100101011100000000000
000000000000001000000000000011100000000000000100000000
001000000000001011000000000000000000000001000000000000

.logic_tile 5 12
010000000000000000000000001111100000000000000000000000
001000000000000000000010111101101011000000010000000000
000000000000000101000110000111011001000010100000000000
000000000000001101100010111011011110000001000000000000
000000000000000000000010101111111000111100000000000000
001000000000000000000100001101101011110100000000000000
000010100000000000000010100011111000000000000000000000
001001000000000000000100000000101110001001010000000000
000000000000000000000110001000000000000000000000000000
001000000000000000000000000001001011000000100000000000
000000000000000000000000010001101010000000000000000000
001000000000000000000010000000010000000001000000000010
000000000000001101000000000001111000001100000000000000
001000000000000001000000001101100000000100000000000000
000000000000001000000000011001000000000000000000000000
001000000000000101000011001111100000000010000000000000

.logic_tile 6 12
010000000000000000000000000011001111000000100000000000
001000000000001101000000000000111111000000000000000000
000000000000001101100110001111101101001000010000000000
000000000000000101000000000001111101010010000000000000
000000000000000000000000000101111010111101010010000000
001000001110000000000000001111011110111001010000000010
000000000000000001100000011001011011010110100000000000
001000000000001101000010000011001110100001010000000000
000000000000000000000010101111011000110000110000000000
001000000000000000000110111111101111010000110000000000
000000000000000101000111000000000000000000000000000000
001000000000000000100000001011001111000000100000000000
000000000000000001100110001111111001010110100000000000
001000000000000000000010110111111000010000000000000000
000000000000000101000010100000011111000010000000000000
001000000000001101100110111111011101000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000001111100000000
000000001100000001
000010000100010010
000001110100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
111000000100000000000000000000000001000010000000100000
000000000000000000000000000000001011000000000000000000
010000000000000000000000000001011100000000000100000000
101000000000000000000000000000100000001000000000000000
000000000000000000000000000000011100000000000100000000
001000000000000000000010111001000000000100000000000000
000000000000000101000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000001000000000101100000000000000000000000000100000000
001000000000000101000000001001001100000000100000000000
000000000000000000000000000001000000000001000100000000
001000000000000000000000001011100000000000000000000000
000000000000000000000000000011000000000000000100000000
001000000000000000000000000000001001000000010000000000

.logic_tile 2 13
010000000000000000000000010011100000000000001000000000
001000000000000111000010100000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000101101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000010100101101000001100111000000000
001000000000000101000010100000100000110011000000000000
000000000000000001000000000000001000001100111000000000
001000000000000000000000000000001000110011000000100000
000000000000000001000010000001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
001000000000000000000000000000000000110011000000100000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001011110011000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000111101110000110100000000000
001001000000000000000000000000111111001000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000001000000000000000000000000000000000000000
101000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
001000000000000001000000000000001010000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110001011100001000011100000000000
001000000000000000000010001011101010000001000000000000
000000000000000000000110000000000001000000100100000000
001000000000000000000010000000001001000000000000000000
000000000000000000000000010001100000000000000100000000
001000000000000000000010000000100000000001000000000000

.logic_tile 5 13
010000000000000000000110000000000001000000001000000000
001000000000000000000000000000001011000000000000001000
111000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
110000000000000000000010110101001000001100111100100000
111000000000000000000110000000100000110011000000000010
000000000000000000000110000000001000001100111100100000
001000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
001000000000000000000000000000001100110011000000100010
000000000000001001100000010000001001001100111100000000
001000000000000001000010000000001100110011000000100010
000000000000000001100111000000001001001100110100000001
001000000000000000100000000000001101110011000000100010
000000000000000000000000000111011010001100110100000000
001000000000000000000000000000010000110011000000000010

.logic_tile 6 13
010000000000000000000110100000011000000100000000100100
001000000000000000000000000000011111000000000000000000
000000000000001000000110100001111110111101110000100000
000000000000000101000010111011001001101101010000000000
000000000000000000000110111000000000000000100000100000
001000000000000000000010100001001011000000000000000000
000000000000000001100110110011001100000100000000000000
001000000000000000000010101101010000000000000000000000
000000000000001000000110011101100001000000000010000000
001000000000000001000010000001101010000001000000000000
000000000000000000000000001111001010000111000000000000
001000000000000000000000001001110000001110000000000000
000000000000000000000010101011011011010111110000000000
001000000000000000000100001101111000000111110000000000
000000000000000101000000011000011001010110000000000000
001000000000000000100010001101011111000110000001100000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000001101011111000010000000000000
000000000000000000000000001101101010000000000000000010
010000000000000000000010100000000001000010000000100000
100000000000000000000000000000001110000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000011101010000000100000000
000000000000000000000000000000001101000000000000000000
000000000000000101100000000011111110000000000100000000
000000000000000000000010000000110000001000000000000000
000000000000000000000000000000011111010000000100000000
000000000000000000000000000000011101000000000000000000
000000000000000001100110111000000000000010000000000000
000000000000000000000010100101000000000000000000100000

.logic_tile 2 14
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000001101100000000111101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000011000000100000110011000000000000
000000000000000000000000010000001000001100111000100000
000000000000000000000010100000001011110011000000000000
000000000000000000000110000011001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000110000001101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000011000001000001100110000000000
000000000000000000100010010001000000110011000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001011000000000000000000
111000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000001000000010000000001010000100000100000000
100000000000000011000100000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001100110001011001100000111000000000000
000000000000000000000000001101010000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000001000001010000000000
000000000000000001000000001001001011000001100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000110001000011100000000000000000000
000000000000000000000010011101010000000100000000000001
111000000000000101000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000010000100100000
000000000000000000000000001001000000000000000000000010
000000000000000000000000001001001011010110000000000000
000000000000000000000010001101111000100011010000000000
000000000000000000000110000101101010010011000000000000
000000000000000000000000001001111011111000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011011011100001010000000000
000000000000000000000000001001111000010110100000100000

.logic_tile 6 14
000000000000000001100110000001011011010000110000000000
000000000000000000000010101111001110000000100000000000
000000000000001000000000000000001011000010100000000000
000000000000000001000000001111011101000000100000000000
000000000000000101000110110011101110101000010000000000
000000000000000000000010001111111011010110000000000010
000000000000001000000000000111111001000001000000000000
000000000000000101000000001101101100000011000000000000
000000000000000000000000000111011100000000010000000000
000000000000000000000000001101111001100000000000000000
000000000000001001100110000000000000000000000000000000
000000000000001001100100000000000000000000000000000000
000000000000001000000110010111001000000110100000000000
000000000000000001000110010000011010000000000000000000
000000000000000001100110000011101111010110100000000000
000000000000000000100000001111011101010111100000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032_$glb_ce
.sym 291 params_left[1]
.sym 292 params_left[4]
.sym 294 $abc$4979$sub$demo.v:424$177_Y[0]
.sym 295 params_left[5]
.sym 296 params_left[0]
.sym 297 params_left[2]
.sym 298 $abc$4979$new_n240_
.sym 407 $abc$4979$sub$demo.v:424$177_Y[2]
.sym 408 $abc$4979$sub$demo.v:424$177_Y[3]
.sym 409 $abc$4979$sub$demo.v:424$177_Y[4]
.sym 410 $abc$4979$sub$demo.v:424$177_Y[5]
.sym 411 $abc$4979$sub$demo.v:424$177_Y[6]
.sym 412 $abc$4979$sub$demo.v:424$177_Y[7]
.sym 439 $PACKER_VCC_NET
.sym 519 $abc$4979$sub$demo.v:424$177_Y[8]
.sym 520 $abc$4979$sub$demo.v:424$177_Y[9]
.sym 521 $abc$4979$sub$demo.v:424$177_Y[10]
.sym 522 $abc$4979$sub$demo.v:424$177_Y[11]
.sym 523 $abc$4979$sub$demo.v:424$177_Y[12]
.sym 524 $abc$4979$sub$demo.v:424$177_Y[13]
.sym 525 params_left[13]
.sym 526 params_left[12]
.sym 633 params_left[8]
.sym 634 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 635 params_left[9]
.sym 636 $abc$4979$new_n241_
.sym 637 $abc$4979$new_n239_
.sym 638 params_left[11]
.sym 639 params_left[10]
.sym 640 $abc$4979$new_n238_
.sym 665 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 676 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3748
.sym 746 params_left[3]
.sym 747 params_left[6]
.sym 748 params_left[7]
.sym 749 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 751 $abc$4979$new_n432_
.sym 752 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 753 $abc$4979$procmux$679.B_AND_S[18]_new_
.sym 771 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 796 params_left[9]
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 844 DC$SB_IO_OUT
.sym 856 CLK$SB_IO_IN
.sym 860 $0\scl[0:0]
.sym 863 SCL$SB_IO_OUT
.sym 916 $abc$4979$new_n425_
.sym 918 DC$SB_IO_OUT
.sym 926 CLK$SB_IO_IN
.sym 936 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 944 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802
.sym 968 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802
.sym 1008 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802
.sym 1154 $PACKER_VCC_NET
.sym 1202 $abc$4979$auto$alumacc.cc:491:replace_alu$818[15]
.sym 1203 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[5]
.sym 1204 $abc$4979$auto$rtlil.cc:1835:ReduceAnd$820_new_
.sym 1205 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[9]
.sym 1206 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[8]
.sym 1207 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[10]
.sym 1208 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 1209 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[12]
.sym 1317 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[14]
.sym 1318 delay[5]
.sym 1319 delay[12]
.sym 1321 delay[9]
.sym 1322 delay[10]
.sym 1323 delay[8]
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1417 SCL$SB_IO_OUT
.sym 1418 RST$SB_IO_OUT
.sym 1431 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2777[0]_new_
.sym 1432 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[15]
.sym 1434 delay[13]
.sym 1435 delay[15]
.sym 1436 delay[14]
.sym 1437 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[13]
.sym 1492 RST$SB_IO_OUT
.sym 1500 SCL$SB_IO_OUT
.sym 1901 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2369 $abc$4979$procmux$634.B_AND_S[18]_new_
.sym 2370 $abc$4979$procmux$634.B_AND_S[16]_new_
.sym 2371 $abc$4979$new_n255_
.sym 2372 $abc$4979$procmux$634.B_AND_S[15]_new_
.sym 2373 $abc$4979$new_n258_
.sym 2374 $abc$4979$new_n246_
.sym 2375 $abc$4979$memory\num_params$rdmux[0][0][0]$b$1055[2]_new_inv_
.sym 2376 $abc$4979$new_n257_
.sym 2396 $0\dc[0:0]
.sym 2404 state[5]
.sym 2408 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2424 $abc$4979$sub$demo.v:424$177_Y[2]
.sym 2426 $abc$4979$sub$demo.v:424$177_Y[4]
.sym 2427 $abc$4979$sub$demo.v:424$177_Y[5]
.sym 2428 params_left[2]
.sym 2429 $PACKER_VCC_NET
.sym 2430 params_left[1]
.sym 2433 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2438 params_left[1]
.sym 2441 $abc$4979$procmux$634.B_AND_S[15]_new_
.sym 2442 params_left[5]
.sym 2443 params_left[0]
.sym 2445 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2446 $abc$4979$procmux$634.B_AND_S[18]_new_
.sym 2447 $abc$4979$procmux$634.B_AND_S[16]_new_
.sym 2449 $abc$4979$sub$demo.v:424$177_Y[0]
.sym 2450 $abc$4979$new_n258_
.sym 2451 params_left[0]
.sym 2453 $abc$4979$new_n257_
.sym 2455 params_left[1]
.sym 2456 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2457 params_left[0]
.sym 2458 $abc$4979$procmux$634.B_AND_S[15]_new_
.sym 2461 $abc$4979$procmux$634.B_AND_S[18]_new_
.sym 2463 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2464 $abc$4979$sub$demo.v:424$177_Y[4]
.sym 2473 params_left[0]
.sym 2475 $PACKER_VCC_NET
.sym 2480 $abc$4979$sub$demo.v:424$177_Y[5]
.sym 2482 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2485 $abc$4979$new_n258_
.sym 2486 $abc$4979$new_n257_
.sym 2487 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2488 $abc$4979$sub$demo.v:424$177_Y[0]
.sym 2491 $abc$4979$sub$demo.v:424$177_Y[2]
.sym 2493 $abc$4979$procmux$634.B_AND_S[16]_new_
.sym 2494 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2497 params_left[1]
.sym 2498 params_left[2]
.sym 2499 params_left[0]
.sym 2500 params_left[5]
.sym 2501 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2502 CLK$SB_IO_IN_$glb_clk
.sym 2504 state[4]
.sym 2506 $abc$4979$new_n229_
.sym 2507 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 2509 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2510 $PACKER_GND_NET
.sym 2511 $abc$4979$memory\num_params$rdmux[0][1][0]$b$1058[0]_new_
.sym 2517 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 2519 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2520 params_left[4]
.sym 2521 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 2530 state[1]
.sym 2539 $abc$4979$new_n240_
.sym 2541 params_left[3]
.sym 2542 $PACKER_VCC_NET
.sym 2543 params_left[6]
.sym 2545 params_left[7]
.sym 2547 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2548 $abc$4979$sub$demo.v:424$177_Y[6]
.sym 2549 params_left[4]
.sym 2550 $abc$4979$sub$demo.v:424$177_Y[7]
.sym 2557 params_left[1]
.sym 2558 params_left[4]
.sym 2569 params_left[5]
.sym 2570 params_left[0]
.sym 2571 params_left[2]
.sym 2574 params_left[7]
.sym 2579 $PACKER_VCC_NET
.sym 2580 params_left[6]
.sym 2586 params_left[3]
.sym 2587 $PACKER_VCC_NET
.sym 2589 $nextpnr_ICESTORM_LC_8$O
.sym 2592 params_left[0]
.sym 2595 $auto$alumacc.cc:474:replace_alu$847.C[2]
.sym 2597 params_left[1]
.sym 2598 $PACKER_VCC_NET
.sym 2601 $auto$alumacc.cc:474:replace_alu$847.C[3]
.sym 2603 params_left[2]
.sym 2604 $PACKER_VCC_NET
.sym 2605 $auto$alumacc.cc:474:replace_alu$847.C[2]
.sym 2607 $auto$alumacc.cc:474:replace_alu$847.C[4]
.sym 2609 params_left[3]
.sym 2610 $PACKER_VCC_NET
.sym 2611 $auto$alumacc.cc:474:replace_alu$847.C[3]
.sym 2613 $auto$alumacc.cc:474:replace_alu$847.C[5]
.sym 2615 params_left[4]
.sym 2616 $PACKER_VCC_NET
.sym 2617 $auto$alumacc.cc:474:replace_alu$847.C[4]
.sym 2619 $auto$alumacc.cc:474:replace_alu$847.C[6]
.sym 2621 $PACKER_VCC_NET
.sym 2622 params_left[5]
.sym 2623 $auto$alumacc.cc:474:replace_alu$847.C[5]
.sym 2625 $auto$alumacc.cc:474:replace_alu$847.C[7]
.sym 2627 params_left[6]
.sym 2628 $PACKER_VCC_NET
.sym 2629 $auto$alumacc.cc:474:replace_alu$847.C[6]
.sym 2631 $auto$alumacc.cc:474:replace_alu$847.C[8]
.sym 2633 $PACKER_VCC_NET
.sym 2634 params_left[7]
.sym 2635 $auto$alumacc.cc:474:replace_alu$847.C[7]
.sym 2639 DC$SB_IO_OUT
.sym 2640 $0\dc[0:0]
.sym 2641 $abc$4979$new_n400_
.sym 2642 $abc$4979$new_n231_
.sym 2643 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 2644 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 2645 $abc$4979$new_n393_
.sym 2646 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 2652 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 2654 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 2655 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 2656 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 2663 $abc$4979$new_n423_
.sym 2664 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 2665 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 2666 $abc$4979$sub$demo.v:424$177_Y[3]
.sym 2669 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2671 $abc$4979$new_n425_
.sym 2672 DC$SB_IO_OUT
.sym 2674 $0\dc[0:0]
.sym 2687 $auto$alumacc.cc:474:replace_alu$847.C[8]
.sym 2696 $abc$4979$sub$demo.v:424$177_Y[12]
.sym 2697 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2700 params_left[8]
.sym 2701 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2702 params_left[9]
.sym 2705 params_left[11]
.sym 2706 params_left[10]
.sym 2710 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2711 $PACKER_VCC_NET
.sym 2719 $PACKER_VCC_NET
.sym 2721 $abc$4979$sub$demo.v:424$177_Y[13]
.sym 2722 params_left[13]
.sym 2723 params_left[12]
.sym 2724 $auto$alumacc.cc:474:replace_alu$847.C[9]
.sym 2726 params_left[8]
.sym 2727 $PACKER_VCC_NET
.sym 2728 $auto$alumacc.cc:474:replace_alu$847.C[8]
.sym 2730 $auto$alumacc.cc:474:replace_alu$847.C[10]
.sym 2732 $PACKER_VCC_NET
.sym 2733 params_left[9]
.sym 2734 $auto$alumacc.cc:474:replace_alu$847.C[9]
.sym 2736 $auto$alumacc.cc:474:replace_alu$847.C[11]
.sym 2738 params_left[10]
.sym 2739 $PACKER_VCC_NET
.sym 2740 $auto$alumacc.cc:474:replace_alu$847.C[10]
.sym 2742 $auto$alumacc.cc:474:replace_alu$847.C[12]
.sym 2744 params_left[11]
.sym 2745 $PACKER_VCC_NET
.sym 2746 $auto$alumacc.cc:474:replace_alu$847.C[11]
.sym 2748 $auto$alumacc.cc:474:replace_alu$847.C[13]
.sym 2750 $PACKER_VCC_NET
.sym 2751 params_left[12]
.sym 2752 $auto$alumacc.cc:474:replace_alu$847.C[12]
.sym 2755 params_left[13]
.sym 2757 $PACKER_VCC_NET
.sym 2758 $auto$alumacc.cc:474:replace_alu$847.C[13]
.sym 2761 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2762 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2763 $abc$4979$sub$demo.v:424$177_Y[13]
.sym 2768 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2769 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2770 $abc$4979$sub$demo.v:424$177_Y[12]
.sym 2771 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 2775 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3335[1]_new_inv_
.sym 2776 $abc$4979$new_n536_
.sym 2777 $abc$4979$new_n398_
.sym 2778 state[2]
.sym 2779 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3748
.sym 2780 $abc$4979$new_n423_
.sym 2781 state[0]
.sym 2787 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 2793 DC$SB_IO_OUT
.sym 2798 $abc$4979$new_n400_
.sym 2800 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 2804 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 2806 $abc$4979$new_n393_
.sym 2807 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 2827 $abc$4979$sub$demo.v:424$177_Y[8]
.sym 2828 params_left[6]
.sym 2829 params_left[7]
.sym 2830 $abc$4979$sub$demo.v:424$177_Y[11]
.sym 2831 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 2832 params_left[11]
.sym 2833 params_left[13]
.sym 2834 $abc$4979$new_n238_
.sym 2835 params_left[3]
.sym 2836 $abc$4979$sub$demo.v:424$177_Y[9]
.sym 2837 $abc$4979$sub$demo.v:424$177_Y[10]
.sym 2838 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2839 $abc$4979$new_n239_
.sym 2840 params_left[4]
.sym 2842 params_left[12]
.sym 2844 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2845 $abc$4979$new_n240_
.sym 2847 params_left[9]
.sym 2851 params_left[8]
.sym 2853 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2854 $abc$4979$new_n241_
.sym 2857 params_left[10]
.sym 2860 $abc$4979$sub$demo.v:424$177_Y[8]
.sym 2861 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2866 params_left[3]
.sym 2867 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 2868 $abc$4979$new_n238_
.sym 2869 params_left[4]
.sym 2873 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2874 $abc$4979$sub$demo.v:424$177_Y[9]
.sym 2875 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 2878 params_left[8]
.sym 2879 params_left[7]
.sym 2880 params_left[10]
.sym 2881 params_left[13]
.sym 2884 params_left[12]
.sym 2885 params_left[6]
.sym 2886 params_left[9]
.sym 2887 params_left[11]
.sym 2890 $abc$4979$sub$demo.v:424$177_Y[11]
.sym 2892 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2897 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2899 $abc$4979$sub$demo.v:424$177_Y[10]
.sym 2903 $abc$4979$new_n240_
.sym 2904 $abc$4979$new_n239_
.sym 2905 $abc$4979$new_n241_
.sym 2906 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2907 CLK$SB_IO_IN_$glb_clk
.sym 2909 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 2910 $abc$4979$new_n420_
.sym 2911 $abc$4979$new_n434_
.sym 2912 $abc$4979$new_n414_
.sym 2913 $abc$4979$new_n422_
.sym 2914 $abc$4979$new_n537_
.sym 2915 $abc$4979$new_n421_
.sym 2916 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 2922 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 2925 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2926 state[0]
.sym 2928 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 2938 $0\scl[0:0]
.sym 2940 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 2943 state[0]
.sym 2962 $0\scl[0:0]
.sym 2963 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2964 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 2965 $abc$4979$sub$demo.v:424$177_Y[7]
.sym 2971 $abc$4979$sub$demo.v:424$177_Y[6]
.sym 2972 $abc$4979$sub$demo.v:424$177_Y[3]
.sym 2973 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 2976 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 2977 state[0]
.sym 2978 DC$SB_IO_OUT
.sym 2980 $0\dc[0:0]
.sym 2985 $abc$4979$procmux$679.B_AND_S[18]_new_
.sym 2986 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 2989 $abc$4979$new_n425_
.sym 2996 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 2998 $abc$4979$sub$demo.v:424$177_Y[3]
.sym 3001 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 3004 $abc$4979$sub$demo.v:424$177_Y[6]
.sym 3008 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 3010 $abc$4979$sub$demo.v:424$177_Y[7]
.sym 3014 $0\dc[0:0]
.sym 3016 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 3025 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 3026 $abc$4979$new_n425_
.sym 3027 $abc$4979$procmux$679.B_AND_S[18]_new_
.sym 3028 state[0]
.sym 3031 DC$SB_IO_OUT
.sym 3032 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 3033 state[0]
.sym 3037 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 3038 $0\scl[0:0]
.sym 3040 state[0]
.sym 3041 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4766
.sym 3042 CLK$SB_IO_IN_$glb_clk
.sym 3045 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802
.sym 3047 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 3048 $abc$4979$new_n437_
.sym 3049 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3742
.sym 3050 RST$SB_IO_OUT
.sym 3060 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 3061 $PACKER_VCC_NET
.sym 3065 $abc$4979$new_n420_
.sym 3075 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 3079 state[1]
.sym 3083 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[5]
.sym 3113 $0\scl[0:0]
.sym 3124 SCL$SB_IO_OUT
.sym 3130 SCL$SB_IO_OUT
.sym 3151 $0\scl[0:0]
.sym 3177 CLK$SB_IO_IN_$glb_clk
.sym 3180 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[7]
.sym 3181 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[4]
.sym 3182 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[1]
.sym 3183 $auto$alumacc.cc:474:replace_alu$816.C[1]
.sym 3186 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[6]
.sym 3191 $0\scl[0:0]
.sym 3192 RST$SB_IO_OUT
.sym 3194 state[1]
.sym 3199 SCL$SB_IO_OUT
.sym 3205 $PACKER_VCC_NET
.sym 3210 $abc$4979$new_n425_
.sym 3214 $PACKER_VCC_NET
.sym 3215 RST$SB_IO_OUT
.sym 3218 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[14]
.sym 3222 SCL$SB_IO_OUT
.sym 3241 $PACKER_VCC_NET
.sym 3249 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[7]
.sym 3250 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[4]
.sym 3251 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[1]
.sym 3252 $auto$alumacc.cc:474:replace_alu$816.C[1]
.sym 3253 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[3]
.sym 3255 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[6]
.sym 3257 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[2]
.sym 3258 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[5]
.sym 3264 $nextpnr_ICESTORM_LC_1$O
.sym 3267 $auto$alumacc.cc:474:replace_alu$816.C[1]
.sym 3270 $auto$alumacc.cc:474:replace_alu$816.C[2]
.sym 3272 $PACKER_VCC_NET
.sym 3273 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[1]
.sym 3276 $auto$alumacc.cc:474:replace_alu$816.C[3]
.sym 3279 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[2]
.sym 3282 $auto$alumacc.cc:474:replace_alu$816.C[4]
.sym 3285 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[3]
.sym 3288 $auto$alumacc.cc:474:replace_alu$816.C[5]
.sym 3291 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[4]
.sym 3294 $auto$alumacc.cc:474:replace_alu$816.C[6]
.sym 3296 $PACKER_VCC_NET
.sym 3297 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[5]
.sym 3300 $auto$alumacc.cc:474:replace_alu$816.C[7]
.sym 3302 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[6]
.sym 3306 $auto$alumacc.cc:474:replace_alu$816.C[8]
.sym 3309 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[7]
.sym 3314 delay[6]
.sym 3315 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[2]
.sym 3316 delay[1]
.sym 3317 delay[0]
.sym 3318 delay[4]
.sym 3319 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[3]
.sym 3320 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[11]
.sym 3321 $abc$4979$add$demo.v:240$142_Y[0]
.sym 3338 delay[7]
.sym 3339 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 3347 $abc$4979$add$demo.v:240$142_Y[4]
.sym 3355 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[15]
.sym 3362 $auto$alumacc.cc:474:replace_alu$816.C[8]
.sym 3370 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[9]
.sym 3378 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[13]
.sym 3379 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[8]
.sym 3380 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[10]
.sym 3382 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[12]
.sym 3385 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[14]
.sym 3389 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[11]
.sym 3392 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[15]
.sym 3398 $PACKER_VCC_NET
.sym 3399 $auto$alumacc.cc:474:replace_alu$816.C[9]
.sym 3401 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[8]
.sym 3402 $PACKER_VCC_NET
.sym 3405 $auto$alumacc.cc:474:replace_alu$816.C[10]
.sym 3408 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[9]
.sym 3411 $auto$alumacc.cc:474:replace_alu$816.C[11]
.sym 3414 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[10]
.sym 3417 $auto$alumacc.cc:474:replace_alu$816.C[12]
.sym 3419 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[11]
.sym 3423 $auto$alumacc.cc:474:replace_alu$816.C[13]
.sym 3426 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[12]
.sym 3429 $auto$alumacc.cc:474:replace_alu$816.C[14]
.sym 3431 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[13]
.sym 3435 $auto$alumacc.cc:474:replace_alu$816.C[15]
.sym 3438 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[14]
.sym 3441 $nextpnr_ICESTORM_LC_2$I3
.sym 3443 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[15]
.sym 3449 $abc$4979$new_n412_
.sym 3450 $abc$4979$new_n410_
.sym 3451 $abc$4979$new_n411_
.sym 3452 $abc$4979$new_n425_
.sym 3453 delay[2]
.sym 3454 delay[11]
.sym 3455 delay[7]
.sym 3456 delay[3]
.sym 3466 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[13]
.sym 3473 $abc$4979$add$demo.v:240$142_Y[6]
.sym 3475 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2777[0]_new_
.sym 3476 delay[11]
.sym 3477 delay[4]
.sym 3480 $abc$4979$add$demo.v:240$142_Y[11]
.sym 3487 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[13]
.sym 3497 $nextpnr_ICESTORM_LC_2$I3
.sym 3502 $abc$4979$auto$alumacc.cc:491:replace_alu$818[15]
.sym 3504 delay[5]
.sym 3505 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2777[0]_new_
.sym 3508 delay[10]
.sym 3513 delay[12]
.sym 3515 delay[9]
.sym 3517 delay[8]
.sym 3518 $abc$4979$new_n412_
.sym 3520 $abc$4979$auto$rtlil.cc:1835:ReduceAnd$820_new_
.sym 3527 $abc$4979$new_n410_
.sym 3528 $abc$4979$new_n411_
.sym 3538 $nextpnr_ICESTORM_LC_2$I3
.sym 3542 delay[5]
.sym 3547 $abc$4979$new_n410_
.sym 3548 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2777[0]_new_
.sym 3549 $abc$4979$new_n412_
.sym 3550 $abc$4979$new_n411_
.sym 3554 delay[9]
.sym 3561 delay[8]
.sym 3566 delay[10]
.sym 3571 $abc$4979$auto$alumacc.cc:491:replace_alu$818[15]
.sym 3573 $abc$4979$auto$rtlil.cc:1835:ReduceAnd$820_new_
.sym 3578 delay[12]
.sym 3586 $abc$4979$add$demo.v:240$142_Y[2]
.sym 3587 $abc$4979$add$demo.v:240$142_Y[3]
.sym 3588 $abc$4979$add$demo.v:240$142_Y[4]
.sym 3589 $abc$4979$add$demo.v:240$142_Y[5]
.sym 3590 $abc$4979$add$demo.v:240$142_Y[6]
.sym 3591 $abc$4979$add$demo.v:240$142_Y[7]
.sym 3610 $abc$4979$new_n425_
.sym 3640 $abc$4979$new_n425_
.sym 3651 delay[14]
.sym 3653 $abc$4979$add$demo.v:240$142_Y[8]
.sym 3654 $abc$4979$add$demo.v:240$142_Y[9]
.sym 3655 $abc$4979$add$demo.v:240$142_Y[10]
.sym 3657 $abc$4979$add$demo.v:240$142_Y[12]
.sym 3658 $abc$4979$add$demo.v:240$142_Y[5]
.sym 3678 delay[14]
.sym 3683 $abc$4979$new_n425_
.sym 3685 $abc$4979$add$demo.v:240$142_Y[5]
.sym 3688 $abc$4979$new_n425_
.sym 3691 $abc$4979$add$demo.v:240$142_Y[12]
.sym 3700 $abc$4979$new_n425_
.sym 3702 $abc$4979$add$demo.v:240$142_Y[9]
.sym 3706 $abc$4979$add$demo.v:240$142_Y[10]
.sym 3707 $abc$4979$new_n425_
.sym 3713 $abc$4979$add$demo.v:240$142_Y[8]
.sym 3714 $abc$4979$new_n425_
.sym 3716 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802_$glb_ce
.sym 3717 CLK$SB_IO_IN_$glb_clk
.sym 3719 $abc$4979$add$demo.v:240$142_Y[8]
.sym 3720 $abc$4979$add$demo.v:240$142_Y[9]
.sym 3721 $abc$4979$add$demo.v:240$142_Y[10]
.sym 3722 $abc$4979$add$demo.v:240$142_Y[11]
.sym 3723 $abc$4979$add$demo.v:240$142_Y[12]
.sym 3724 $abc$4979$add$demo.v:240$142_Y[13]
.sym 3725 $abc$4979$add$demo.v:240$142_Y[14]
.sym 3726 $abc$4979$add$demo.v:240$142_Y[15]
.sym 3783 delay[12]
.sym 3784 delay[13]
.sym 3786 delay[14]
.sym 3793 $abc$4979$add$demo.v:240$142_Y[13]
.sym 3794 $abc$4979$new_n425_
.sym 3801 delay[15]
.sym 3802 $abc$4979$add$demo.v:240$142_Y[14]
.sym 3803 $abc$4979$add$demo.v:240$142_Y[15]
.sym 3811 delay[14]
.sym 3812 delay[12]
.sym 3813 delay[13]
.sym 3814 delay[15]
.sym 3819 delay[15]
.sym 3831 $abc$4979$new_n425_
.sym 3832 $abc$4979$add$demo.v:240$142_Y[13]
.sym 3836 $abc$4979$new_n425_
.sym 3838 $abc$4979$add$demo.v:240$142_Y[15]
.sym 3843 $abc$4979$new_n425_
.sym 3844 $abc$4979$add$demo.v:240$142_Y[14]
.sym 3847 delay[13]
.sym 3851 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802_$glb_ce
.sym 3852 CLK$SB_IO_IN_$glb_clk
.sym 4260 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 4550 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4672 $PACKER_GND_NET
.sym 4676 state[4]
.sym 4688 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4694 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4696 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4700 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4701 $abc$4979$new_n246_
.sym 4702 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4703 $abc$4979$memory\num_params$rdmux[0][1][0]$b$1058[0]_new_
.sym 4706 $abc$4979$new_n255_
.sym 4708 $abc$4979$new_n258_
.sym 4710 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4714 $0\dc[0:0]
.sym 4718 $abc$4979$memory\num_params$rdmux[0][0][0]$b$1055[2]_new_inv_
.sym 4721 $abc$4979$new_n246_
.sym 4722 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4723 $abc$4979$memory\num_params$rdmux[0][1][0]$b$1058[0]_new_
.sym 4724 $0\dc[0:0]
.sym 4727 $0\dc[0:0]
.sym 4728 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4729 $abc$4979$memory\num_params$rdmux[0][0][0]$b$1055[2]_new_inv_
.sym 4730 $abc$4979$new_n258_
.sym 4733 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4734 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4735 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4736 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4739 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4740 $abc$4979$new_n246_
.sym 4741 $0\dc[0:0]
.sym 4742 $abc$4979$new_n255_
.sym 4745 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4746 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4747 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4748 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4751 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4752 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4753 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4757 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4758 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4759 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4760 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4763 $0\dc[0:0]
.sym 4764 $abc$4979$memory\num_params$rdmux[0][1][0]$b$1058[0]_new_
.sym 4765 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4766 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4782 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4790 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4799 state[3]
.sym 4805 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 4815 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4817 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4818 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4820 $0\dc[0:0]
.sym 4822 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 4825 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4826 state[5]
.sym 4832 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4833 $PACKER_GND_NET
.sym 4835 state[4]
.sym 4837 $abc$4979$new_n229_
.sym 4846 $PACKER_GND_NET
.sym 4856 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4857 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 4858 $0\dc[0:0]
.sym 4859 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 4862 state[4]
.sym 4863 state[5]
.sym 4874 $abc$4979$new_n229_
.sym 4875 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4876 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4887 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 4888 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 4889 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 4890 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 4891 CLK$SB_IO_IN_$glb_clk
.sym 4910 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 4917 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 4919 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 4920 state[0]
.sym 4921 $abc$4979$new_n434_
.sym 4927 $0\dc[0:0]
.sym 4937 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 4940 state[1]
.sym 4941 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 4945 $abc$4979$new_n231_
.sym 4946 state[2]
.sym 4949 state[0]
.sym 4951 $0\dc[0:0]
.sym 4959 state[3]
.sym 4961 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3748
.sym 4965 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 4968 $0\dc[0:0]
.sym 4973 state[2]
.sym 4974 state[3]
.sym 4976 $abc$4979$new_n231_
.sym 4979 state[3]
.sym 4980 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 4982 state[2]
.sym 4985 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 4986 state[0]
.sym 4988 state[1]
.sym 4991 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 4992 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 4994 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 4998 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 5000 $abc$4979$new_n231_
.sym 5004 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 5005 state[3]
.sym 5006 state[2]
.sym 5010 state[1]
.sym 5012 state[0]
.sym 5013 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3748
.sym 5014 CLK$SB_IO_IN_$glb_clk
.sym 5028 DC$SB_IO_OUT
.sym 5030 state[5]
.sym 5031 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 5032 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 5038 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 5057 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 5058 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3335[1]_new_inv_
.sym 5059 $abc$4979$new_n400_
.sym 5060 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 5061 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 5062 $abc$4979$new_n537_
.sym 5063 $abc$4979$new_n393_
.sym 5064 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 5065 DC$SB_IO_OUT
.sym 5066 $0\dc[0:0]
.sym 5067 state[1]
.sym 5068 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 5069 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 5070 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 5071 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 5072 state[0]
.sym 5073 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 5074 $0\scl[0:0]
.sym 5075 $abc$4979$new_n536_
.sym 5080 state[0]
.sym 5081 $abc$4979$new_n434_
.sym 5082 $0\scl[0:0]
.sym 5084 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 5086 $abc$4979$new_n432_
.sym 5090 state[0]
.sym 5091 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 5092 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 5093 state[1]
.sym 5096 $0\scl[0:0]
.sym 5097 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 5098 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 5099 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 5102 $0\scl[0:0]
.sym 5103 DC$SB_IO_OUT
.sym 5104 state[0]
.sym 5105 state[1]
.sym 5108 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 5109 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 5110 $0\scl[0:0]
.sym 5111 $abc$4979$new_n400_
.sym 5114 $abc$4979$new_n400_
.sym 5115 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3335[1]_new_inv_
.sym 5116 $abc$4979$new_n536_
.sym 5117 $abc$4979$new_n537_
.sym 5121 $0\dc[0:0]
.sym 5122 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 5123 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 5126 $abc$4979$new_n393_
.sym 5127 state[0]
.sym 5128 $abc$4979$new_n400_
.sym 5129 state[1]
.sym 5132 $abc$4979$new_n434_
.sym 5133 $abc$4979$new_n432_
.sym 5134 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3335[1]_new_inv_
.sym 5135 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 5136 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5147 state[2]
.sym 5151 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 5153 state[1]
.sym 5154 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 5156 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 5159 $abc$4979$new_n398_
.sym 5161 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 5170 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3748
.sym 5181 $abc$4979$new_n425_
.sym 5183 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5184 $abc$4979$new_n437_
.sym 5186 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 5187 state[0]
.sym 5188 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 5189 $abc$4979$new_n423_
.sym 5190 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 5191 $abc$4979$new_n414_
.sym 5192 $abc$4979$new_n400_
.sym 5193 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 5194 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 5199 $0\dc[0:0]
.sym 5202 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 5203 state[1]
.sym 5205 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 5207 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 5208 $abc$4979$new_n422_
.sym 5210 $abc$4979$new_n421_
.sym 5214 state[1]
.sym 5216 $abc$4979$new_n400_
.sym 5219 $abc$4979$new_n425_
.sym 5221 $abc$4979$new_n421_
.sym 5222 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 5225 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 5226 state[0]
.sym 5227 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 5228 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5231 $0\dc[0:0]
.sym 5232 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 5233 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 5237 $abc$4979$new_n423_
.sym 5238 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 5243 state[0]
.sym 5244 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 5245 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5246 $abc$4979$new_n414_
.sym 5250 $abc$4979$new_n422_
.sym 5251 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 5252 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 5255 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 5256 $abc$4979$new_n437_
.sym 5257 $abc$4979$new_n422_
.sym 5258 $abc$4979$new_n414_
.sym 5274 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 5282 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 5288 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 5305 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3742
.sym 5309 state[0]
.sym 5311 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 5312 $abc$4979$new_n393_
.sym 5313 $abc$4979$new_n434_
.sym 5317 state[1]
.sym 5330 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5333 RST$SB_IO_OUT
.sym 5343 state[0]
.sym 5344 state[1]
.sym 5345 $abc$4979$new_n393_
.sym 5354 state[1]
.sym 5355 $abc$4979$new_n393_
.sym 5361 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 5362 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5366 state[1]
.sym 5367 state[0]
.sym 5369 $abc$4979$new_n393_
.sym 5372 state[0]
.sym 5373 RST$SB_IO_OUT
.sym 5374 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5375 $abc$4979$new_n434_
.sym 5382 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3742
.sym 5383 CLK$SB_IO_IN_$glb_clk
.sym 5399 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3742
.sym 5426 delay[6]
.sym 5429 delay[0]
.sym 5436 delay[1]
.sym 5438 delay[4]
.sym 5454 delay[7]
.sym 5467 delay[7]
.sym 5472 delay[4]
.sym 5477 delay[1]
.sym 5486 delay[0]
.sym 5502 delay[6]
.sym 5540 delay[6]
.sym 5552 $abc$4979$new_n425_
.sym 5555 $PACKER_VCC_NET
.sym 5556 $abc$4979$add$demo.v:240$142_Y[0]
.sym 5559 delay[1]
.sym 5560 delay[0]
.sym 5561 delay[2]
.sym 5562 delay[11]
.sym 5564 delay[3]
.sym 5568 delay[0]
.sym 5569 $abc$4979$add$demo.v:240$142_Y[6]
.sym 5573 $abc$4979$add$demo.v:240$142_Y[4]
.sym 5584 $abc$4979$add$demo.v:240$142_Y[6]
.sym 5585 $abc$4979$new_n425_
.sym 5588 delay[2]
.sym 5594 delay[0]
.sym 5595 delay[1]
.sym 5597 $abc$4979$new_n425_
.sym 5600 $abc$4979$add$demo.v:240$142_Y[0]
.sym 5602 $abc$4979$new_n425_
.sym 5607 $abc$4979$new_n425_
.sym 5609 $abc$4979$add$demo.v:240$142_Y[4]
.sym 5613 delay[3]
.sym 5618 delay[11]
.sym 5625 $PACKER_VCC_NET
.sym 5626 delay[0]
.sym 5628 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802_$glb_ce
.sym 5629 CLK$SB_IO_IN_$glb_clk
.sym 5656 delay[1]
.sym 5658 delay[0]
.sym 5674 delay[1]
.sym 5675 delay[0]
.sym 5676 delay[2]
.sym 5677 delay[11]
.sym 5678 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 5679 $abc$4979$add$demo.v:240$142_Y[7]
.sym 5680 delay[6]
.sym 5682 $abc$4979$add$demo.v:240$142_Y[2]
.sym 5683 $abc$4979$add$demo.v:240$142_Y[3]
.sym 5684 delay[4]
.sym 5686 delay[7]
.sym 5687 delay[3]
.sym 5689 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5690 delay[5]
.sym 5694 $abc$4979$add$demo.v:240$142_Y[11]
.sym 5699 $abc$4979$new_n425_
.sym 5701 delay[9]
.sym 5702 delay[10]
.sym 5703 delay[8]
.sym 5705 delay[2]
.sym 5706 delay[10]
.sym 5707 delay[8]
.sym 5708 delay[11]
.sym 5711 delay[7]
.sym 5712 delay[5]
.sym 5713 delay[6]
.sym 5714 delay[9]
.sym 5717 delay[3]
.sym 5718 delay[4]
.sym 5719 delay[1]
.sym 5720 delay[0]
.sym 5723 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 5724 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 5729 $abc$4979$new_n425_
.sym 5730 $abc$4979$add$demo.v:240$142_Y[2]
.sym 5736 $abc$4979$new_n425_
.sym 5738 $abc$4979$add$demo.v:240$142_Y[11]
.sym 5741 $abc$4979$new_n425_
.sym 5742 $abc$4979$add$demo.v:240$142_Y[7]
.sym 5748 $abc$4979$new_n425_
.sym 5750 $abc$4979$add$demo.v:240$142_Y[3]
.sym 5751 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3802_$glb_ce
.sym 5752 CLK$SB_IO_IN_$glb_clk
.sym 5768 $PACKER_VCC_NET
.sym 5795 delay[4]
.sym 5797 delay[5]
.sym 5807 delay[2]
.sym 5809 delay[7]
.sym 5810 delay[3]
.sym 5812 delay[6]
.sym 5816 delay[1]
.sym 5818 delay[0]
.sym 5827 $nextpnr_ICESTORM_LC_6$O
.sym 5829 delay[0]
.sym 5833 $auto$alumacc.cc:474:replace_alu$829.C[2]
.sym 5836 delay[1]
.sym 5839 $auto$alumacc.cc:474:replace_alu$829.C[3]
.sym 5841 delay[2]
.sym 5843 $auto$alumacc.cc:474:replace_alu$829.C[2]
.sym 5845 $auto$alumacc.cc:474:replace_alu$829.C[4]
.sym 5847 delay[3]
.sym 5849 $auto$alumacc.cc:474:replace_alu$829.C[3]
.sym 5851 $auto$alumacc.cc:474:replace_alu$829.C[5]
.sym 5854 delay[4]
.sym 5855 $auto$alumacc.cc:474:replace_alu$829.C[4]
.sym 5857 $auto$alumacc.cc:474:replace_alu$829.C[6]
.sym 5859 delay[5]
.sym 5861 $auto$alumacc.cc:474:replace_alu$829.C[5]
.sym 5863 $auto$alumacc.cc:474:replace_alu$829.C[7]
.sym 5865 delay[6]
.sym 5867 $auto$alumacc.cc:474:replace_alu$829.C[6]
.sym 5869 $auto$alumacc.cc:474:replace_alu$829.C[8]
.sym 5872 delay[7]
.sym 5873 $auto$alumacc.cc:474:replace_alu$829.C[7]
.sym 5913 $auto$alumacc.cc:474:replace_alu$829.C[8]
.sym 5922 delay[13]
.sym 5923 delay[15]
.sym 5928 delay[11]
.sym 5932 delay[14]
.sym 5937 delay[12]
.sym 5941 delay[8]
.sym 5947 delay[9]
.sym 5948 delay[10]
.sym 5950 $auto$alumacc.cc:474:replace_alu$829.C[9]
.sym 5952 delay[8]
.sym 5954 $auto$alumacc.cc:474:replace_alu$829.C[8]
.sym 5956 $auto$alumacc.cc:474:replace_alu$829.C[10]
.sym 5958 delay[9]
.sym 5960 $auto$alumacc.cc:474:replace_alu$829.C[9]
.sym 5962 $auto$alumacc.cc:474:replace_alu$829.C[11]
.sym 5964 delay[10]
.sym 5966 $auto$alumacc.cc:474:replace_alu$829.C[10]
.sym 5968 $auto$alumacc.cc:474:replace_alu$829.C[12]
.sym 5971 delay[11]
.sym 5972 $auto$alumacc.cc:474:replace_alu$829.C[11]
.sym 5974 $auto$alumacc.cc:474:replace_alu$829.C[13]
.sym 5976 delay[12]
.sym 5978 $auto$alumacc.cc:474:replace_alu$829.C[12]
.sym 5980 $auto$alumacc.cc:474:replace_alu$829.C[14]
.sym 5982 delay[13]
.sym 5984 $auto$alumacc.cc:474:replace_alu$829.C[13]
.sym 5986 $auto$alumacc.cc:474:replace_alu$829.C[15]
.sym 5988 delay[14]
.sym 5990 $auto$alumacc.cc:474:replace_alu$829.C[14]
.sym 5993 delay[15]
.sym 5996 $auto$alumacc.cc:474:replace_alu$829.C[15]
.sym 6621 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4457
.sym 6664 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 6665 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 6666 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 6668 cmd_counter[1]
.sym 6669 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 6722 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 6766 cmd_counter[2]
.sym 6767 cmd_counter[3]
.sym 6768 cmd_counter[4]
.sym 6769 cmd_counter[0]
.sym 6771 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 6818 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 6820 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 6822 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 6866 $abc$4979$new_n237_
.sym 6867 state[5]
.sym 6868 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 6869 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 6870 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 6871 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 6872 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 6873 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 6913 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 6923 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 6924 cmd_counter[4]
.sym 6927 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 6931 $PACKER_VCC_NET
.sym 6968 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 6969 state[1]
.sym 6970 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 6971 state[3]
.sym 6972 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 6973 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 6974 $abc$4979$procmux$679.B_AND_S[37]_new_
.sym 6975 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[1]_new_
.sym 7007 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 7011 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 7012 state[4]
.sym 7013 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 7018 $PACKER_GND_NET
.sym 7023 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 7025 $abc$4979$auto$wreduce.cc:455:run$798[1]_new_inv_
.sym 7027 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 7029 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 7032 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 7070 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[2]_new_
.sym 7071 $abc$4979$auto$wreduce.cc:455:run$800[1]_new_inv_
.sym 7072 MOSI$SB_IO_OUT
.sym 7073 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 7074 $abc$4979$new_n531_
.sym 7075 $abc$4979$new_n307_
.sym 7076 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[6]_new_inv_
.sym 7077 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 7115 state[3]
.sym 7119 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 7121 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 7123 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 7128 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 7173 data[4]
.sym 7174 $abc$4979$new_n297_
.sym 7175 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 7176 $abc$4979$procmux$651.B_AND_S[4]_new_inv_
.sym 7215 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 7217 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 7218 state[0]
.sym 7219 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 7229 $abc$4979$shiftx$demo.v:309$156.buffer[0]_new_inv_
.sym 7275 $abc$4979$new_n484_
.sym 7276 pixel_data[4]
.sym 7278 pixel_data[14]
.sym 7279 pixel_data[6]
.sym 7281 pixel_data[12]
.sym 7331 $PACKER_VCC_NET
.sym 7376 $abc$4979$new_n487_
.sym 7377 $abc$4979$shiftx$demo.v:309$156.buffer[0]_new_inv_
.sym 7378 pixel_data[10]
.sym 7379 $abc$4979$techmap$shiftx$demo.v:309$156.$7\buffer[15:0][0]_new_inv_
.sym 7380 pixel_data[8]
.sym 7381 $abc$4979$new_n483_
.sym 7382 $abc$4979$new_n485_
.sym 7431 $abc$4979$new_n282_
.sym 7432 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 7433 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 7435 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 7436 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 7439 $0\pixel_data[15:0][1]
.sym 7478 $abc$4979$new_n540_
.sym 7479 $PACKER_VCC_NET
.sym 7480 pixel_data[2]
.sym 7481 $abc$4979$new_n486_
.sym 7482 $0\pixel_data[15:0][13]
.sym 7484 $abc$4979$techmap$shiftx$demo.v:309$156.$11\buffer[15:0][0]_new_
.sym 7485 pixel_data[0]
.sym 7522 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 7524 $0\pixel_bit_counter[3:0][1]
.sym 7527 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 7531 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 7533 $0\pixel_data[15:0][13]
.sym 7541 $abc$4979$new_n481_
.sym 7543 $PACKER_VCC_NET
.sym 7580 $abc$4979$new_n479_
.sym 7583 pixel_data[1]
.sym 7584 pixel_data[9]
.sym 7585 $abc$4979$new_n480_
.sym 7586 pixel_data[3]
.sym 7587 pixel_data[11]
.sym 7625 $0\pixel_bit_counter[3:0][1]
.sym 7634 $abc$4979$new_n539_
.sym 7682 pixel_data[7]
.sym 7683 pixel_data[15]
.sym 7684 pixel_data[5]
.sym 7685 pixel_data[13]
.sym 7686 $abc$4979$new_n481_
.sym 7688 $abc$4979$new_n539_
.sym 7727 $0\pixel_data[15:0][11]
.sym 8432 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 8438 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 8440 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 8530 $0\bit_counter[2:0][2]
.sym 8531 bit_counter[0]
.sym 8532 bit_counter[2]
.sym 8535 $0\bit_counter[2:0][0]
.sym 8554 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 8571 $PACKER_VCC_NET
.sym 8572 cmd_counter[3]
.sym 8573 cmd_counter[4]
.sym 8574 cmd_counter[0]
.sym 8579 cmd_counter[2]
.sym 8580 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4457
.sym 8599 cmd_counter[1]
.sym 8601 $nextpnr_ICESTORM_LC_5$O
.sym 8603 cmd_counter[0]
.sym 8607 $auto$alumacc.cc:474:replace_alu$838.C[2]
.sym 8609 $PACKER_VCC_NET
.sym 8610 cmd_counter[1]
.sym 8613 $auto$alumacc.cc:474:replace_alu$838.C[3]
.sym 8615 cmd_counter[2]
.sym 8616 $PACKER_VCC_NET
.sym 8617 $auto$alumacc.cc:474:replace_alu$838.C[2]
.sym 8619 $auto$alumacc.cc:474:replace_alu$838.C[4]
.sym 8621 $PACKER_VCC_NET
.sym 8622 cmd_counter[3]
.sym 8623 $auto$alumacc.cc:474:replace_alu$838.C[3]
.sym 8626 cmd_counter[4]
.sym 8628 $PACKER_VCC_NET
.sym 8629 $auto$alumacc.cc:474:replace_alu$838.C[4]
.sym 8641 cmd_counter[1]
.sym 8644 cmd_counter[1]
.sym 8646 cmd_counter[0]
.sym 8648 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4457
.sym 8649 CLK$SB_IO_IN_$glb_clk
.sym 8651 bit_counter[1]
.sym 8652 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 8653 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 8654 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3992
.sym 8656 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 8657 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4457
.sym 8658 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 8665 $PACKER_VCC_NET
.sym 8676 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 8683 state[0]
.sym 8684 cmd_counter[1]
.sym 8686 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 8694 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 8705 cmd_counter[0]
.sym 8706 cmd_counter[1]
.sym 8712 cmd_counter[4]
.sym 8715 $PACKER_VCC_NET
.sym 8718 cmd_counter[2]
.sym 8719 cmd_counter[3]
.sym 8724 $nextpnr_ICESTORM_LC_4$O
.sym 8727 cmd_counter[0]
.sym 8730 $auto$alumacc.cc:474:replace_alu$832.C[2]
.sym 8733 cmd_counter[1]
.sym 8736 $auto$alumacc.cc:474:replace_alu$832.C[3]
.sym 8738 cmd_counter[2]
.sym 8740 $auto$alumacc.cc:474:replace_alu$832.C[2]
.sym 8742 $auto$alumacc.cc:474:replace_alu$832.C[4]
.sym 8744 cmd_counter[3]
.sym 8746 $auto$alumacc.cc:474:replace_alu$832.C[3]
.sym 8749 cmd_counter[4]
.sym 8752 $auto$alumacc.cc:474:replace_alu$832.C[4]
.sym 8756 cmd_counter[0]
.sym 8757 $PACKER_VCC_NET
.sym 8767 $PACKER_VCC_NET
.sym 8770 cmd_counter[0]
.sym 8771 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 8772 CLK$SB_IO_IN_$glb_clk
.sym 8774 $0\bit_counter[2:0][1]
.sym 8775 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 8776 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 8777 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 8778 $abc$4979$new_n272_
.sym 8779 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1969[3]_new_inv_
.sym 8780 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[1]_new_
.sym 8781 $abc$4979$new_n277_
.sym 8786 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 8787 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4457
.sym 8790 $abc$4979$auto$wreduce.cc:455:run$798[1]_new_inv_
.sym 8792 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 8795 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 8798 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 8800 $PACKER_VCC_NET
.sym 8802 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 8803 cmd_counter[4]
.sym 8804 $abc$4979$new_n420_
.sym 8806 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 8808 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 8817 cmd_counter[2]
.sym 8818 cmd_counter[3]
.sym 8820 cmd_counter[0]
.sym 8821 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 8822 state[4]
.sym 8823 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8824 state[1]
.sym 8826 $PACKER_GND_NET
.sym 8827 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 8830 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 8831 $abc$4979$new_n237_
.sym 8835 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 8839 DC$SB_IO_OUT
.sym 8840 state[5]
.sym 8842 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 8843 state[0]
.sym 8844 cmd_counter[1]
.sym 8848 state[5]
.sym 8849 state[4]
.sym 8850 state[1]
.sym 8851 state[0]
.sym 8857 $PACKER_GND_NET
.sym 8860 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 8861 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8862 $abc$4979$new_n237_
.sym 8863 cmd_counter[0]
.sym 8868 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8869 $abc$4979$new_n237_
.sym 8872 $abc$4979$new_n237_
.sym 8873 cmd_counter[0]
.sym 8874 cmd_counter[1]
.sym 8875 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8878 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 8879 $abc$4979$new_n237_
.sym 8880 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8881 cmd_counter[2]
.sym 8884 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 8885 cmd_counter[3]
.sym 8886 $abc$4979$new_n237_
.sym 8887 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8890 DC$SB_IO_OUT
.sym 8893 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 8894 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 8898 $abc$4979$new_n388_
.sym 8899 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 8900 $abc$4979$new_n389_
.sym 8901 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 8902 $abc$4979$new_n391_
.sym 8903 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 8904 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 8918 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 8921 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 8922 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 8923 data[4]
.sym 8924 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 8925 $0\scl[0:0]
.sym 8926 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 8928 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 8930 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 8931 state[1]
.sym 8940 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 8942 state[2]
.sym 8943 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 8944 $abc$4979$procmux$679.B_AND_S[37]_new_
.sym 8945 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 8946 $abc$4979$new_n237_
.sym 8947 $abc$4979$auto$wreduce.cc:455:run$800[1]_new_inv_
.sym 8948 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 8949 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 8950 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 8951 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 8952 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 8954 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 8956 $abc$4979$auto$wreduce.cc:455:run$798[1]_new_inv_
.sym 8960 $abc$4979$new_n398_
.sym 8962 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 8963 cmd_counter[4]
.sym 8964 $abc$4979$new_n420_
.sym 8965 state[3]
.sym 8971 state[2]
.sym 8973 state[3]
.sym 8977 $abc$4979$new_n420_
.sym 8980 $abc$4979$procmux$679.B_AND_S[37]_new_
.sym 8983 state[3]
.sym 8985 state[2]
.sym 8986 $abc$4979$new_n237_
.sym 8989 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 8991 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 8992 $abc$4979$new_n398_
.sym 8995 state[2]
.sym 8998 $abc$4979$new_n237_
.sym 9001 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 9002 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 9003 $abc$4979$new_n237_
.sym 9004 cmd_counter[4]
.sym 9007 $abc$4979$auto$wreduce.cc:455:run$798[1]_new_inv_
.sym 9008 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 9009 $abc$4979$auto$wreduce.cc:455:run$800[1]_new_inv_
.sym 9010 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 9013 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 9014 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 9015 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 9016 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 9017 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3766
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9020 $abc$4979$shiftx$demo.v:328$160.buffer[0]_new_inv_
.sym 9021 $abc$4979$new_n494_
.sym 9022 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3760
.sym 9023 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[1]_new_inv_
.sym 9024 CS$SB_IO_OUT
.sym 9025 $abc$4979$new_n533_
.sym 9026 $abc$4979$procmux$651.B_AND_S[12]_new_
.sym 9027 $abc$4979$new_n294_
.sym 9044 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 9045 $0\bit_counter[2:0][1]
.sym 9048 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 9050 $0\pixel_bit_counter[3:0][1]
.sym 9051 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 9054 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 9061 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[2]_new_
.sym 9063 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 9064 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9065 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 9066 cmd_counter[4]
.sym 9067 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[6]_new_inv_
.sym 9068 state[0]
.sym 9070 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9071 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 9072 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 9073 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 9074 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 9075 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 9076 $0\pixel_bit_counter[3:0][1]
.sym 9077 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 9080 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 9082 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 9084 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 9085 $abc$4979$shiftx$demo.v:328$160.buffer[0]_new_inv_
.sym 9086 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 9090 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 9092 $abc$4979$shiftx$demo.v:309$156.buffer[0]_new_inv_
.sym 9094 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 9095 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 9096 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 9097 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 9100 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9101 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9102 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 9103 $0\pixel_bit_counter[3:0][1]
.sym 9106 $abc$4979$shiftx$demo.v:309$156.buffer[0]_new_inv_
.sym 9107 $abc$4979$shiftx$demo.v:328$160.buffer[0]_new_inv_
.sym 9108 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 9109 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 9112 state[0]
.sym 9113 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 9115 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 9118 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[2]_new_
.sym 9119 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 9120 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 9121 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 9124 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 9125 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[6]_new_inv_
.sym 9126 cmd_counter[4]
.sym 9130 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 9131 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 9132 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 9133 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 9137 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 9139 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 9140 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9143 $abc$4979$new_n346_
.sym 9144 data[0]
.sym 9145 data[6]
.sym 9146 $abc$4979$new_n495_
.sym 9147 data[5]
.sym 9148 $abc$4979$procmux$651.B_AND_S[5]_new_inv_
.sym 9149 $abc$4979$new_n377_
.sym 9150 data[2]
.sym 9168 MOSI$SB_IO_OUT
.sym 9170 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 9174 $0\pixel_data[15:0][10]
.sym 9178 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 9185 data[4]
.sym 9190 $abc$4979$procmux$651.B_AND_S[12]_new_
.sym 9196 $abc$4979$procmux$651.B_AND_S[4]_new_inv_
.sym 9197 $abc$4979$new_n307_
.sym 9199 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 9202 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 9204 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 9206 $0\pixel_data[15:0][12]
.sym 9208 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 9212 $0\pixel_data[15:0][14]
.sym 9224 $abc$4979$procmux$651.B_AND_S[12]_new_
.sym 9225 $abc$4979$procmux$651.B_AND_S[4]_new_inv_
.sym 9229 $abc$4979$new_n307_
.sym 9230 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 9231 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 9232 $0\pixel_data[15:0][14]
.sym 9238 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 9241 $0\pixel_data[15:0][12]
.sym 9242 data[4]
.sym 9243 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 9244 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 9263 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 9264 CLK$SB_IO_IN_$glb_clk
.sym 9266 $abc$4979$new_n351_
.sym 9267 $abc$4979$new_n384_
.sym 9268 $0\pixel_data[15:0][0]
.sym 9269 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 9270 $0\pixel_data[15:0][14]
.sym 9271 $abc$4979$new_n385_
.sym 9272 $0\pixel_data[15:0][12]
.sym 9273 $abc$4979$new_n383_
.sym 9288 $0\pixel_data[15:0][1]
.sym 9292 $PACKER_VCC_NET
.sym 9296 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 9298 $0\pixel_data[15:0][13]
.sym 9314 pixel_data[12]
.sym 9319 pixel_data[14]
.sym 9322 $0\pixel_bit_counter[3:0][1]
.sym 9335 $0\pixel_data[15:0][14]
.sym 9337 $0\pixel_data[15:0][12]
.sym 9346 pixel_data[12]
.sym 9348 pixel_data[14]
.sym 9349 $0\pixel_bit_counter[3:0][1]
.sym 9355 $0\pixel_data[15:0][12]
.sym 9365 $0\pixel_data[15:0][14]
.sym 9372 $0\pixel_data[15:0][14]
.sym 9382 $0\pixel_data[15:0][12]
.sym 9386 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032_$glb_ce
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9389 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[4]_new_inv_
.sym 9390 $abc$4979$new_n299_
.sym 9391 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[6]_new_
.sym 9392 $0\pixel_data[15:0][10]
.sym 9393 $abc$4979$memory\params$rdmux[0][2][0]$b$1325[6]_new_
.sym 9394 $abc$4979$new_n326_
.sym 9395 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[4]_new_inv_
.sym 9396 $abc$4979$new_n300_
.sym 9413 $0\pixel_data[15:0][0]
.sym 9418 param_counter[2]
.sym 9420 param_counter[3]
.sym 9422 param_counter[4]
.sym 9424 param_counter[5]
.sym 9430 $abc$4979$new_n487_
.sym 9432 $0\pixel_data[15:0][0]
.sym 9433 $abc$4979$techmap$shiftx$demo.v:309$156.$7\buffer[15:0][0]_new_inv_
.sym 9434 pixel_data[8]
.sym 9435 $abc$4979$new_n483_
.sym 9436 $abc$4979$techmap$shiftx$demo.v:309$156.$11\buffer[15:0][0]_new_
.sym 9437 $0\pixel_bit_counter[3:0][1]
.sym 9438 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9439 $abc$4979$new_n484_
.sym 9440 pixel_data[4]
.sym 9441 $abc$4979$new_n486_
.sym 9442 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9443 pixel_data[6]
.sym 9444 $abc$4979$new_n485_
.sym 9445 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9448 pixel_data[10]
.sym 9449 $0\pixel_data[15:0][10]
.sym 9456 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 9463 pixel_data[10]
.sym 9464 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9465 pixel_data[8]
.sym 9466 $0\pixel_bit_counter[3:0][1]
.sym 9469 $abc$4979$techmap$shiftx$demo.v:309$156.$7\buffer[15:0][0]_new_inv_
.sym 9471 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 9472 $abc$4979$techmap$shiftx$demo.v:309$156.$11\buffer[15:0][0]_new_
.sym 9476 $0\pixel_data[15:0][10]
.sym 9481 $abc$4979$new_n483_
.sym 9482 $abc$4979$new_n487_
.sym 9483 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9484 $abc$4979$new_n486_
.sym 9489 $0\pixel_data[15:0][0]
.sym 9493 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9494 $abc$4979$new_n484_
.sym 9495 $abc$4979$new_n485_
.sym 9496 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9500 pixel_data[4]
.sym 9501 pixel_data[6]
.sym 9502 $0\pixel_bit_counter[3:0][1]
.sym 9509 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032_$glb_ce
.sym 9510 CLK$SB_IO_IN_$glb_clk
.sym 9512 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 9513 $abc$4979$new_n313_
.sym 9514 $abc$4979$new_n356_
.sym 9515 $abc$4979$new_n318_
.sym 9516 $abc$4979$new_n290_
.sym 9517 $abc$4979$new_n285_
.sym 9518 $abc$4979$new_n319_
.sym 9519 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 9536 param_counter[6]
.sym 9538 $0\pixel_bit_counter[3:0][1]
.sym 9542 $0\pixel_bit_counter[3:0][1]
.sym 9543 param_counter[1]
.sym 9547 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 9553 $abc$4979$new_n479_
.sym 9554 $abc$4979$new_n299_
.sym 9555 pixel_data[2]
.sym 9558 $abc$4979$new_n480_
.sym 9559 $0\pixel_bit_counter[3:0][1]
.sym 9560 pixel_data[0]
.sym 9562 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9563 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9564 $0\pixel_data[15:0][10]
.sym 9566 $abc$4979$new_n282_
.sym 9567 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9568 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9569 $abc$4979$new_n481_
.sym 9573 $0\pixel_data[15:0][0]
.sym 9577 $abc$4979$new_n540_
.sym 9578 $abc$4979$new_n313_
.sym 9581 $abc$4979$new_n539_
.sym 9586 $abc$4979$new_n479_
.sym 9587 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9588 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9589 $abc$4979$new_n480_
.sym 9600 $0\pixel_data[15:0][10]
.sym 9604 pixel_data[0]
.sym 9605 pixel_data[2]
.sym 9606 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 9607 $0\pixel_bit_counter[3:0][1]
.sym 9610 $abc$4979$new_n313_
.sym 9611 $abc$4979$new_n299_
.sym 9612 $abc$4979$new_n282_
.sym 9622 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 9623 $abc$4979$new_n539_
.sym 9624 $abc$4979$new_n481_
.sym 9625 $abc$4979$new_n540_
.sym 9629 $0\pixel_data[15:0][0]
.sym 9632 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032_$glb_ce
.sym 9633 CLK$SB_IO_IN_$glb_clk
.sym 9637 param_counter[2]
.sym 9638 param_counter[3]
.sym 9639 param_counter[4]
.sym 9640 param_counter[5]
.sym 9641 param_counter[6]
.sym 9642 param_counter[0]
.sym 9661 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 9662 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 9682 $0\pixel_data[15:0][11]
.sym 9684 $0\pixel_data[15:0][1]
.sym 9688 pixel_data[9]
.sym 9698 $0\pixel_bit_counter[3:0][1]
.sym 9699 pixel_data[11]
.sym 9702 $0\pixel_bit_counter[3:0][1]
.sym 9703 pixel_data[1]
.sym 9706 pixel_data[3]
.sym 9710 pixel_data[3]
.sym 9711 pixel_data[1]
.sym 9712 $0\pixel_bit_counter[3:0][1]
.sym 9729 $0\pixel_data[15:0][1]
.sym 9736 $0\pixel_data[15:0][1]
.sym 9739 pixel_data[11]
.sym 9740 $0\pixel_bit_counter[3:0][1]
.sym 9741 pixel_data[9]
.sym 9747 $0\pixel_data[15:0][11]
.sym 9752 $0\pixel_data[15:0][11]
.sym 9755 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032_$glb_ce
.sym 9756 CLK$SB_IO_IN_$glb_clk
.sym 9758 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4594
.sym 9761 param_counter[1]
.sym 9762 $abc$4979$new_n342_
.sym 9763 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 9765 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 9770 $abc$4979$new_n282_
.sym 9784 $0\pixel_data[15:0][15]
.sym 9801 pixel_data[5]
.sym 9807 $0\pixel_data[15:0][13]
.sym 9810 $0\pixel_data[15:0][15]
.sym 9814 $0\pixel_bit_counter[3:0][1]
.sym 9816 pixel_data[15]
.sym 9818 pixel_data[13]
.sym 9823 pixel_data[7]
.sym 9834 $0\pixel_data[15:0][15]
.sym 9841 $0\pixel_data[15:0][15]
.sym 9847 $0\pixel_data[15:0][13]
.sym 9850 $0\pixel_data[15:0][13]
.sym 9856 $0\pixel_bit_counter[3:0][1]
.sym 9857 pixel_data[15]
.sym 9859 pixel_data[13]
.sym 9868 pixel_data[5]
.sym 9869 pixel_data[7]
.sym 9870 $0\pixel_bit_counter[3:0][1]
.sym 9878 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032_$glb_ce
.sym 9879 CLK$SB_IO_IN_$glb_clk
.sym 10547 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 10636 $0\pixel_bit_counter[3:0][0]
.sym 10637 pixel_bit_counter[0]
.sym 10639 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 10663 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 10677 bit_counter[1]
.sym 10679 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 10680 bit_counter[0]
.sym 10681 bit_counter[2]
.sym 10684 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 10685 $PACKER_VCC_NET
.sym 10709 $nextpnr_ICESTORM_LC_0$O
.sym 10711 bit_counter[0]
.sym 10715 $auto$alumacc.cc:474:replace_alu$844.C[2]
.sym 10717 bit_counter[1]
.sym 10718 $PACKER_VCC_NET
.sym 10722 bit_counter[2]
.sym 10723 $PACKER_VCC_NET
.sym 10725 $auto$alumacc.cc:474:replace_alu$844.C[2]
.sym 10731 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 10735 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 10752 bit_counter[0]
.sym 10754 $PACKER_VCC_NET
.sym 10761 $0\pixel_bit_counter[3:0][2]
.sym 10762 $0\pixel_bit_counter[3:0][3]
.sym 10763 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 10764 $abc$4979$auto$wreduce.cc:455:run$798[1]_new_inv_
.sym 10765 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 10766 pixel_bit_counter[3]
.sym 10774 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 10781 $PACKER_VCC_NET
.sym 10785 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 10790 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 10802 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 10805 cmd_counter[0]
.sym 10808 $0\bit_counter[2:0][1]
.sym 10809 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 10810 $0\bit_counter[2:0][2]
.sym 10815 $0\bit_counter[2:0][0]
.sym 10817 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 10818 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 10823 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 10831 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 10834 $0\bit_counter[2:0][1]
.sym 10839 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 10840 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 10847 $0\bit_counter[2:0][0]
.sym 10853 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 10854 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 10865 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 10866 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 10871 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 10872 cmd_counter[0]
.sym 10875 $0\bit_counter[2:0][2]
.sym 10879 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10882 pixel_bit_counter[1]
.sym 10883 $0\pixel_bit_counter[3:0][1]
.sym 10884 $abc$4979$auto$wreduce.cc:455:run$800[3]_new_inv_
.sym 10885 $abc$4979$new_n333_
.sym 10886 $abc$4979$new_n270_
.sym 10887 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4367
.sym 10888 $abc$4979$auto$wreduce.cc:455:run$798[3]_new_inv_
.sym 10889 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 10912 $PACKER_VCC_NET
.sym 10913 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 10914 $0\bit_counter[2:0][1]
.sym 10917 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 10925 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 10926 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 10928 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 10929 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 10931 bit_counter[1]
.sym 10934 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3992
.sym 10935 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 10942 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 10944 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 10950 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 10954 $abc$4979$new_n277_
.sym 10959 bit_counter[1]
.sym 10964 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 10965 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 10968 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 10969 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 10971 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 10974 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 10976 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 10977 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 10980 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 10983 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 10986 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 10987 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 10988 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 10989 $abc$4979$new_n277_
.sym 10992 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 10995 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 10998 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 10999 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11000 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11002 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3992
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11005 $abc$4979$procmux$654_Y[7]_new_inv_
.sym 11006 $abc$4979$procmux$651.B_AND_S[11]_new_
.sym 11007 data[7]
.sym 11008 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 11009 $abc$4979$new_n262_
.sym 11010 data[3]
.sym 11011 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[3]_new_inv_
.sym 11012 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 11017 $0\bit_counter[2:0][1]
.sym 11026 $0\pixel_bit_counter[3:0][1]
.sym 11027 DC$SB_IO_OUT
.sym 11029 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 11031 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 11035 $abc$4979$new_n495_
.sym 11039 $abc$4979$new_n388_
.sym 11048 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 11049 state[3]
.sym 11050 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 11051 $abc$4979$new_n391_
.sym 11052 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 11059 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 11064 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11065 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 11066 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 11067 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11068 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11069 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 11073 $abc$4979$new_n389_
.sym 11076 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11079 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 11080 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11081 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 11082 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11085 $abc$4979$new_n391_
.sym 11086 $abc$4979$new_n389_
.sym 11087 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 11088 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11093 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 11094 state[3]
.sym 11097 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11098 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11099 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11100 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 11103 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 11104 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11105 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11106 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 11109 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11110 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 11111 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11112 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 11115 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11117 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 11122 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 11124 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11128 $abc$4979$new_n544_
.sym 11130 $abc$4979$procmux$651.B_AND_S[3]_new_
.sym 11131 $abc$4979$new_n529_
.sym 11132 $abc$4979$procmux$651.B_AND_S[9]_new_
.sym 11133 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 11134 $abc$4979$techmap$shiftx$demo.v:328$160.$4\buffer[7:0][1]_new_inv_
.sym 11135 $abc$4979$procmux$651.B_AND_S[13]_new_
.sym 11140 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11142 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 11146 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 11150 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 11152 CS$SB_IO_OUT
.sym 11153 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 11154 param_counter[1]
.sym 11156 param_counter[0]
.sym 11158 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11159 $0\pixel_data[15:0][11]
.sym 11163 param_counter[0]
.sym 11169 $0\scl[0:0]
.sym 11170 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 11171 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3760
.sym 11172 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11174 $abc$4979$new_n533_
.sym 11175 data[4]
.sym 11176 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 11177 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 11178 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 11179 data[6]
.sym 11180 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 11182 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11184 data[2]
.sym 11186 $0\bit_counter[2:0][1]
.sym 11187 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 11188 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 11190 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 11191 $abc$4979$techmap$shiftx$demo.v:328$160.$4\buffer[7:0][1]_new_inv_
.sym 11192 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[1]_new_
.sym 11194 $abc$4979$new_n494_
.sym 11195 $abc$4979$new_n495_
.sym 11196 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 11197 CS$SB_IO_OUT
.sym 11198 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 11199 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11202 $abc$4979$new_n494_
.sym 11203 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 11204 $abc$4979$techmap$shiftx$demo.v:328$160.$4\buffer[7:0][1]_new_inv_
.sym 11205 $abc$4979$new_n495_
.sym 11208 $0\bit_counter[2:0][1]
.sym 11209 data[2]
.sym 11210 data[6]
.sym 11211 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 11214 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 11217 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 11220 $abc$4979$new_n533_
.sym 11222 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[1]_new_
.sym 11223 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 11226 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 11227 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 11228 $0\scl[0:0]
.sym 11229 CS$SB_IO_OUT
.sym 11232 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 11233 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 11234 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 11235 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 11238 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 11239 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 11240 data[4]
.sym 11241 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 11244 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 11245 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 11246 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 11248 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3760
.sym 11249 CLK$SB_IO_IN_$glb_clk
.sym 11251 $0\pixel_data[15:0][1]
.sym 11252 data[1]
.sym 11254 $abc$4979$new_n328_
.sym 11255 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[0]_new_
.sym 11256 $abc$4979$new_n329_
.sym 11258 $abc$4979$procmux$651.B_AND_S[1]_new_inv_
.sym 11279 param_counter[6]
.sym 11292 $abc$4979$new_n346_
.sym 11294 $abc$4979$new_n297_
.sym 11295 $abc$4979$new_n529_
.sym 11296 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 11297 $abc$4979$procmux$651.B_AND_S[5]_new_inv_
.sym 11299 $abc$4979$new_n294_
.sym 11300 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 11301 data[4]
.sym 11302 $0\pixel_data[15:0][0]
.sym 11304 data[5]
.sym 11305 $0\bit_counter[2:0][1]
.sym 11306 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 11307 $abc$4979$procmux$651.B_AND_S[13]_new_
.sym 11309 data[0]
.sym 11310 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 11311 $abc$4979$new_n388_
.sym 11312 $0\pixel_data[15:0][13]
.sym 11314 $abc$4979$new_n377_
.sym 11317 data[0]
.sym 11318 data[6]
.sym 11320 $abc$4979$new_n531_
.sym 11322 $0\pixel_data[15:0][10]
.sym 11325 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 11326 $0\pixel_data[15:0][10]
.sym 11328 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 11331 $abc$4979$new_n294_
.sym 11332 data[0]
.sym 11333 $abc$4979$new_n388_
.sym 11334 $abc$4979$new_n377_
.sym 11338 data[6]
.sym 11339 $abc$4979$new_n297_
.sym 11340 $abc$4979$new_n294_
.sym 11343 data[0]
.sym 11344 data[4]
.sym 11345 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 11346 $0\bit_counter[2:0][1]
.sym 11349 $abc$4979$procmux$651.B_AND_S[13]_new_
.sym 11350 $abc$4979$procmux$651.B_AND_S[5]_new_inv_
.sym 11355 data[5]
.sym 11356 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 11357 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 11358 $0\pixel_data[15:0][13]
.sym 11362 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 11363 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 11364 $0\pixel_data[15:0][0]
.sym 11367 $abc$4979$new_n529_
.sym 11368 $abc$4979$new_n346_
.sym 11369 $abc$4979$new_n531_
.sym 11371 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11374 $abc$4979$new_n370_
.sym 11375 $abc$4979$new_n354_
.sym 11376 $abc$4979$new_n371_
.sym 11377 $abc$4979$new_n386_
.sym 11378 $abc$4979$new_n379_
.sym 11379 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[0]_new_
.sym 11380 $abc$4979$new_n380_
.sym 11381 $abc$4979$new_n372_
.sym 11386 $0\scl[0:0]
.sym 11392 param_counter[2]
.sym 11395 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 11403 $PACKER_VCC_NET
.sym 11408 $abc$4979$new_n285_
.sym 11416 $abc$4979$new_n384_
.sym 11417 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 11418 param_counter[1]
.sym 11423 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[4]_new_inv_
.sym 11424 $abc$4979$new_n299_
.sym 11425 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[6]_new_
.sym 11426 $abc$4979$new_n328_
.sym 11428 $abc$4979$new_n385_
.sym 11429 param_counter[6]
.sym 11430 $abc$4979$new_n383_
.sym 11432 param_counter[2]
.sym 11433 param_counter[0]
.sym 11434 $abc$4979$new_n386_
.sym 11438 param_counter[5]
.sym 11442 param_counter[3]
.sym 11443 $abc$4979$new_n379_
.sym 11444 param_counter[4]
.sym 11448 param_counter[0]
.sym 11449 param_counter[1]
.sym 11450 param_counter[4]
.sym 11451 param_counter[2]
.sym 11454 param_counter[1]
.sym 11455 param_counter[0]
.sym 11456 param_counter[2]
.sym 11457 param_counter[3]
.sym 11460 $abc$4979$new_n383_
.sym 11461 $abc$4979$new_n379_
.sym 11462 $abc$4979$new_n385_
.sym 11463 param_counter[6]
.sym 11466 param_counter[1]
.sym 11467 param_counter[0]
.sym 11472 $abc$4979$new_n299_
.sym 11473 param_counter[6]
.sym 11475 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[6]_new_
.sym 11478 $abc$4979$new_n386_
.sym 11479 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 11480 param_counter[5]
.sym 11481 param_counter[4]
.sym 11485 param_counter[6]
.sym 11486 $abc$4979$new_n328_
.sym 11487 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[4]_new_inv_
.sym 11490 param_counter[6]
.sym 11491 $abc$4979$new_n299_
.sym 11492 $abc$4979$new_n384_
.sym 11493 param_counter[4]
.sym 11497 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[1]_new_inv_
.sym 11498 $abc$4979$new_n350_
.sym 11499 $abc$4979$memory\params$rdmux[0][2][1]$a$1327[1]_new_inv_
.sym 11500 $abc$4979$new_n353_
.sym 11501 $abc$4979$memory\params$rdmux[0][3][3]$a$1345[1]_new_
.sym 11502 $abc$4979$new_n327_
.sym 11503 $abc$4979$new_n349_
.sym 11504 $abc$4979$new_n348_
.sym 11510 param_counter[6]
.sym 11511 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 11512 param_counter[1]
.sym 11517 param_counter[6]
.sym 11522 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 11524 $abc$4979$new_n314_
.sym 11525 param_counter[2]
.sym 11526 $abc$4979$new_n302_
.sym 11527 param_counter[3]
.sym 11529 param_counter[4]
.sym 11531 param_counter[5]
.sym 11538 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 11542 $abc$4979$new_n290_
.sym 11544 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[4]_new_inv_
.sym 11545 $abc$4979$new_n300_
.sym 11548 $abc$4979$new_n314_
.sym 11549 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 11550 $abc$4979$new_n302_
.sym 11551 param_counter[2]
.sym 11553 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 11554 param_counter[4]
.sym 11556 param_counter[5]
.sym 11557 param_counter[1]
.sym 11558 $abc$4979$memory\params$rdmux[0][2][0]$b$1325[6]_new_
.sym 11559 $abc$4979$new_n327_
.sym 11561 param_counter[0]
.sym 11562 param_counter[4]
.sym 11564 param_counter[5]
.sym 11566 param_counter[6]
.sym 11567 $abc$4979$new_n326_
.sym 11568 param_counter[3]
.sym 11569 $abc$4979$new_n348_
.sym 11571 param_counter[5]
.sym 11572 $abc$4979$new_n327_
.sym 11573 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[4]_new_inv_
.sym 11574 $abc$4979$new_n314_
.sym 11577 param_counter[6]
.sym 11578 param_counter[4]
.sym 11579 $abc$4979$new_n300_
.sym 11580 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 11583 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 11584 param_counter[4]
.sym 11585 $abc$4979$memory\params$rdmux[0][2][0]$b$1325[6]_new_
.sym 11586 param_counter[5]
.sym 11589 param_counter[0]
.sym 11591 $abc$4979$new_n300_
.sym 11592 $abc$4979$new_n348_
.sym 11595 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 11596 param_counter[3]
.sym 11598 param_counter[0]
.sym 11601 param_counter[1]
.sym 11602 $abc$4979$new_n290_
.sym 11603 param_counter[0]
.sym 11604 param_counter[2]
.sym 11607 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 11608 param_counter[3]
.sym 11609 $abc$4979$new_n326_
.sym 11613 $abc$4979$new_n302_
.sym 11615 param_counter[6]
.sym 11616 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 11620 $abc$4979$new_n357_
.sym 11621 $abc$4979$new_n284_
.sym 11622 $0\pixel_data[15:0][15]
.sym 11623 $abc$4979$new_n286_
.sym 11624 $abc$4979$new_n317_
.sym 11625 $abc$4979$new_n288_
.sym 11626 $abc$4979$new_n289_
.sym 11627 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[7]_new_
.sym 11640 MOSI$SB_IO_OUT
.sym 11645 param_counter[6]
.sym 11646 $0\pixel_data[15:0][11]
.sym 11647 param_counter[0]
.sym 11650 param_counter[1]
.sym 11655 $abc$4979$new_n300_
.sym 11663 param_counter[2]
.sym 11665 param_counter[4]
.sym 11666 param_counter[5]
.sym 11667 param_counter[6]
.sym 11668 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 11672 param_counter[3]
.sym 11676 param_counter[0]
.sym 11680 $abc$4979$new_n318_
.sym 11683 $abc$4979$new_n319_
.sym 11685 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 11686 $abc$4979$new_n314_
.sym 11689 $abc$4979$new_n317_
.sym 11691 param_counter[1]
.sym 11694 param_counter[0]
.sym 11695 param_counter[1]
.sym 11696 param_counter[3]
.sym 11700 $abc$4979$new_n318_
.sym 11701 $abc$4979$new_n314_
.sym 11702 $abc$4979$new_n317_
.sym 11703 param_counter[6]
.sym 11706 param_counter[0]
.sym 11707 param_counter[1]
.sym 11708 param_counter[3]
.sym 11709 param_counter[5]
.sym 11713 $abc$4979$new_n319_
.sym 11714 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 11715 param_counter[4]
.sym 11718 param_counter[4]
.sym 11720 param_counter[3]
.sym 11725 param_counter[4]
.sym 11727 param_counter[3]
.sym 11730 param_counter[3]
.sym 11731 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 11733 param_counter[5]
.sym 11736 param_counter[1]
.sym 11737 param_counter[2]
.sym 11743 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 11744 $abc$4979$new_n314_
.sym 11745 $abc$4979$new_n302_
.sym 11746 $abc$4979$new_n315_
.sym 11747 $abc$4979$new_n282_
.sym 11748 $abc$4979$memory\params$rdmux[0][2][2]$a$1330[7]_new_inv_
.sym 11749 $abc$4979$new_n344_
.sym 11750 $0\pixel_data[15:0][11]
.sym 11766 $0\pixel_data[15:0][15]
.sym 11771 param_counter[6]
.sym 11787 param_counter[3]
.sym 11794 param_counter[2]
.sym 11795 param_counter[1]
.sym 11799 param_counter[0]
.sym 11804 param_counter[4]
.sym 11805 param_counter[5]
.sym 11806 param_counter[6]
.sym 11809 $PACKER_VCC_NET
.sym 11811 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 11816 $nextpnr_ICESTORM_LC_3$O
.sym 11819 param_counter[0]
.sym 11822 $auto$alumacc.cc:474:replace_alu$835.C[2]
.sym 11824 param_counter[1]
.sym 11828 $auto$alumacc.cc:474:replace_alu$835.C[3]
.sym 11830 param_counter[2]
.sym 11832 $auto$alumacc.cc:474:replace_alu$835.C[2]
.sym 11834 $auto$alumacc.cc:474:replace_alu$835.C[4]
.sym 11837 param_counter[3]
.sym 11838 $auto$alumacc.cc:474:replace_alu$835.C[3]
.sym 11840 $auto$alumacc.cc:474:replace_alu$835.C[5]
.sym 11843 param_counter[4]
.sym 11844 $auto$alumacc.cc:474:replace_alu$835.C[4]
.sym 11846 $auto$alumacc.cc:474:replace_alu$835.C[6]
.sym 11849 param_counter[5]
.sym 11850 $auto$alumacc.cc:474:replace_alu$835.C[5]
.sym 11855 param_counter[6]
.sym 11856 $auto$alumacc.cc:474:replace_alu$835.C[6]
.sym 11860 $PACKER_VCC_NET
.sym 11862 param_counter[0]
.sym 11863 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 11864 CLK$SB_IO_IN_$glb_clk
.sym 11866 $abc$4979$new_n341_
.sym 11867 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[3]_new_
.sym 11868 $abc$4979$new_n339_
.sym 11869 $abc$4979$new_n337_
.sym 11870 $abc$4979$new_n338_
.sym 11872 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[3]_new_
.sym 11873 $abc$4979$new_n340_
.sym 11898 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4594
.sym 11909 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4594
.sym 11910 param_counter[1]
.sym 11911 param_counter[4]
.sym 11912 param_counter[5]
.sym 11914 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 11917 param_counter[2]
.sym 11918 param_counter[3]
.sym 11922 param_counter[0]
.sym 11925 $abc$4979$new_n300_
.sym 11930 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 11940 param_counter[0]
.sym 11943 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 11958 param_counter[1]
.sym 11964 param_counter[0]
.sym 11965 param_counter[1]
.sym 11966 param_counter[4]
.sym 11967 param_counter[2]
.sym 11970 param_counter[1]
.sym 11971 param_counter[0]
.sym 11972 param_counter[2]
.sym 11973 param_counter[3]
.sym 11982 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 11983 $abc$4979$new_n300_
.sym 11984 param_counter[5]
.sym 11985 param_counter[0]
.sym 11986 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4594
.sym 11987 CLK$SB_IO_IN_$glb_clk
.sym 12348 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 12474 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 12770 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 12789 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 12791 $PACKER_VCC_NET
.sym 12797 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 12802 $0\pixel_bit_counter[3:0][0]
.sym 12803 pixel_bit_counter[0]
.sym 12820 pixel_bit_counter[0]
.sym 12822 $PACKER_VCC_NET
.sym 12827 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 12840 $0\pixel_bit_counter[3:0][0]
.sym 12865 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 12866 CLK$SB_IO_IN_$glb_clk
.sym 12873 pixel_bit_counter[2]
.sym 12883 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 12892 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 12895 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 12896 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 12899 $0\pixel_bit_counter[3:0][1]
.sym 12909 pixel_bit_counter[1]
.sym 12910 pixel_bit_counter[0]
.sym 12911 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 12920 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 12924 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 12927 $0\pixel_bit_counter[3:0][2]
.sym 12928 $0\pixel_bit_counter[3:0][3]
.sym 12933 $0\bit_counter[2:0][1]
.sym 12935 $PACKER_VCC_NET
.sym 12937 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 12938 pixel_bit_counter[2]
.sym 12940 pixel_bit_counter[3]
.sym 12941 $nextpnr_ICESTORM_LC_7$O
.sym 12943 pixel_bit_counter[0]
.sym 12947 $auto$alumacc.cc:474:replace_alu$841.C[2]
.sym 12949 pixel_bit_counter[1]
.sym 12950 $PACKER_VCC_NET
.sym 12953 $auto$alumacc.cc:474:replace_alu$841.C[3]
.sym 12955 $PACKER_VCC_NET
.sym 12956 pixel_bit_counter[2]
.sym 12957 $auto$alumacc.cc:474:replace_alu$841.C[2]
.sym 12961 pixel_bit_counter[3]
.sym 12962 $PACKER_VCC_NET
.sym 12963 $auto$alumacc.cc:474:replace_alu$841.C[3]
.sym 12969 $0\pixel_bit_counter[3:0][3]
.sym 12972 $0\bit_counter[2:0][1]
.sym 12973 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 12975 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 12978 $0\pixel_bit_counter[3:0][2]
.sym 12986 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 12988 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 13017 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4367
.sym 13019 $0\pixel_data[15:0][15]
.sym 13025 $0\pixel_bit_counter[3:0][1]
.sym 13032 $0\bit_counter[2:0][1]
.sym 13034 $abc$4979$auto$wreduce.cc:455:run$800[3]_new_inv_
.sym 13035 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 13036 $abc$4979$new_n272_
.sym 13037 DC$SB_IO_OUT
.sym 13038 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 13040 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 13041 $0\pixel_bit_counter[3:0][1]
.sym 13042 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 13043 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4367
.sym 13044 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 13046 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[1]_new_
.sym 13050 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 13052 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 13054 $abc$4979$auto$wreduce.cc:455:run$798[3]_new_inv_
.sym 13055 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 13056 pixel_bit_counter[1]
.sym 13058 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 13060 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13061 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 13067 $0\pixel_bit_counter[3:0][1]
.sym 13073 pixel_bit_counter[1]
.sym 13077 $0\pixel_bit_counter[3:0][1]
.sym 13078 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 13079 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 13080 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 13083 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 13084 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 13085 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 13089 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 13090 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[1]_new_
.sym 13091 $abc$4979$new_n272_
.sym 13092 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 13096 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 13098 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 13101 $0\bit_counter[2:0][1]
.sym 13102 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 13104 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 13107 DC$SB_IO_OUT
.sym 13108 $abc$4979$auto$wreduce.cc:455:run$800[3]_new_inv_
.sym 13109 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13110 $abc$4979$auto$wreduce.cc:455:run$798[3]_new_inv_
.sym 13111 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4367
.sym 13112 CLK$SB_IO_IN_$glb_clk
.sym 13119 $abc$4979$procmux$651.B_AND_S[7]_new_
.sym 13155 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 13157 data[7]
.sym 13158 $abc$4979$new_n333_
.sym 13159 $abc$4979$new_n270_
.sym 13160 data[3]
.sym 13161 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[3]_new_inv_
.sym 13162 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 13163 $abc$4979$procmux$654_Y[7]_new_inv_
.sym 13165 $abc$4979$procmux$651.B_AND_S[3]_new_
.sym 13166 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 13167 $abc$4979$new_n262_
.sym 13168 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 13169 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 13170 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13172 $abc$4979$procmux$651.B_AND_S[11]_new_
.sym 13173 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 13174 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 13175 $abc$4979$new_n272_
.sym 13176 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1969[3]_new_inv_
.sym 13178 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 13184 $abc$4979$procmux$651.B_AND_S[7]_new_
.sym 13188 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 13189 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 13190 data[7]
.sym 13191 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1969[3]_new_inv_
.sym 13194 data[3]
.sym 13195 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[3]_new_inv_
.sym 13196 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 13197 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13200 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13202 $abc$4979$procmux$651.B_AND_S[7]_new_
.sym 13203 $abc$4979$procmux$654_Y[7]_new_inv_
.sym 13207 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 13208 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1969[3]_new_inv_
.sym 13209 $abc$4979$new_n270_
.sym 13212 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 13213 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 13214 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 13218 $abc$4979$procmux$651.B_AND_S[11]_new_
.sym 13220 $abc$4979$procmux$651.B_AND_S[3]_new_
.sym 13224 $abc$4979$new_n272_
.sym 13225 $abc$4979$new_n333_
.sym 13226 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 13227 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 13232 $abc$4979$new_n262_
.sym 13233 $abc$4979$new_n270_
.sym 13234 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13254 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 13271 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13279 $0\bit_counter[2:0][1]
.sym 13280 data[7]
.sym 13281 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 13286 $abc$4979$new_n544_
.sym 13287 data[1]
.sym 13288 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 13289 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[1]_new_inv_
.sym 13291 data[3]
.sym 13293 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 13296 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 13297 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13298 data[5]
.sym 13306 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13307 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 13308 $0\pixel_data[15:0][11]
.sym 13309 data[2]
.sym 13311 data[1]
.sym 13312 $0\bit_counter[2:0][1]
.sym 13313 data[5]
.sym 13314 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 13323 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 13324 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13325 data[3]
.sym 13326 $0\pixel_data[15:0][11]
.sym 13329 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13330 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 13331 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 13332 data[2]
.sym 13335 data[1]
.sym 13336 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 13337 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[1]_new_inv_
.sym 13338 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13341 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13342 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 13347 data[7]
.sym 13348 $0\bit_counter[2:0][1]
.sym 13349 data[3]
.sym 13350 $abc$4979$new_n544_
.sym 13353 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 13354 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 13355 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 13356 data[5]
.sym 13374 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 13387 $0\pixel_bit_counter[3:0][1]
.sym 13388 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 13389 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 13401 $abc$4979$new_n370_
.sym 13402 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13403 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 13405 $abc$4979$procmux$651.B_AND_S[9]_new_
.sym 13406 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 13407 param_counter[1]
.sym 13408 $abc$4979$procmux$651.B_AND_S[1]_new_inv_
.sym 13409 param_counter[0]
.sym 13410 param_counter[2]
.sym 13411 param_counter[4]
.sym 13412 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13413 $abc$4979$new_n302_
.sym 13414 $abc$4979$new_n329_
.sym 13417 $0\pixel_data[15:0][1]
.sym 13420 $abc$4979$new_n328_
.sym 13422 param_counter[6]
.sym 13426 data[1]
.sym 13434 $abc$4979$new_n370_
.sym 13437 $abc$4979$new_n328_
.sym 13441 $abc$4979$procmux$651.B_AND_S[9]_new_
.sym 13442 $abc$4979$procmux$651.B_AND_S[1]_new_inv_
.sym 13452 param_counter[6]
.sym 13453 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13454 param_counter[4]
.sym 13455 $abc$4979$new_n329_
.sym 13458 param_counter[2]
.sym 13460 param_counter[1]
.sym 13461 param_counter[0]
.sym 13464 $abc$4979$new_n302_
.sym 13465 param_counter[1]
.sym 13466 param_counter[0]
.sym 13467 param_counter[2]
.sym 13476 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 13477 data[1]
.sym 13478 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 13479 $0\pixel_data[15:0][1]
.sym 13480 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13499 param_counter[4]
.sym 13501 $abc$4979$new_n302_
.sym 13511 $0\pixel_data[15:0][15]
.sym 13517 $0\pixel_bit_counter[3:0][1]
.sym 13524 $abc$4979$new_n351_
.sym 13525 $abc$4979$new_n350_
.sym 13527 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 13528 param_counter[6]
.sym 13529 param_counter[0]
.sym 13532 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[1]_new_inv_
.sym 13533 $abc$4979$new_n354_
.sym 13534 $abc$4979$new_n371_
.sym 13535 param_counter[1]
.sym 13536 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[0]_new_
.sym 13537 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[0]_new_
.sym 13540 param_counter[2]
.sym 13541 $abc$4979$new_n302_
.sym 13542 param_counter[3]
.sym 13543 $abc$4979$new_n285_
.sym 13545 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13546 param_counter[5]
.sym 13547 $abc$4979$new_n372_
.sym 13548 param_counter[2]
.sym 13552 param_counter[4]
.sym 13553 $abc$4979$new_n326_
.sym 13554 $abc$4979$new_n380_
.sym 13557 param_counter[5]
.sym 13558 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[1]_new_inv_
.sym 13559 param_counter[6]
.sym 13560 $abc$4979$new_n371_
.sym 13563 $abc$4979$new_n302_
.sym 13564 param_counter[1]
.sym 13565 param_counter[0]
.sym 13566 param_counter[2]
.sym 13569 $abc$4979$new_n326_
.sym 13570 $abc$4979$new_n350_
.sym 13572 $abc$4979$new_n372_
.sym 13575 param_counter[2]
.sym 13576 $abc$4979$new_n351_
.sym 13577 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13578 param_counter[3]
.sym 13581 param_counter[5]
.sym 13582 $abc$4979$new_n372_
.sym 13583 $abc$4979$new_n354_
.sym 13584 $abc$4979$new_n380_
.sym 13589 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 13590 param_counter[2]
.sym 13593 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[0]_new_
.sym 13594 param_counter[4]
.sym 13595 param_counter[3]
.sym 13596 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[0]_new_
.sym 13599 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13601 $abc$4979$new_n285_
.sym 13602 param_counter[2]
.sym 13627 CS$SB_IO_OUT
.sym 13648 $abc$4979$new_n284_
.sym 13649 $abc$4979$memory\params$rdmux[0][2][1]$a$1327[1]_new_inv_
.sym 13651 $abc$4979$memory\params$rdmux[0][3][3]$a$1345[1]_new_
.sym 13652 $abc$4979$new_n327_
.sym 13655 $abc$4979$new_n357_
.sym 13656 $abc$4979$new_n354_
.sym 13658 $abc$4979$new_n353_
.sym 13660 $abc$4979$new_n288_
.sym 13661 $abc$4979$new_n349_
.sym 13663 $abc$4979$new_n351_
.sym 13664 param_counter[4]
.sym 13665 param_counter[1]
.sym 13666 param_counter[5]
.sym 13667 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13668 param_counter[2]
.sym 13671 $abc$4979$new_n339_
.sym 13672 $abc$4979$new_n350_
.sym 13673 $abc$4979$new_n356_
.sym 13674 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 13675 $abc$4979$new_n290_
.sym 13676 param_counter[6]
.sym 13678 param_counter[0]
.sym 13680 $abc$4979$memory\params$rdmux[0][2][1]$a$1327[1]_new_inv_
.sym 13681 param_counter[4]
.sym 13682 $abc$4979$memory\params$rdmux[0][3][3]$a$1345[1]_new_
.sym 13683 $abc$4979$new_n327_
.sym 13686 param_counter[5]
.sym 13687 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 13688 param_counter[4]
.sym 13689 $abc$4979$new_n288_
.sym 13693 $abc$4979$new_n339_
.sym 13695 $abc$4979$new_n357_
.sym 13698 $abc$4979$new_n357_
.sym 13699 $abc$4979$memory\params$rdmux[0][3][3]$a$1345[1]_new_
.sym 13700 $abc$4979$new_n356_
.sym 13701 $abc$4979$new_n354_
.sym 13704 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13705 param_counter[2]
.sym 13710 param_counter[2]
.sym 13711 param_counter[0]
.sym 13712 $abc$4979$new_n290_
.sym 13713 param_counter[1]
.sym 13716 $abc$4979$new_n351_
.sym 13717 $abc$4979$new_n284_
.sym 13718 $abc$4979$new_n350_
.sym 13723 param_counter[6]
.sym 13724 $abc$4979$new_n349_
.sym 13725 $abc$4979$new_n353_
.sym 13757 $abc$4979$new_n339_
.sym 13770 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13774 $abc$4979$new_n290_
.sym 13775 $abc$4979$new_n285_
.sym 13777 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[7]_new_
.sym 13782 $abc$4979$new_n282_
.sym 13783 $abc$4979$new_n288_
.sym 13784 $abc$4979$new_n289_
.sym 13788 param_counter[2]
.sym 13789 param_counter[3]
.sym 13791 param_counter[5]
.sym 13793 param_counter[1]
.sym 13795 $abc$4979$new_n284_
.sym 13796 param_counter[2]
.sym 13797 $abc$4979$new_n286_
.sym 13798 param_counter[4]
.sym 13799 param_counter[5]
.sym 13800 param_counter[6]
.sym 13801 param_counter[0]
.sym 13804 param_counter[3]
.sym 13805 param_counter[0]
.sym 13806 param_counter[2]
.sym 13809 $abc$4979$new_n285_
.sym 13810 param_counter[0]
.sym 13811 param_counter[1]
.sym 13812 param_counter[2]
.sym 13815 $abc$4979$new_n286_
.sym 13816 $abc$4979$new_n282_
.sym 13817 $abc$4979$new_n284_
.sym 13818 $abc$4979$new_n289_
.sym 13821 param_counter[5]
.sym 13822 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13823 param_counter[4]
.sym 13824 $abc$4979$new_n288_
.sym 13827 param_counter[0]
.sym 13828 param_counter[2]
.sym 13829 $abc$4979$new_n286_
.sym 13830 $abc$4979$new_n285_
.sym 13833 param_counter[3]
.sym 13835 param_counter[2]
.sym 13839 param_counter[5]
.sym 13840 param_counter[6]
.sym 13841 $abc$4979$new_n290_
.sym 13842 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[7]_new_
.sym 13845 param_counter[2]
.sym 13847 param_counter[1]
.sym 13848 param_counter[0]
.sym 13896 param_counter[3]
.sym 13897 param_counter[4]
.sym 13899 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[3]_new_
.sym 13900 param_counter[0]
.sym 13903 param_counter[2]
.sym 13904 param_counter[3]
.sym 13906 $abc$4979$memory\params$rdmux[0][2][2]$a$1330[7]_new_inv_
.sym 13907 param_counter[6]
.sym 13908 param_counter[0]
.sym 13909 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13911 $abc$4979$new_n302_
.sym 13912 $abc$4979$new_n315_
.sym 13920 param_counter[1]
.sym 13922 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 13923 $abc$4979$new_n344_
.sym 13928 param_counter[1]
.sym 13929 param_counter[0]
.sym 13932 $abc$4979$new_n315_
.sym 13933 param_counter[4]
.sym 13934 param_counter[3]
.sym 13935 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 13938 param_counter[4]
.sym 13940 param_counter[3]
.sym 13944 param_counter[2]
.sym 13945 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 13947 $abc$4979$new_n302_
.sym 13950 param_counter[4]
.sym 13951 param_counter[6]
.sym 13952 $abc$4979$memory\params$rdmux[0][2][2]$a$1330[7]_new_inv_
.sym 13956 param_counter[0]
.sym 13957 param_counter[1]
.sym 13959 param_counter[3]
.sym 13962 param_counter[0]
.sym 13963 $abc$4979$new_n315_
.sym 13964 param_counter[4]
.sym 13965 param_counter[6]
.sym 13968 param_counter[6]
.sym 13970 $abc$4979$new_n344_
.sym 13971 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[3]_new_
.sym 14017 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[3]_new_
.sym 14018 $abc$4979$new_n302_
.sym 14019 $abc$4979$new_n337_
.sym 14020 $abc$4979$new_n338_
.sym 14025 $abc$4979$new_n314_
.sym 14026 $abc$4979$new_n339_
.sym 14027 param_counter[1]
.sym 14028 $abc$4979$new_n342_
.sym 14036 param_counter[4]
.sym 14037 param_counter[5]
.sym 14039 param_counter[0]
.sym 14040 $abc$4979$new_n341_
.sym 14042 param_counter[2]
.sym 14043 param_counter[3]
.sym 14045 param_counter[5]
.sym 14047 $abc$4979$new_n340_
.sym 14049 param_counter[3]
.sym 14050 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[3]_new_
.sym 14051 param_counter[5]
.sym 14052 $abc$4979$new_n342_
.sym 14055 param_counter[2]
.sym 14057 param_counter[0]
.sym 14058 param_counter[1]
.sym 14061 param_counter[3]
.sym 14062 param_counter[0]
.sym 14063 param_counter[1]
.sym 14064 param_counter[2]
.sym 14067 $abc$4979$new_n339_
.sym 14068 $abc$4979$new_n340_
.sym 14069 param_counter[5]
.sym 14070 $abc$4979$new_n338_
.sym 14073 param_counter[1]
.sym 14074 param_counter[2]
.sym 14075 $abc$4979$new_n302_
.sym 14076 param_counter[0]
.sym 14086 $abc$4979$new_n341_
.sym 14087 $abc$4979$new_n314_
.sym 14088 $abc$4979$new_n337_
.sym 14091 param_counter[2]
.sym 14092 param_counter[4]
.sym 14093 param_counter[0]
.sym 14094 param_counter[3]
.sym 15024 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 15084 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 15266 data[7]
.sym 15272 $0\pixel_data[15:0][15]
.sym 15280 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 15292 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 15327 $0\pixel_data[15:0][15]
.sym 15328 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 15329 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 15330 data[7]
.sym 20078 MOSI$SB_IO_OUT
.sym 21640 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 21851 CS$SB_IO_OUT
.sym 27396 CS$SB_IO_OUT
.sym 27429 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 27449 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 27460 CS$SB_IO_OUT
.sym 27482 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27532 MOSI$SB_IO_OUT
.sym 27778 $abc$4979$procmux$634.B_AND_S[15]_new_
.sym 27779 params_left[0]
.sym 27780 params_left[1]
.sym 27781 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27782 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27783 $abc$4979$sub$demo.v:424$177_Y[4]
.sym 27784 $abc$4979$procmux$634.B_AND_S[18]_new_
.sym 27791 params_left[0]
.sym 27793 $PACKER_VCC_NET
.sym 27794 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27795 $abc$4979$sub$demo.v:424$177_Y[5]
.sym 27798 $abc$4979$new_n258_
.sym 27799 $abc$4979$new_n257_
.sym 27800 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27801 $abc$4979$sub$demo.v:424$177_Y[0]
.sym 27802 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27803 $abc$4979$sub$demo.v:424$177_Y[2]
.sym 27804 $abc$4979$procmux$634.B_AND_S[16]_new_
.sym 27806 params_left[0]
.sym 27807 params_left[1]
.sym 27808 params_left[2]
.sym 27809 params_left[5]
.sym 27811 params_left[0]
.sym 27815 params_left[1]
.sym 27816 $PACKER_VCC_NET
.sym 27819 params_left[2]
.sym 27820 $PACKER_VCC_NET
.sym 27821 $auto$alumacc.cc:474:replace_alu$847.C[2]
.sym 27823 params_left[3]
.sym 27824 $PACKER_VCC_NET
.sym 27825 $auto$alumacc.cc:474:replace_alu$847.C[3]
.sym 27827 params_left[4]
.sym 27828 $PACKER_VCC_NET
.sym 27829 $auto$alumacc.cc:474:replace_alu$847.C[4]
.sym 27831 params_left[5]
.sym 27832 $PACKER_VCC_NET
.sym 27833 $auto$alumacc.cc:474:replace_alu$847.C[5]
.sym 27835 params_left[6]
.sym 27836 $PACKER_VCC_NET
.sym 27837 $auto$alumacc.cc:474:replace_alu$847.C[6]
.sym 27839 params_left[7]
.sym 27840 $PACKER_VCC_NET
.sym 27841 $auto$alumacc.cc:474:replace_alu$847.C[7]
.sym 27843 params_left[8]
.sym 27844 $PACKER_VCC_NET
.sym 27845 $auto$alumacc.cc:474:replace_alu$847.C[8]
.sym 27847 params_left[9]
.sym 27848 $PACKER_VCC_NET
.sym 27849 $auto$alumacc.cc:474:replace_alu$847.C[9]
.sym 27851 params_left[10]
.sym 27852 $PACKER_VCC_NET
.sym 27853 $auto$alumacc.cc:474:replace_alu$847.C[10]
.sym 27855 params_left[11]
.sym 27856 $PACKER_VCC_NET
.sym 27857 $auto$alumacc.cc:474:replace_alu$847.C[11]
.sym 27859 params_left[12]
.sym 27860 $PACKER_VCC_NET
.sym 27861 $auto$alumacc.cc:474:replace_alu$847.C[12]
.sym 27863 params_left[13]
.sym 27864 $PACKER_VCC_NET
.sym 27865 $auto$alumacc.cc:474:replace_alu$847.C[13]
.sym 27866 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27867 $abc$4979$sub$demo.v:424$177_Y[13]
.sym 27868 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 27870 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27871 $abc$4979$sub$demo.v:424$177_Y[12]
.sym 27872 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 27874 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27875 $abc$4979$sub$demo.v:424$177_Y[8]
.sym 27878 params_left[3]
.sym 27879 params_left[4]
.sym 27880 $abc$4979$new_n238_
.sym 27881 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 27882 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27883 $abc$4979$sub$demo.v:424$177_Y[9]
.sym 27884 $abc$4979$procmux$634.B_AND_S[27]_new_
.sym 27886 params_left[7]
.sym 27887 params_left[8]
.sym 27888 params_left[10]
.sym 27889 params_left[13]
.sym 27890 params_left[6]
.sym 27891 params_left[9]
.sym 27892 params_left[11]
.sym 27893 params_left[12]
.sym 27894 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27895 $abc$4979$sub$demo.v:424$177_Y[11]
.sym 27898 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27899 $abc$4979$sub$demo.v:424$177_Y[10]
.sym 27902 $abc$4979$new_n239_
.sym 27903 $abc$4979$new_n240_
.sym 27904 $abc$4979$new_n241_
.sym 27906 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27907 $abc$4979$sub$demo.v:424$177_Y[3]
.sym 27910 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27911 $abc$4979$sub$demo.v:424$177_Y[6]
.sym 27914 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 27915 $abc$4979$sub$demo.v:424$177_Y[7]
.sym 27918 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 27919 $0\dc[0:0]
.sym 27926 state[0]
.sym 27927 $abc$4979$new_n425_
.sym 27928 $abc$4979$procmux$679.B_AND_S[18]_new_
.sym 27929 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 27930 DC$SB_IO_OUT
.sym 27931 state[0]
.sym 27932 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 27934 $0\scl[0:0]
.sym 27935 state[0]
.sym 27936 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 27938 SCL$SB_IO_OUT
.sym 27950 $0\scl[0:0]
.sym 27971 $auto$alumacc.cc:474:replace_alu$816.C[1]
.sym 27975 $PACKER_VCC_NET
.sym 27976 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[1]
.sym 27980 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[2]
.sym 27984 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[3]
.sym 27988 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[4]
.sym 27991 $PACKER_VCC_NET
.sym 27992 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[5]
.sym 27996 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[6]
.sym 28000 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[7]
.sym 28003 $PACKER_VCC_NET
.sym 28004 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[8]
.sym 28008 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[9]
.sym 28012 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[10]
.sym 28016 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[11]
.sym 28020 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[12]
.sym 28024 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[13]
.sym 28028 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[14]
.sym 28032 $abc$4979$auto$alumacc.cc:474:replace_alu$816.BB[15]
.sym 28037 $nextpnr_ICESTORM_LC_2$I3
.sym 28038 delay[5]
.sym 28042 $abc$4979$new_n410_
.sym 28043 $abc$4979$new_n411_
.sym 28044 $abc$4979$new_n412_
.sym 28045 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2777[0]_new_
.sym 28046 delay[9]
.sym 28050 delay[8]
.sym 28054 delay[10]
.sym 28058 $abc$4979$auto$rtlil.cc:1835:ReduceAnd$820_new_
.sym 28059 $abc$4979$auto$alumacc.cc:491:replace_alu$818[15]
.sym 28062 delay[12]
.sym 28070 delay[14]
.sym 28074 $abc$4979$new_n425_
.sym 28075 $abc$4979$add$demo.v:240$142_Y[5]
.sym 28078 $abc$4979$new_n425_
.sym 28079 $abc$4979$add$demo.v:240$142_Y[12]
.sym 28086 $abc$4979$new_n425_
.sym 28087 $abc$4979$add$demo.v:240$142_Y[9]
.sym 28090 $abc$4979$new_n425_
.sym 28091 $abc$4979$add$demo.v:240$142_Y[10]
.sym 28094 $abc$4979$new_n425_
.sym 28095 $abc$4979$add$demo.v:240$142_Y[8]
.sym 28102 delay[12]
.sym 28103 delay[13]
.sym 28104 delay[14]
.sym 28105 delay[15]
.sym 28106 delay[15]
.sym 28114 $abc$4979$new_n425_
.sym 28115 $abc$4979$add$demo.v:240$142_Y[13]
.sym 28118 $abc$4979$new_n425_
.sym 28119 $abc$4979$add$demo.v:240$142_Y[15]
.sym 28122 $abc$4979$new_n425_
.sym 28123 $abc$4979$add$demo.v:240$142_Y[14]
.sym 28126 delay[13]
.sym 28290 $abc$4979$memory\num_params$rdmux[0][1][0]$b$1058[0]_new_
.sym 28291 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 28292 $0\dc[0:0]
.sym 28293 $abc$4979$new_n246_
.sym 28294 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 28295 $abc$4979$new_n258_
.sym 28296 $abc$4979$memory\num_params$rdmux[0][0][0]$b$1055[2]_new_inv_
.sym 28297 $0\dc[0:0]
.sym 28298 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28299 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 28300 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 28301 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28302 $abc$4979$new_n246_
.sym 28303 $abc$4979$new_n255_
.sym 28304 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 28305 $0\dc[0:0]
.sym 28306 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28307 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28308 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 28309 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 28310 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28311 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 28312 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28314 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28315 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 28316 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28317 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 28318 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28319 $abc$4979$memory\num_params$rdmux[0][1][0]$b$1058[0]_new_
.sym 28320 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 28321 $0\dc[0:0]
.sym 28322 $PACKER_GND_NET
.sym 28330 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28331 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28332 $0\dc[0:0]
.sym 28333 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 28334 state[4]
.sym 28335 state[5]
.sym 28342 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 28343 $abc$4979$new_n229_
.sym 28344 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 28350 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28351 $abc$4979$memory\num_params$rdmux[0][2][1]$a$1066[1]_new_
.sym 28352 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 28354 $0\dc[0:0]
.sym 28358 state[2]
.sym 28359 $abc$4979$new_n231_
.sym 28360 state[3]
.sym 28362 state[2]
.sym 28363 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 28364 state[3]
.sym 28366 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 28367 state[0]
.sym 28368 state[1]
.sym 28370 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 28371 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28372 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 28374 $abc$4979$new_n231_
.sym 28375 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28378 state[2]
.sym 28379 state[3]
.sym 28380 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 28382 state[0]
.sym 28383 state[1]
.sym 28386 state[1]
.sym 28387 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28388 state[0]
.sym 28389 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2254[2]_new_inv_
.sym 28390 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 28391 $0\scl[0:0]
.sym 28392 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 28393 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 28394 DC$SB_IO_OUT
.sym 28395 $0\scl[0:0]
.sym 28396 state[1]
.sym 28397 state[0]
.sym 28398 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2353[0]_new_inv_
.sym 28399 $abc$4979$new_n400_
.sym 28400 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 28401 $0\scl[0:0]
.sym 28402 $abc$4979$new_n400_
.sym 28403 $abc$4979$new_n536_
.sym 28404 $abc$4979$new_n537_
.sym 28405 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3335[1]_new_inv_
.sym 28406 $0\dc[0:0]
.sym 28407 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 28408 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 28410 $abc$4979$new_n400_
.sym 28411 $abc$4979$new_n393_
.sym 28412 state[0]
.sym 28413 state[1]
.sym 28414 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 28415 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3335[1]_new_inv_
.sym 28416 $abc$4979$new_n432_
.sym 28417 $abc$4979$new_n434_
.sym 28418 state[1]
.sym 28419 $abc$4979$new_n400_
.sym 28422 $abc$4979$new_n425_
.sym 28423 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3312[1]_new_
.sym 28424 $abc$4979$new_n421_
.sym 28426 state[0]
.sym 28427 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 28428 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 28429 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 28430 $0\dc[0:0]
.sym 28431 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 28432 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 28434 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 28435 $abc$4979$new_n423_
.sym 28438 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 28439 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 28440 state[0]
.sym 28441 $abc$4979$new_n414_
.sym 28442 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 28443 $abc$4979$auto$simplemap.cc:256:simplemap_eqne$2685_new_inv_
.sym 28444 $abc$4979$new_n422_
.sym 28446 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 28447 $abc$4979$new_n422_
.sym 28448 $abc$4979$new_n437_
.sym 28449 $abc$4979$new_n414_
.sym 28454 state[1]
.sym 28455 state[0]
.sym 28456 $abc$4979$new_n393_
.sym 28462 $abc$4979$new_n393_
.sym 28463 state[1]
.sym 28466 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 28467 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 28470 state[0]
.sym 28471 state[1]
.sym 28472 $abc$4979$new_n393_
.sym 28474 state[0]
.sym 28475 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 28476 RST$SB_IO_OUT
.sym 28477 $abc$4979$new_n434_
.sym 28486 delay[7]
.sym 28490 delay[4]
.sym 28494 delay[1]
.sym 28498 delay[0]
.sym 28510 delay[6]
.sym 28514 $abc$4979$new_n425_
.sym 28515 $abc$4979$add$demo.v:240$142_Y[6]
.sym 28518 delay[2]
.sym 28522 delay[1]
.sym 28523 delay[0]
.sym 28524 $abc$4979$new_n425_
.sym 28526 $abc$4979$new_n425_
.sym 28527 $abc$4979$add$demo.v:240$142_Y[0]
.sym 28530 $abc$4979$new_n425_
.sym 28531 $abc$4979$add$demo.v:240$142_Y[4]
.sym 28534 delay[3]
.sym 28538 delay[11]
.sym 28543 $PACKER_VCC_NET
.sym 28544 delay[0]
.sym 28546 delay[11]
.sym 28547 delay[2]
.sym 28548 delay[10]
.sym 28549 delay[8]
.sym 28550 delay[6]
.sym 28551 delay[7]
.sym 28552 delay[9]
.sym 28553 delay[5]
.sym 28554 delay[0]
.sym 28555 delay[3]
.sym 28556 delay[4]
.sym 28557 delay[1]
.sym 28558 $abc$4979$auto$rtlil.cc:1836:ReduceOr$828_new_inv_
.sym 28559 $abc$4979$auto$opt_reduce.cc:132:opt_mux$791_new_
.sym 28562 $abc$4979$new_n425_
.sym 28563 $abc$4979$add$demo.v:240$142_Y[2]
.sym 28566 $abc$4979$new_n425_
.sym 28567 $abc$4979$add$demo.v:240$142_Y[11]
.sym 28570 $abc$4979$new_n425_
.sym 28571 $abc$4979$add$demo.v:240$142_Y[7]
.sym 28574 $abc$4979$new_n425_
.sym 28575 $abc$4979$add$demo.v:240$142_Y[3]
.sym 28579 delay[0]
.sym 28584 delay[1]
.sym 28588 delay[2]
.sym 28589 $auto$alumacc.cc:474:replace_alu$829.C[2]
.sym 28592 delay[3]
.sym 28593 $auto$alumacc.cc:474:replace_alu$829.C[3]
.sym 28596 delay[4]
.sym 28597 $auto$alumacc.cc:474:replace_alu$829.C[4]
.sym 28600 delay[5]
.sym 28601 $auto$alumacc.cc:474:replace_alu$829.C[5]
.sym 28604 delay[6]
.sym 28605 $auto$alumacc.cc:474:replace_alu$829.C[6]
.sym 28608 delay[7]
.sym 28609 $auto$alumacc.cc:474:replace_alu$829.C[7]
.sym 28612 delay[8]
.sym 28613 $auto$alumacc.cc:474:replace_alu$829.C[8]
.sym 28616 delay[9]
.sym 28617 $auto$alumacc.cc:474:replace_alu$829.C[9]
.sym 28620 delay[10]
.sym 28621 $auto$alumacc.cc:474:replace_alu$829.C[10]
.sym 28624 delay[11]
.sym 28625 $auto$alumacc.cc:474:replace_alu$829.C[11]
.sym 28628 delay[12]
.sym 28629 $auto$alumacc.cc:474:replace_alu$829.C[12]
.sym 28632 delay[13]
.sym 28633 $auto$alumacc.cc:474:replace_alu$829.C[13]
.sym 28636 delay[14]
.sym 28637 $auto$alumacc.cc:474:replace_alu$829.C[14]
.sym 28640 delay[15]
.sym 28641 $auto$alumacc.cc:474:replace_alu$829.C[15]
.sym 28803 cmd_counter[0]
.sym 28807 cmd_counter[1]
.sym 28808 $PACKER_VCC_NET
.sym 28811 cmd_counter[2]
.sym 28812 $PACKER_VCC_NET
.sym 28813 $auto$alumacc.cc:474:replace_alu$838.C[2]
.sym 28815 cmd_counter[3]
.sym 28816 $PACKER_VCC_NET
.sym 28817 $auto$alumacc.cc:474:replace_alu$838.C[3]
.sym 28819 cmd_counter[4]
.sym 28820 $PACKER_VCC_NET
.sym 28821 $auto$alumacc.cc:474:replace_alu$838.C[4]
.sym 28826 cmd_counter[1]
.sym 28830 cmd_counter[0]
.sym 28831 cmd_counter[1]
.sym 28835 cmd_counter[0]
.sym 28840 cmd_counter[1]
.sym 28844 cmd_counter[2]
.sym 28845 $auto$alumacc.cc:474:replace_alu$832.C[2]
.sym 28848 cmd_counter[3]
.sym 28849 $auto$alumacc.cc:474:replace_alu$832.C[3]
.sym 28852 cmd_counter[4]
.sym 28853 $auto$alumacc.cc:474:replace_alu$832.C[4]
.sym 28855 $PACKER_VCC_NET
.sym 28856 cmd_counter[0]
.sym 28863 cmd_counter[0]
.sym 28865 $PACKER_VCC_NET
.sym 28866 state[0]
.sym 28867 state[1]
.sym 28868 state[4]
.sym 28869 state[5]
.sym 28870 $PACKER_GND_NET
.sym 28874 cmd_counter[0]
.sym 28875 $abc$4979$memory\num_params$rdmux[0][2][0]$b$1064[1]
.sym 28876 $abc$4979$new_n237_
.sym 28877 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28878 $abc$4979$new_n237_
.sym 28879 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28882 $abc$4979$new_n237_
.sym 28883 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28884 cmd_counter[0]
.sym 28885 cmd_counter[1]
.sym 28886 cmd_counter[2]
.sym 28887 $abc$4979$sub$demo.v:293$151_Y[2]
.sym 28888 $abc$4979$new_n237_
.sym 28889 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28890 cmd_counter[3]
.sym 28891 $abc$4979$sub$demo.v:293$151_Y[3]
.sym 28892 $abc$4979$new_n237_
.sym 28893 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28894 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 28895 DC$SB_IO_OUT
.sym 28898 state[3]
.sym 28899 state[2]
.sym 28902 $abc$4979$procmux$679.B_AND_S[37]_new_
.sym 28903 $abc$4979$new_n420_
.sym 28906 state[2]
.sym 28907 state[3]
.sym 28908 $abc$4979$new_n237_
.sym 28910 $abc$4979$auto$wreduce.cc:455:run$801[3]_new_inv_
.sym 28911 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 28912 $abc$4979$new_n398_
.sym 28914 $abc$4979$new_n237_
.sym 28915 state[2]
.sym 28918 cmd_counter[4]
.sym 28919 $abc$4979$sub$demo.v:293$151_Y[4]
.sym 28920 $abc$4979$new_n237_
.sym 28921 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$2324[1]_new_inv_
.sym 28922 $abc$4979$auto$wreduce.cc:455:run$798[1]_new_inv_
.sym 28923 $abc$4979$auto$wreduce.cc:455:run$800[1]_new_inv_
.sym 28924 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 28925 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 28926 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 28927 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 28928 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 28929 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 28930 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 28931 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 28932 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 28933 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 28934 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 28935 $0\pixel_bit_counter[3:0][1]
.sym 28936 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 28937 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 28938 $abc$4979$shiftx$demo.v:328$160.buffer[0]_new_inv_
.sym 28939 $abc$4979$shiftx$demo.v:309$156.buffer[0]_new_inv_
.sym 28940 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 28941 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 28942 state[0]
.sym 28943 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$3280[1]_new_
.sym 28944 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 28946 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 28947 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[2]_new_
.sym 28948 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 28949 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 28950 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[6]_new_inv_
.sym 28951 cmd_counter[4]
.sym 28952 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 28954 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 28955 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 28956 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 28957 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 28958 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 28959 $abc$4979$auto$simplemap.cc:168:logic_reduce$2543_new_inv_
.sym 28966 $abc$4979$procmux$651.B_AND_S[12]_new_
.sym 28967 $abc$4979$procmux$651.B_AND_S[4]_new_inv_
.sym 28970 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 28971 $0\pixel_data[15:0][14]
.sym 28972 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 28973 $abc$4979$new_n307_
.sym 28977 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3754
.sym 28978 data[4]
.sym 28979 $0\pixel_data[15:0][12]
.sym 28980 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 28981 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 28998 pixel_data[14]
.sym 28999 pixel_data[12]
.sym 29000 $0\pixel_bit_counter[3:0][1]
.sym 29002 $0\pixel_data[15:0][12]
.sym 29010 $0\pixel_data[15:0][14]
.sym 29014 $0\pixel_data[15:0][14]
.sym 29022 $0\pixel_data[15:0][12]
.sym 29026 pixel_data[10]
.sym 29027 pixel_data[8]
.sym 29028 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 29029 $0\pixel_bit_counter[3:0][1]
.sym 29030 $abc$4979$techmap$shiftx$demo.v:309$156.$11\buffer[15:0][0]_new_
.sym 29031 $abc$4979$techmap$shiftx$demo.v:309$156.$7\buffer[15:0][0]_new_inv_
.sym 29032 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 29034 $0\pixel_data[15:0][10]
.sym 29038 $abc$4979$new_n486_
.sym 29039 $abc$4979$new_n487_
.sym 29040 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 29041 $abc$4979$new_n483_
.sym 29042 $0\pixel_data[15:0][0]
.sym 29046 $abc$4979$new_n485_
.sym 29047 $abc$4979$new_n484_
.sym 29048 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 29049 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 29050 pixel_data[6]
.sym 29051 pixel_data[4]
.sym 29052 $0\pixel_bit_counter[3:0][1]
.sym 29058 $abc$4979$new_n480_
.sym 29059 $abc$4979$new_n479_
.sym 29060 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 29061 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 29066 $0\pixel_data[15:0][10]
.sym 29070 pixel_data[2]
.sym 29071 pixel_data[0]
.sym 29072 $0\pixel_bit_counter[3:0][1]
.sym 29073 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 29074 $abc$4979$new_n313_
.sym 29075 $abc$4979$new_n282_
.sym 29076 $abc$4979$new_n299_
.sym 29082 $abc$4979$new_n539_
.sym 29083 $abc$4979$new_n481_
.sym 29084 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 29085 $abc$4979$new_n540_
.sym 29086 $0\pixel_data[15:0][0]
.sym 29090 pixel_data[3]
.sym 29091 pixel_data[1]
.sym 29092 $0\pixel_bit_counter[3:0][1]
.sym 29102 $0\pixel_data[15:0][1]
.sym 29106 $0\pixel_data[15:0][1]
.sym 29110 pixel_data[11]
.sym 29111 pixel_data[9]
.sym 29112 $0\pixel_bit_counter[3:0][1]
.sym 29114 $0\pixel_data[15:0][11]
.sym 29118 $0\pixel_data[15:0][11]
.sym 29122 $0\pixel_data[15:0][15]
.sym 29126 $0\pixel_data[15:0][15]
.sym 29130 $0\pixel_data[15:0][13]
.sym 29134 $0\pixel_data[15:0][13]
.sym 29138 pixel_data[15]
.sym 29139 pixel_data[13]
.sym 29140 $0\pixel_bit_counter[3:0][1]
.sym 29146 pixel_data[7]
.sym 29147 pixel_data[5]
.sym 29148 $0\pixel_bit_counter[3:0][1]
.sym 29315 bit_counter[0]
.sym 29319 bit_counter[1]
.sym 29320 $PACKER_VCC_NET
.sym 29323 bit_counter[2]
.sym 29324 $PACKER_VCC_NET
.sym 29325 $auto$alumacc.cc:474:replace_alu$844.C[2]
.sym 29326 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 29330 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 29343 bit_counter[0]
.sym 29345 $PACKER_VCC_NET
.sym 29346 $0\bit_counter[2:0][1]
.sym 29350 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 29351 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 29354 $0\bit_counter[2:0][0]
.sym 29358 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$3961
.sym 29359 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 29366 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$3967[1]_new_
.sym 29367 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3955_new_
.sym 29370 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4426
.sym 29371 cmd_counter[0]
.sym 29374 $0\bit_counter[2:0][2]
.sym 29378 bit_counter[1]
.sym 29382 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29383 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29386 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29387 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29388 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29390 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29391 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29392 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29394 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29395 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29398 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 29399 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29400 $abc$4979$new_n277_
.sym 29401 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29402 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29403 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29406 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29407 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29408 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29410 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 29411 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29412 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29413 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29414 $abc$4979$new_n391_
.sym 29415 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29416 $abc$4979$new_n389_
.sym 29417 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29418 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$3898
.sym 29419 state[3]
.sym 29422 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29423 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 29424 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29425 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29426 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 29427 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29428 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29429 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29430 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29431 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29432 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29433 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29434 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29435 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29438 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29439 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29442 $abc$4979$new_n494_
.sym 29443 $abc$4979$new_n495_
.sym 29444 $abc$4979$techmap$shiftx$demo.v:328$160.$4\buffer[7:0][1]_new_inv_
.sym 29445 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 29446 data[6]
.sym 29447 data[2]
.sym 29448 $0\bit_counter[2:0][1]
.sym 29449 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 29450 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 29451 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 29454 $abc$4979$auto$rtlil.cc:1906:Mux$807[4]_new_inv_
.sym 29455 $abc$4979$new_n533_
.sym 29456 $abc$4979$memory\cmd$rdmux[0][0][0]$a$911[1]_new_
.sym 29458 CS$SB_IO_OUT
.sym 29459 $abc$4979$procmux$679.B_AND_S[31]_new_
.sym 29460 $0\scl[0:0]
.sym 29461 $abc$4979$auto$opt_reduce.cc:132:opt_mux$787_new_inv_
.sym 29462 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29463 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[0]_new_
.sym 29464 $abc$4979$auto$rtlil.cc:1906:Mux$807[1]_new_inv_
.sym 29465 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29466 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29467 data[4]
.sym 29468 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 29469 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29470 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29471 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29472 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 29474 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 29475 $0\pixel_data[15:0][10]
.sym 29476 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 29478 data[0]
.sym 29479 $abc$4979$new_n294_
.sym 29480 $abc$4979$new_n388_
.sym 29481 $abc$4979$new_n377_
.sym 29482 $abc$4979$new_n294_
.sym 29483 data[6]
.sym 29484 $abc$4979$new_n297_
.sym 29486 data[4]
.sym 29487 data[0]
.sym 29488 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 29489 $0\bit_counter[2:0][1]
.sym 29490 $abc$4979$procmux$651.B_AND_S[13]_new_
.sym 29491 $abc$4979$procmux$651.B_AND_S[5]_new_inv_
.sym 29494 data[5]
.sym 29495 $0\pixel_data[15:0][13]
.sym 29496 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 29497 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 29498 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 29499 $0\pixel_data[15:0][0]
.sym 29500 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 29502 $abc$4979$new_n346_
.sym 29503 $abc$4979$new_n531_
.sym 29504 $abc$4979$new_n529_
.sym 29506 param_counter[2]
.sym 29507 param_counter[1]
.sym 29508 param_counter[0]
.sym 29509 param_counter[4]
.sym 29510 param_counter[2]
.sym 29511 param_counter[1]
.sym 29512 param_counter[0]
.sym 29513 param_counter[3]
.sym 29514 param_counter[6]
.sym 29515 $abc$4979$new_n379_
.sym 29516 $abc$4979$new_n385_
.sym 29517 $abc$4979$new_n383_
.sym 29518 param_counter[0]
.sym 29519 param_counter[1]
.sym 29522 param_counter[6]
.sym 29523 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[6]_new_
.sym 29524 $abc$4979$new_n299_
.sym 29526 param_counter[4]
.sym 29527 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 29528 $abc$4979$new_n386_
.sym 29529 param_counter[5]
.sym 29530 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[4]_new_inv_
.sym 29531 param_counter[6]
.sym 29532 $abc$4979$new_n328_
.sym 29534 $abc$4979$new_n384_
.sym 29535 param_counter[4]
.sym 29536 param_counter[6]
.sym 29537 $abc$4979$new_n299_
.sym 29538 $abc$4979$new_n327_
.sym 29539 $abc$4979$new_n314_
.sym 29540 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[4]_new_inv_
.sym 29541 param_counter[5]
.sym 29542 param_counter[6]
.sym 29543 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 29544 param_counter[4]
.sym 29545 $abc$4979$new_n300_
.sym 29546 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 29547 $abc$4979$memory\params$rdmux[0][2][0]$b$1325[6]_new_
.sym 29548 param_counter[5]
.sym 29549 param_counter[4]
.sym 29550 $abc$4979$new_n300_
.sym 29551 param_counter[0]
.sym 29552 $abc$4979$new_n348_
.sym 29554 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 29555 param_counter[0]
.sym 29556 param_counter[3]
.sym 29558 param_counter[0]
.sym 29559 param_counter[2]
.sym 29560 param_counter[1]
.sym 29561 $abc$4979$new_n290_
.sym 29562 param_counter[3]
.sym 29563 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 29564 $abc$4979$new_n326_
.sym 29566 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 29567 $abc$4979$new_n302_
.sym 29568 param_counter[6]
.sym 29570 param_counter[0]
.sym 29571 param_counter[1]
.sym 29572 param_counter[3]
.sym 29574 $abc$4979$new_n317_
.sym 29575 $abc$4979$new_n314_
.sym 29576 $abc$4979$new_n318_
.sym 29577 param_counter[6]
.sym 29578 param_counter[0]
.sym 29579 param_counter[3]
.sym 29580 param_counter[1]
.sym 29581 param_counter[5]
.sym 29582 param_counter[4]
.sym 29583 $abc$4979$memory\params$rdmux[0][2][1]$b$1328[6]_new_
.sym 29584 $abc$4979$new_n319_
.sym 29586 param_counter[4]
.sym 29587 param_counter[3]
.sym 29590 param_counter[3]
.sym 29591 param_counter[4]
.sym 29594 param_counter[3]
.sym 29595 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[5]_new_
.sym 29596 param_counter[5]
.sym 29598 param_counter[2]
.sym 29599 param_counter[1]
.sym 29603 param_counter[0]
.sym 29608 param_counter[1]
.sym 29612 param_counter[2]
.sym 29613 $auto$alumacc.cc:474:replace_alu$835.C[2]
.sym 29616 param_counter[3]
.sym 29617 $auto$alumacc.cc:474:replace_alu$835.C[3]
.sym 29620 param_counter[4]
.sym 29621 $auto$alumacc.cc:474:replace_alu$835.C[4]
.sym 29624 param_counter[5]
.sym 29625 $auto$alumacc.cc:474:replace_alu$835.C[5]
.sym 29628 param_counter[6]
.sym 29629 $auto$alumacc.cc:474:replace_alu$835.C[6]
.sym 29631 $PACKER_VCC_NET
.sym 29632 param_counter[0]
.sym 29634 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4547
.sym 29635 param_counter[0]
.sym 29646 param_counter[1]
.sym 29650 param_counter[4]
.sym 29651 param_counter[0]
.sym 29652 param_counter[2]
.sym 29653 param_counter[1]
.sym 29654 param_counter[2]
.sym 29655 param_counter[3]
.sym 29656 param_counter[0]
.sym 29657 param_counter[1]
.sym 29662 param_counter[5]
.sym 29663 $abc$4979$new_n300_
.sym 29664 param_counter[0]
.sym 29665 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$4596[1]_new_
.sym 29827 pixel_bit_counter[0]
.sym 29829 $PACKER_VCC_NET
.sym 29830 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 29838 $0\pixel_bit_counter[3:0][0]
.sym 29859 pixel_bit_counter[0]
.sym 29863 pixel_bit_counter[1]
.sym 29864 $PACKER_VCC_NET
.sym 29867 pixel_bit_counter[2]
.sym 29868 $PACKER_VCC_NET
.sym 29869 $auto$alumacc.cc:474:replace_alu$841.C[2]
.sym 29871 pixel_bit_counter[3]
.sym 29872 $PACKER_VCC_NET
.sym 29873 $auto$alumacc.cc:474:replace_alu$841.C[3]
.sym 29874 $0\pixel_bit_counter[3:0][3]
.sym 29878 $0\bit_counter[2:0][1]
.sym 29879 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 29880 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 29882 $0\pixel_bit_counter[3:0][2]
.sym 29886 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 29890 $0\pixel_bit_counter[3:0][1]
.sym 29894 pixel_bit_counter[1]
.sym 29898 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 29899 $0\pixel_bit_counter[3:0][1]
.sym 29900 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 29901 $abc$4979$auto$ice40_ffinit.cc:141:execute$4973
.sym 29902 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29903 $abc$4979$memory\cmd$rdmux[0][1][0]$a$914[7]_new_inv_
.sym 29904 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 29906 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[1]_new_
.sym 29907 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29908 $abc$4979$new_n272_
.sym 29909 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1974[1]_new_
.sym 29910 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4336
.sym 29911 $abc$4979$auto$ice40_ffinit.cc:141:execute$4961
.sym 29914 $0\bit_counter[2:0][1]
.sym 29915 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 29916 $abc$4979$auto$ice40_ffinit.cc:141:execute$4957
.sym 29918 $abc$4979$auto$wreduce.cc:455:run$800[3]_new_inv_
.sym 29919 $abc$4979$auto$wreduce.cc:455:run$798[3]_new_inv_
.sym 29920 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 29921 DC$SB_IO_OUT
.sym 29922 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 29923 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 29924 data[7]
.sym 29925 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1969[3]_new_inv_
.sym 29926 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29927 data[3]
.sym 29928 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[3]_new_inv_
.sym 29929 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29930 $abc$4979$procmux$654_Y[7]_new_inv_
.sym 29931 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29932 $abc$4979$procmux$651.B_AND_S[7]_new_
.sym 29934 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[4]_new_
.sym 29935 $abc$4979$new_n270_
.sym 29936 $abc$4979$auto$simplemap.cc:127:simplemap_reduce$1969[3]_new_inv_
.sym 29938 $abc$4979$memory\cmd$rdmux[0][2][0]$b$921[5]_new_
.sym 29939 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29940 $abc$4979$auto$rtlil.cc:1906:Mux$807[3]_new_inv_
.sym 29942 $abc$4979$procmux$651.B_AND_S[11]_new_
.sym 29943 $abc$4979$procmux$651.B_AND_S[3]_new_
.sym 29946 $abc$4979$auto$rtlil.cc:1906:Mux$807[2]_new_inv_
.sym 29947 $abc$4979$new_n272_
.sym 29948 $abc$4979$memory\cmd$rdmux[0][2][1]$a$923[2]_new_
.sym 29949 $abc$4979$new_n333_
.sym 29950 $abc$4979$new_n262_
.sym 29951 $abc$4979$new_n270_
.sym 29954 data[5]
.sym 29955 data[1]
.sym 29956 $0\bit_counter[2:0][1]
.sym 29957 $abc$4979$auto$ice40_ffinit.cc:141:execute$4953
.sym 29962 data[3]
.sym 29963 $0\pixel_data[15:0][11]
.sym 29964 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 29965 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 29966 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29967 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29968 $abc$4979$auto$dff2dffe.cc:175:make_patterns_logic$4032
.sym 29969 data[2]
.sym 29970 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29971 data[1]
.sym 29972 $abc$4979$auto$simplemap.cc:250:simplemap_eqne$1957[1]_new_inv_
.sym 29973 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29974 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 29975 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 29978 data[7]
.sym 29979 data[3]
.sym 29980 $0\bit_counter[2:0][1]
.sym 29981 $abc$4979$new_n544_
.sym 29982 $abc$4979$auto$simplemap.cc:168:logic_reduce$1950[1]_new_inv_
.sym 29983 data[5]
.sym 29984 $abc$4979$memrd$\cmd$demo.v:269$145_DATA[5]_new_inv_
.sym 29985 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4420_new_
.sym 29986 $abc$4979$new_n370_
.sym 29987 $abc$4979$new_n328_
.sym 29990 $abc$4979$procmux$651.B_AND_S[9]_new_
.sym 29991 $abc$4979$procmux$651.B_AND_S[1]_new_inv_
.sym 29998 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 29999 param_counter[4]
.sym 30000 $abc$4979$new_n329_
.sym 30001 param_counter[6]
.sym 30002 param_counter[2]
.sym 30003 param_counter[1]
.sym 30004 param_counter[0]
.sym 30006 param_counter[2]
.sym 30007 param_counter[0]
.sym 30008 param_counter[1]
.sym 30009 $abc$4979$new_n302_
.sym 30014 data[1]
.sym 30015 $0\pixel_data[15:0][1]
.sym 30016 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 30017 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
.sym 30018 $abc$4979$memory\params$rdmux[0][1][0]$b$1319[1]_new_inv_
.sym 30019 param_counter[5]
.sym 30020 $abc$4979$new_n371_
.sym 30021 param_counter[6]
.sym 30022 param_counter[1]
.sym 30023 param_counter[2]
.sym 30024 param_counter[0]
.sym 30025 $abc$4979$new_n302_
.sym 30026 $abc$4979$new_n326_
.sym 30027 $abc$4979$new_n372_
.sym 30028 $abc$4979$new_n350_
.sym 30030 param_counter[2]
.sym 30031 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 30032 param_counter[3]
.sym 30033 $abc$4979$new_n351_
.sym 30034 $abc$4979$new_n354_
.sym 30035 $abc$4979$new_n372_
.sym 30036 $abc$4979$new_n380_
.sym 30037 param_counter[5]
.sym 30038 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 30039 param_counter[2]
.sym 30042 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[0]_new_
.sym 30043 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[0]_new_
.sym 30044 param_counter[4]
.sym 30045 param_counter[3]
.sym 30046 param_counter[2]
.sym 30047 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 30048 $abc$4979$new_n285_
.sym 30050 $abc$4979$memory\params$rdmux[0][3][3]$a$1345[1]_new_
.sym 30051 $abc$4979$memory\params$rdmux[0][2][1]$a$1327[1]_new_inv_
.sym 30052 $abc$4979$new_n327_
.sym 30053 param_counter[4]
.sym 30054 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[6]_new_
.sym 30055 $abc$4979$new_n288_
.sym 30056 param_counter[4]
.sym 30057 param_counter[5]
.sym 30058 $abc$4979$new_n339_
.sym 30059 $abc$4979$new_n357_
.sym 30062 $abc$4979$new_n354_
.sym 30063 $abc$4979$memory\params$rdmux[0][3][3]$a$1345[1]_new_
.sym 30064 $abc$4979$new_n357_
.sym 30065 $abc$4979$new_n356_
.sym 30066 param_counter[2]
.sym 30067 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 30070 param_counter[0]
.sym 30071 param_counter[1]
.sym 30072 $abc$4979$new_n290_
.sym 30073 param_counter[2]
.sym 30074 $abc$4979$new_n351_
.sym 30075 $abc$4979$new_n284_
.sym 30076 $abc$4979$new_n350_
.sym 30078 $abc$4979$new_n349_
.sym 30079 $abc$4979$new_n353_
.sym 30080 param_counter[6]
.sym 30082 param_counter[2]
.sym 30083 param_counter[3]
.sym 30084 param_counter[0]
.sym 30086 param_counter[2]
.sym 30087 param_counter[0]
.sym 30088 param_counter[1]
.sym 30089 $abc$4979$new_n285_
.sym 30090 $abc$4979$new_n284_
.sym 30091 $abc$4979$new_n286_
.sym 30092 $abc$4979$new_n289_
.sym 30093 $abc$4979$new_n282_
.sym 30094 param_counter[4]
.sym 30095 $abc$4979$new_n288_
.sym 30096 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 30097 param_counter[5]
.sym 30098 param_counter[0]
.sym 30099 param_counter[2]
.sym 30100 $abc$4979$new_n285_
.sym 30101 $abc$4979$new_n286_
.sym 30102 param_counter[2]
.sym 30103 param_counter[3]
.sym 30106 $abc$4979$memory\params$rdmux[0][3][3]$b$1346[7]_new_
.sym 30107 $abc$4979$new_n290_
.sym 30108 param_counter[5]
.sym 30109 param_counter[6]
.sym 30110 param_counter[2]
.sym 30111 param_counter[0]
.sym 30112 param_counter[1]
.sym 30114 param_counter[1]
.sym 30115 param_counter[0]
.sym 30118 $abc$4979$new_n315_
.sym 30119 $abc$4979$memory\params$rdmux[0][2][0]$a$1324[0]_new_
.sym 30120 param_counter[4]
.sym 30121 param_counter[3]
.sym 30122 param_counter[4]
.sym 30123 param_counter[3]
.sym 30126 $abc$4979$memory\params$rdmux[0][2][2]$b$1331[4]_new_
.sym 30127 param_counter[2]
.sym 30128 $abc$4979$new_n302_
.sym 30130 $abc$4979$memory\params$rdmux[0][2][2]$a$1330[7]_new_inv_
.sym 30131 param_counter[4]
.sym 30132 param_counter[6]
.sym 30134 param_counter[0]
.sym 30135 param_counter[3]
.sym 30136 param_counter[1]
.sym 30138 param_counter[4]
.sym 30139 param_counter[0]
.sym 30140 $abc$4979$new_n315_
.sym 30141 param_counter[6]
.sym 30142 param_counter[6]
.sym 30143 $abc$4979$memory\params$rdmux[0][0][0]$a$1315[3]_new_
.sym 30144 $abc$4979$new_n344_
.sym 30146 $abc$4979$memory\params$rdmux[0][3][2]$a$1342[3]_new_
.sym 30147 $abc$4979$new_n342_
.sym 30148 param_counter[3]
.sym 30149 param_counter[5]
.sym 30150 param_counter[0]
.sym 30151 param_counter[2]
.sym 30152 param_counter[1]
.sym 30154 param_counter[2]
.sym 30155 param_counter[0]
.sym 30156 param_counter[1]
.sym 30157 param_counter[3]
.sym 30158 $abc$4979$new_n340_
.sym 30159 $abc$4979$new_n339_
.sym 30160 $abc$4979$new_n338_
.sym 30161 param_counter[5]
.sym 30162 param_counter[0]
.sym 30163 param_counter[1]
.sym 30164 $abc$4979$new_n302_
.sym 30165 param_counter[2]
.sym 30170 $abc$4979$new_n337_
.sym 30171 $abc$4979$new_n314_
.sym 30172 $abc$4979$new_n341_
.sym 30174 param_counter[3]
.sym 30175 param_counter[2]
.sym 30176 param_counter[0]
.sym 30177 param_counter[4]
.sym 30390 $abc$4979$auto$ice40_ffinit.cc:141:execute$4969
.sym 30454 $0\pixel_data[15:0][15]
.sym 30455 data[7]
.sym 30456 $abc$4979$eq$demo.v:293$152_Y_new_
.sym 30457 $abc$4979$auto$dff2dffe.cc:158:make_patterns_logic$4026_new_
