design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pwm_verilog_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9a8d/hdl/pwm_verilog_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
pwm_verilog_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9a8d/hdl/pwm_verilog_v1_0.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_pwm_verilog_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pwm_verilog_0_1/sim/design_1_pwm_verilog_0_1.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="$ref_dir/../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/2527/hdl"incdir="../../../../Lab13.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
