0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/q1109/OneDrive/RISC_V/RISC_V.sim/sim_1/impl/timing/xsim/testbench_time_impl.v,1588338221,verilog,,C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v,,ALU;AXI;BTB;CFGLUT5_HD114;CFGLUT5_HD115;CFGLUT5_HD116;CFGLUT5_HD117;CFGLUT5_HD118;CFGLUT5_HD119;CFGLUT5_HD120;CFGLUT5_HD121;CFGLUT5_HD122;CFGLUT5_HD123;CFGLUT5_HD124;CFGLUT5_HD125;CFGLUT5_HD126;CFGLUT5_HD127;CFGLUT5_HD128;CFGLUT5_HD129;CFGLUT5_HD130;CFGLUT5_HD131;CFGLUT5_HD132;CFGLUT5_HD133;CFGLUT5_HD134;CFGLUT5_HD135;CFGLUT5_HD136;CFGLUT5_HD137;CFGLUT5_HD138;CFGLUT5_HD139;CFGLUT5_HD140;CFGLUT5_HD141;CFGLUT5_HD142;CFGLUT5_HD143;CFGLUT5_HD144;CFGLUT5_HD145;CFGLUT5_HD146;CFGLUT5_HD147;CFGLUT5_HD148;CFGLUT5_HD149;CFGLUT5_HD150;CFGLUT5_HD151;CFGLUT5_HD152;CFGLUT5_HD153;CFGLUT5_HD154;CFGLUT5_HD155;CFGLUT5_HD156;CFGLUT5_HD157;CFGLUT5_HD158;CFGLUT5_HD159;CFGLUT5_HD160;CFGLUT5_HD161;CFGLUT5_HD162;CFGLUT5_HD163;CFGLUT5_HD164;CFGLUT5_HD165;CFGLUT5_HD166;CFGLUT5_HD167;CFGLUT5_HD168;CFGLUT5_HD169;CFGLUT5_HD170;CFGLUT5_HD171;CFGLUT5_HD172;CFGLUT5_HD173;CFGLUT5_HD174;CFGLUT5_HD175;CFGLUT5_HD176;CFGLUT5_HD177;CFGLUT5_HD178;CFGLUT5_HD179;CFGLUT5_HD180;CFGLUT5_HD181;CFGLUT5_HD182;CFGLUT5_HD183;CFGLUT5_HD184;CFGLUT5_HD185;CFGLUT5_HD186;CFGLUT5_HD187;CFGLUT5_HD188;CFGLUT5_HD189;CFGLUT5_HD190;CFGLUT5_HD191;CFGLUT5_HD192;CFGLUT5_UNIQ_BASE_;CPU;EX;IO;Instr_Decode;Instr_Fetch;MEM;PC;PHT;Pipeline;RAM32;RAM32M_HD193;RAM32M_HD194;RAM32M_HD195;RAM32M_HD196;RAM32M_HD197;RAM32M_UNIQ_BASE_;RAM32__bindec;RAM32__blk_mem_gen_generic_cstr;RAM32__blk_mem_gen_mux;RAM32__blk_mem_gen_prim_width;RAM32__blk_mem_gen_prim_width__parameterized0;RAM32__blk_mem_gen_prim_width__parameterized1;RAM32__blk_mem_gen_prim_width__parameterized10;RAM32__blk_mem_gen_prim_width__parameterized11;RAM32__blk_mem_gen_prim_width__parameterized12;RAM32__blk_mem_gen_prim_width__parameterized13;RAM32__blk_mem_gen_prim_width__parameterized2;RAM32__blk_mem_gen_prim_width__parameterized3;RAM32__blk_mem_gen_prim_width__parameterized4;RAM32__blk_mem_gen_prim_width__parameterized5;RAM32__blk_mem_gen_prim_width__parameterized6;RAM32__blk_mem_gen_prim_width__parameterized7;RAM32__blk_mem_gen_prim_width__parameterized8;RAM32__blk_mem_gen_prim_width__parameterized9;RAM32__blk_mem_gen_prim_wrapper_init;RAM32__blk_mem_gen_prim_wrapper_init__parameterized0;RAM32__blk_mem_gen_prim_wrapper_init__parameterized1;RAM32__blk_mem_gen_prim_wrapper_init__parameterized10;RAM32__blk_mem_gen_prim_wrapper_init__parameterized11;RAM32__blk_mem_gen_prim_wrapper_init__parameterized12;RAM32__blk_mem_gen_prim_wrapper_init__parameterized13;RAM32__blk_mem_gen_prim_wrapper_init__parameterized2;RAM32__blk_mem_gen_prim_wrapper_init__parameterized3;RAM32__blk_mem_gen_prim_wrapper_init__parameterized4;RAM32__blk_mem_gen_prim_wrapper_init__parameterized5;RAM32__blk_mem_gen_prim_wrapper_init__parameterized6;RAM32__blk_mem_gen_prim_wrapper_init__parameterized7;RAM32__blk_mem_gen_prim_wrapper_init__parameterized8;RAM32__blk_mem_gen_prim_wrapper_init__parameterized9;RAM32__blk_mem_gen_top;RAM32__blk_mem_gen_v8_4_4;RAM32__blk_mem_gen_v8_4_4_synth;ROM;ROM_8;ROM_8_dist_mem_gen_v8_0_13;ROM_8_dist_mem_gen_v8_0_13_synth;ROM_8_rom;WB;adder4;clk_x_pntrs;clk_x_pntrs_7;ctrl;dbg_hub;de_ex;dmem;dmem_13;ex_mem;fet_dec;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_10_ila;ila_0_ila_v6_2_10_ila_cap_addrgen;ila_0_ila_v6_2_10_ila_cap_ctrl_legacy;ila_0_ila_v6_2_10_ila_cap_sample_counter;ila_0_ila_v6_2_10_ila_cap_window_counter;ila_0_ila_v6_2_10_ila_core;ila_0_ila_v6_2_10_ila_register;ila_0_ila_v6_2_10_ila_reset_ctrl;ila_0_ila_v6_2_10_ila_trace_memory;ila_0_ila_v6_2_10_ila_trig_match;ila_0_ila_v6_2_10_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_15;ila_0_ltlib_v1_0_0_all_typeA_4;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_10;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized2;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_42;ila_0_ltlib_v1_0_0_all_typeA__parameterized2_50;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_14;ila_0_ltlib_v1_0_0_all_typeA_slice_16;ila_0_ltlib_v1_0_0_all_typeA_slice_3;ila_0_ltlib_v1_0_0_all_typeA_slice_5;ila_0_ltlib_v1_0_0_all_typeA_slice_8;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_11;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_7;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_43;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_51;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_44;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_52;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_9;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized2;ila_0_ltlib_v1_0_0_allx_typeA__parameterized3;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_41;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_49;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_17;ila_0_ltlib_v1_0_0_async_edge_xfer_18;ila_0_ltlib_v1_0_0_async_edge_xfer_19;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_45;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_39;ila_0_ltlib_v1_0_0_cfglut5_46;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_47;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_38;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_0;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized2;ila_0_ltlib_v1_0_0_match__parameterized3;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_40;ila_0_ltlib_v1_0_0_match_nodelay_48;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_20;ila_0_xsdbs_v1_0_2_reg__parameterized19;ila_0_xsdbs_v1_0_2_reg__parameterized20;ila_0_xsdbs_v1_0_2_reg__parameterized21;ila_0_xsdbs_v1_0_2_reg__parameterized22;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized49;ila_0_xsdbs_v1_0_2_reg__parameterized52;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_24;ila_0_xsdbs_v1_0_2_reg_ctl_25;ila_0_xsdbs_v1_0_2_reg_ctl_26;ila_0_xsdbs_v1_0_2_reg_ctl_27;ila_0_xsdbs_v1_0_2_reg_ctl_30;ila_0_xsdbs_v1_0_2_reg_ctl_32;ila_0_xsdbs_v1_0_2_reg_ctl_33;ila_0_xsdbs_v1_0_2_reg_ctl_34;ila_0_xsdbs_v1_0_2_reg_ctl_35;ila_0_xsdbs_v1_0_2_reg_ctl_36;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_28;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_31;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_21;ila_0_xsdbs_v1_0_2_reg_stat_22;ila_0_xsdbs_v1_0_2_reg_stat_23;ila_0_xsdbs_v1_0_2_reg_stat_29;ila_0_xsdbs_v1_0_2_reg_stat_37;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;ins_val;ltlib_v1_0_0_bscan;mem_wb;memory;memory__parameterized0;myip_0;myip_0_myip_v1_0;myip_0_myip_v1_0_S00_AXI;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;register;reset_blk_ramfifo;reset_blk_ramfifo_8;shifter;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,,,,,,
C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sim_1/new/testbench.v,1581861019,verilog,,,C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Define.v,testbench,,,,,,,,
C:/Users/q1109/OneDrive/RISC_V/RISC_V.srcs/sources_1/new/Define.v,1583999461,verilog,,,,,,,,,,,,
