verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/mult_12.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/adder_11.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/shifter_9.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/comp_10.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/boolean_8.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/arithmetic_7.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/pn_gen_5.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/drawer_6.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/control_3.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/alu_4.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/process_1.v"
verilog work "C:/Users/Wei Ren/Documents/GitHub/sneks-on-a-plane-mk-ii/1DMK2/work/planAhead/1DMK2/1DMK2.srcs/sources_1/imports/verilog/mojo_top_0.v"
