// Seed: 2296064396
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output logic id_7
);
  logic id_8;
  assign id_4 = id_8;
  assign id_0[1] = id_3 == 1;
endmodule
