// Seed: 3262554506
module module_0 (
    input supply0 module_0,
    input tri id_1
);
  logic [1 : 1] id_3 = 1;
  reg id_4;
  assign module_1.id_2 = 0;
  always @(1 or -1) if (-1) id_4 = 1;
  logic id_5;
  ;
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1,
    output wire id_2,
    output tri0 id_3,
    input  wand id_4
);
  assign id_3 = id_4 >> id_4;
  always @(-1 or negedge id_0) id_6(1'b0, -1);
  assign id_3 = (1);
  wire [1 'd0 : -1] id_7;
  module_0 modCall_1 (
      id_0,
      id_4
  );
  parameter id_8 = 1;
endmodule
