FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
#include <linux/hardirq.h>

#include <asm/x86_init.h>

#include <xen/interface/xen.h>
#include <xen/interface/sched.h>
#include <xen/interface/vcpu.h>
#include <xen/features.h>
#include <xen/events.h>

#include <asm/xen/hypercall.h>
#include <asm/xen/hypervisor.h>

#include "xen-ops.h"
/* bench 9480.2.0 7e1ed10ab2cf */
/* bench 9480.2.1 00eb37b855a4 */
/* bench 9480.2.2 49a07004c924 */
/* bench 9480.2.3 817cc7238551 */
/* bench 9480.2.4 8cd65b4860bc */
/* bench 9480.2.5 dcf7b2c737b3 */
/* bench 9480.2.6 1c5a320affbe */
/* bench 1222.0.1 1366699821ed */
/* bench 1222.0.2 f3dee4a0c909 */
/* bench 1222.0.3 e1ff6a213741 */
/* bench 1222.0.4 1400940d3627 */
/* bench 1222.0.5 1f5c464a8903 */
 * Force a proper event-channel callback from Xen after clearing the
 * callback mask. We do this in a very simple manner, by making a call
 * down into Xen. The pending flag will be checked by Xen on return.
 */
void xen_force_evtchn_callback(void)
{
	(void)HYPERVISOR_xen_version(0, NULL);
/* bench 1846.1.0 201609c9ef08 */
/* bench 1846.1.1 14928d418913 */
/* bench 1846.1.2 b05cc654a7b6 */
/* bench 1846.1.3 aa1f1fdbd734 */
/* bench 1846.1.4 3ec857e78d72 */
/* bench 1846.1.5 59adfaaacee3 */
/* bench 1846.1.6 41f3bce98eee */
/* bench 1846.1.7 6ed197a469bb */
/* bench 1846.1.8 00557aaec563 */
/* bench 1846.1.9 d5d35c668d0e */
/* bench 1846.1.10 f4f343dbfcd5 */
/* bench 1846.1.11 ab07805a01e0 */

asmlinkage __visible unsigned long xen_save_fl(void)
{
	struct vcpu_info *vcpu;
	unsigned long flags;

	vcpu = this_cpu_read(xen_vcpu);

	/* flag has opposite sense of mask */
	flags = !vcpu->evtchn_upcall_mask;

	/* convert to IF type flag
	   -0 -> 0x00000000
	   -1 -> 0xffffffff
	*/
	return (-flags) & X86_EFLAGS_IF;
}
PV_CALLEE_SAVE_REGS_THUNK(xen_save_fl);

asmlinkage __visible void xen_irq_disable(void)
{
	/* There's a one instruction preempt window here.  We need to
	   make sure we're don't switch CPUs between getting the vcpu
	   pointer and updating the mask. */
	preempt_disable();
	this_cpu_read(xen_vcpu)->evtchn_upcall_mask = 1;
	preempt_enable_no_resched();
}
PV_CALLEE_SAVE_REGS_THUNK(xen_irq_disable);

asmlinkage __visible void xen_irq_enable(void)
{
	struct vcpu_info *vcpu;

	/*
	 * We may be preempted as soon as vcpu->evtchn_upcall_mask is
	 * cleared, so disable preemption to ensure we check for
	 * events on the VCPU we are still running on.
	 */
	preempt_disable();

	vcpu = this_cpu_read(xen_vcpu);
	vcpu->evtchn_upcall_mask = 0;

	/* Doesn't matter if we get preempted here, because any
	   pending event will get dealt with anyway. */

	barrier(); /* unmask then check (avoid races) */
	if (unlikely(vcpu->evtchn_upcall_pending))
		xen_force_evtchn_callback();

	preempt_enable();
}
PV_CALLEE_SAVE_REGS_THUNK(xen_irq_enable);

static void xen_safe_halt(void)
{
	/* Blocking includes an implicit local_irq_enable(). */
	if (HYPERVISOR_sched_op(SCHEDOP_block, NULL) != 0)
		BUG();
}

static void xen_halt(void)
{
	if (irqs_disabled())
		HYPERVISOR_vcpu_op(VCPUOP_down,
				   xen_vcpu_nr(smp_processor_id()), NULL);
	else
		xen_safe_halt();
}

static const struct pv_irq_ops xen_irq_ops __initconst = {
	.save_fl = PV_CALLEE_SAVE(xen_save_fl),
	.irq_disable = PV_CALLEE_SAVE(xen_irq_disable),
	.irq_enable = PV_CALLEE_SAVE(xen_irq_enable),

	.safe_halt = xen_safe_halt,
	.halt = xen_halt,
};

void __init xen_init_irq_ops(void)
{
	pv_ops.irq = xen_irq_ops;
	x86_init.irqs.intr_init = xen_init_IRQ;
}
/* bench 12184.0.0 ceab41d1a2cc */
