Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Reading design: MOTOR_BI.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MOTOR_BI.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MOTOR_BI"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : MOTOR_BI
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/DispLogicosISE/P2/CONTROL_MOTOR_BI/RELOJ.v" into library work
Parsing module <RELOJ>.
Analyzing Verilog file "/home/ise/DispLogicosISE/P2/CONTROL_MOTOR_BI/MOTOR_BI.v" into library work
Parsing module <MOTOR_BI>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MOTOR_BI>.

Elaborating module <RELOJ>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MOTOR_BI>.
    Related source file is "/home/ise/DispLogicosISE/P2/CONTROL_MOTOR_BI/MOTOR_BI.v".
        p1 = 4'b0110
        p2 = 4'b0101
        p3 = 4'b1001
        p4 = 4'b1010
        pos1 = 2'b00
        pos2 = 2'b01
        pos3 = 2'b10
        pos4 = 2'b11
    Found 4-bit register for signal <next_pos>.
    Found 4-bit register for signal <presente>.
    Found 4-bit register for signal <pos>.
    Found 4-bit register for signal <ledsR>.
    Found 4-bit register for signal <ledsG>.
    Found 4-bit register for signal <futuro>.
    Found 4-bit 4-to-1 multiplexer for signal <_n0058> created at line 33.
    Found 4-bit 4-to-1 multiplexer for signal <_n0068> created at line 33.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MOTOR_BI> synthesized.

Synthesizing Unit <RELOJ>.
    Related source file is "/home/ise/DispLogicosISE/P2/CONTROL_MOTOR_BI/RELOJ.v".
    Found 1-bit register for signal <sampled_BOTON_DES>.
    Found 1-bit register for signal <BOTON_PRES_ASC>.
    Found 1-bit register for signal <BOTON_PRES_DES>.
    Found 22-bit register for signal <sclk>.
    Found 12-bit register for signal <CONTA>.
    Found 7-bit register for signal <INCREA>.
    Found 1-bit register for signal <MODOA>.
    Found 12-bit register for signal <CONTB>.
    Found 7-bit register for signal <INCREB>.
    Found 1-bit register for signal <MODOB>.
    Found 12-bit register for signal <CONT>.
    Found 7-bit register for signal <INCRE>.
    Found 1-bit register for signal <MODO>.
    Found 17-bit register for signal <CONT_FREC_300>.
    Found 1-bit register for signal <FREC_300>.
    Found 2-bit register for signal <CONTADOR_DISP>.
    Found 1-bit register for signal <SENAL_VAR>.
    Found 25-bit register for signal <RES>.
    Found 1-bit register for signal <SALIDA>.
    Found 8-bit register for signal <DIGIT_1_DISP>.
    Found 8-bit register for signal <DIGIT_2_DISP>.
    Found 8-bit register for signal <DIGIT_3_DISP>.
    Found 8-bit register for signal <DIGIT_4_DISP>.
    Found 16-bit register for signal <DISPLAY>.
    Found 1-bit register for signal <sampled_BOTON_ASC>.
    Found 12-bit subtractor for signal <CONT[11]_GND_2_o_sub_21_OUT> created at line 67.
    Found 25-bit subtractor for signal <RES[24]_GND_2_o_sub_53_OUT> created at line 130.
    Found 22-bit adder for signal <sclk[21]_GND_2_o_add_4_OUT> created at line 30.
    Found 12-bit adder for signal <CONT[11]_GND_2_o_add_8_OUT> created at line 50.
    Found 17-bit adder for signal <CONT_FREC_300[16]_GND_2_o_add_42_OUT> created at line 110.
    Found 2-bit adder for signal <CONTADOR_DISP[1]_GND_2_o_add_47_OUT> created at line 116.
    Found 4-bit adder for signal <n0245> created at line 163.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_60_OUT> created at line 163.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_63_OUT> created at line 163.
    Found 4-bit adder for signal <n0255> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_69_OUT> created at line 163.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_72_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_75_OUT> created at line 163.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_78_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_81_OUT> created at line 163.
    Found 4-bit adder for signal <n0274> created at line 161.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_87_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_90_OUT> created at line 163.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_93_OUT> created at line 161.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_96_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_99_OUT> created at line 163.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_102_OUT> created at line 161.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_105_OUT> created at line 162.
    Found 4-bit adder for signal <GND_2_o_GND_2_o_add_108_OUT> created at line 163.
    Found 16x8-bit Read Only RAM for signal <UNID[3]_GND_2_o_wide_mux_112_OUT>
    Found 16x8-bit Read Only RAM for signal <DECE[3]_GND_2_o_wide_mux_113_OUT>
    Found 16x8-bit Read Only RAM for signal <CENT[3]_GND_2_o_wide_mux_114_OUT>
    Found 16x8-bit Read Only RAM for signal <MILL[3]_GND_2_o_wide_mux_115_OUT>
    Found 16-bit 4-to-1 multiplexer for signal <CONTADOR_DISP[1]_DIGIT_1_DISP[7]_wide_mux_121_OUT> created at line 242.
    Found 1-bit comparator not equal for signal <sampled_BOTON_ASC_BOTON_ASC_equal_3_o> created at line 26
    Found 1-bit comparator not equal for signal <sampled_BOTON_DES_BOTON_DES_equal_4_o> created at line 27
    Found 12-bit comparator greater for signal <GND_2_o_CONT[11]_LessThan_11_o> created at line 53
    Found 12-bit comparator greater for signal <GND_2_o_CONT[11]_LessThan_13_o> created at line 58
    Found 12-bit comparator greater for signal <CONT[11]_GND_2_o_LessThan_23_o> created at line 70
    Found 12-bit comparator greater for signal <CONT[11]_GND_2_o_LessThan_25_o> created at line 75
    Found 25-bit comparator greater for signal <RES[24]_GND_2_o_LessThan_52_o> created at line 125
    Found 3-bit comparator lessequal for signal <n0074> created at line 163
    Found 4-bit comparator lessequal for signal <n0078> created at line 163
    Found 4-bit comparator lessequal for signal <n0082> created at line 163
    Found 3-bit comparator lessequal for signal <n0086> created at line 162
    Found 4-bit comparator lessequal for signal <n0090> created at line 163
    Found 4-bit comparator lessequal for signal <n0094> created at line 162
    Found 4-bit comparator lessequal for signal <n0098> created at line 163
    Found 4-bit comparator lessequal for signal <n0102> created at line 162
    Found 4-bit comparator lessequal for signal <n0106> created at line 163
    Found 3-bit comparator lessequal for signal <n0110> created at line 161
    Found 4-bit comparator lessequal for signal <n0114> created at line 162
    Found 4-bit comparator lessequal for signal <n0118> created at line 163
    Found 4-bit comparator lessequal for signal <n0122> created at line 161
    Found 4-bit comparator lessequal for signal <n0126> created at line 162
    Found 4-bit comparator lessequal for signal <n0130> created at line 163
    Found 4-bit comparator lessequal for signal <n0134> created at line 161
    Found 4-bit comparator lessequal for signal <n0138> created at line 162
    Found 4-bit comparator lessequal for signal <n0142> created at line 163
    Summary:
	inferred   4 RAM(s).
	inferred  24 Adder/Subtractor(s).
	inferred 181 D-type flip-flop(s).
	inferred  25 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <RELOJ> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 24
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 25-bit subtractor                                     : 1
 4-bit adder                                           : 18
# Registers                                            : 31
 1-bit register                                        : 10
 12-bit register                                       : 3
 16-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 1
 25-bit register                                       : 1
 4-bit register                                        : 6
 7-bit register                                        : 3
 8-bit register                                        : 4
# Comparators                                          : 25
 1-bit comparator not equal                            : 2
 12-bit comparator greater                             : 4
 25-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 15
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 4-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RELOJ>.
The following registers are absorbed into accumulator <RES>: 1 register on signal <RES>.
The following registers are absorbed into counter <sclk>: 1 register on signal <sclk>.
The following registers are absorbed into counter <CONT_FREC_300>: 1 register on signal <CONT_FREC_300>.
The following registers are absorbed into counter <CONTADOR_DISP>: 1 register on signal <CONTADOR_DISP>.
INFO:Xst:3231 - The small RAM <Mram_UNID[3]_GND_2_o_wide_mux_112_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(UNID<2:0>,CONT<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_DECE[3]_GND_2_o_wide_mux_113_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(DECE<2:0>,UNID<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_MILL[3]_GND_2_o_wide_mux_115_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("0",MILL<3>,n0173<3>,CENT<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CENT[3]_GND_2_o_wide_mux_114_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(CENT<2:0>,DECE<3>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RELOJ> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 20
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 4-bit adder                                           : 18
# Counters                                             : 3
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Accumulators                                         : 1
 25-bit down loadable accumulator                      : 1
# Registers                                            : 139
 Flip-Flops                                            : 139
# Comparators                                          : 25
 1-bit comparator not equal                            : 2
 12-bit comparator greater                             : 4
 25-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 3
 4-bit comparator lessequal                            : 15
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 5
 16-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 4-bit 4-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <DIGIT_4_DISP_0> has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_0> (without init value) has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_1> (without init value) has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_2> (without init value) has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DISPLAY_3> (without init value) has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <futuro_2> has a constant value of 0 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <futuro_3> has a constant value of 0 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <presente_2> has a constant value of 0 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <presente_3> has a constant value of 0 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MOTOR_BI> ...
INFO:Xst:2261 - The FF/Latch <futuro_1> in Unit <MOTOR_BI> is equivalent to the following FF/Latch, which will be removed : <next_pos_3> 
INFO:Xst:2261 - The FF/Latch <presente_1> in Unit <MOTOR_BI> is equivalent to the following FF/Latch, which will be removed : <pos_3> 

Optimizing unit <RELOJ> ...
WARNING:Xst:1293 - FF/Latch <CONTA_11> has a constant value of 0 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DIGIT_4_DISP_4> in Unit <RELOJ> is equivalent to the following FF/Latch, which will be removed : <DIGIT_4_DISP_7> 
WARNING:Xst:1293 - FF/Latch <CONTA_11> has a constant value of 0 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DIGIT_1_DISP_0> has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_2_DISP_0> has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_3_DISP_0> has a constant value of 1 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DIGIT_4_DISP_6> has a constant value of 0 in block <RELOJ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U1/DIGIT_4_DISP_6> has a constant value of 0 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U1/DIGIT_3_DISP_0> has a constant value of 1 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U1/DIGIT_2_DISP_0> has a constant value of 1 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U1/DIGIT_1_DISP_0> has a constant value of 1 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U1/DIGIT_4_DISP_7> in Unit <MOTOR_BI> is equivalent to the following FF/Latch, which will be removed : <U1/DIGIT_4_DISP_4> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <U1/DISPLAY_8> (without init value) has a constant value of 1 in block <MOTOR_BI>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MOTOR_BI, actual ratio is 6.
FlipFlop U1/CONT_6 has been replicated 2 time(s)
FlipFlop U1/CONT_7 has been replicated 3 time(s)
FlipFlop presente_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 193
 Flip-Flops                                            : 193

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MOTOR_BI.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 533
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 42
#      LUT2                        : 67
#      LUT3                        : 35
#      LUT4                        : 22
#      LUT5                        : 44
#      LUT6                        : 116
#      MUXCY                       : 92
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 193
#      FD                          : 114
#      FDE                         : 30
#      FDR                         : 49
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 4
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             181  out of  11440     1%  
 Number of Slice LUTs:                  337  out of   5720     5%  
    Number used as Logic:               337  out of   5720     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    345
   Number with an unused Flip Flop:     164  out of    345    47%  
   Number with an unused LUT:             8  out of    345     2%  
   Number of fully used LUT-FF pairs:   173  out of    345    50%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    160    20%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
U1/SALIDA                          | NONE(futuro_0)          | 5     |
clk                                | BUFGP                   | 136   |
U1/FREC_300                        | NONE(U1/CONTADOR_DISP_1)| 13    |
U1/BOTON_PRES_DES                  | BUFG                    | 20    |
U1/BOTON_PRES_ASC                  | NONE(U1/CONTA_10)       | 19    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.126ns (Maximum Frequency: 109.577MHz)
   Minimum input arrival time before clock: 3.820ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/FREC_300'
  Clock period: 3.165ns (frequency: 315.956MHz)
  Total number of paths / destination ports: 29 / 15
-------------------------------------------------------------------------
Delay:               3.165ns (Levels of Logic = 1)
  Source:            U1/CONTADOR_DISP_1 (FF)
  Destination:       U1/CONTADOR_DISP_1 (FF)
  Source Clock:      U1/FREC_300 rising
  Destination Clock: U1/FREC_300 rising

  Data Path: U1/CONTADOR_DISP_1 to U1/CONTADOR_DISP_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.525   1.206  U1/CONTADOR_DISP_1 (U1/CONTADOR_DISP_1)
     LUT2:I0->O            2   0.250   0.725  U1/CONTADOR_DISP[1]_PWR_2_o_equal_47_o<1>1 (U1/CONTADOR_DISP[1]_PWR_2_o_equal_47_o)
     FDR:R                     0.459          U1/CONTADOR_DISP_0
    ----------------------------------------
    Total                      3.165ns (1.234ns logic, 1.931ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.126ns (frequency: 109.577MHz)
  Total number of paths / destination ports: 80875 / 184
-------------------------------------------------------------------------
Delay:               9.126ns (Levels of Logic = 6)
  Source:            U1/CONT_8 (FF)
  Destination:       U1/DIGIT_3_DISP_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/CONT_8 to U1/DIGIT_3_DISP_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.525   1.511  U1/CONT_8 (U1/CONT_8)
     LUT5:I1->O           12   0.254   1.069  U1/Mmux_GND_2_o_GND_2_o_mux_64_OUT41 (U1/Madd_n0255_cy<0>)
     LUT6:I5->O           19   0.254   1.261  U1/Mmux_GND_2_o_GND_2_o_mux_76_OUT41 (U1/Madd_GND_2_o_GND_2_o_add_78_OUT_cy<0>)
     LUT5:I4->O           17   0.254   1.209  U1/Mmux_GND_2_o_GND_2_o_mux_79_OUT41 (U1/Madd_n0274_cy<0>)
     LUT6:I5->O           10   0.254   1.008  U1/Mmux_n017341 (U1/n0173<3>)
     LUT6:I5->O            5   0.254   0.949  U1/GND_2_o_GND_2_o_LessThan_102_o1 (U1/GND_2_o_GND_2_o_LessThan_102_o)
     LUT6:I4->O            1   0.250   0.000  U1/Mram_CENT[3]_GND_2_o_wide_mux_114_OUT42 (U1/Mram_CENT[3]_GND_2_o_wide_mux_114_OUT4)
     FD:D                      0.074          U1/DIGIT_3_DISP_4
    ----------------------------------------
    Total                      9.126ns (2.119ns logic, 7.007ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/SALIDA'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.406ns (Levels of Logic = 2)
  Source:            paro (PAD)
  Destination:       futuro_0 (FF)
  Destination Clock: U1/SALIDA rising

  Data Path: paro to futuro_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  paro_IBUF (paro_IBUF)
     INV:I->O              5   0.255   0.840  _n0081_inv1_INV_0 (_n0081_inv)
     FDE:CE                    0.302          futuro_0
    ----------------------------------------
    Total                      3.406ns (1.885ns logic, 1.521ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 2)
  Source:            direccion (PAD)
  Destination:       ledsR_0 (FF)
  Destination Clock: clk rising

  Data Path: direccion to ledsR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   0.975  direccion_IBUF (direccion_IBUF)
     INV:I->O              4   0.255   0.803  direccion_inv1_INV_0 (direccion_inv)
     FDR:R                     0.459          ledsR_0
    ----------------------------------------
    Total                      3.820ns (2.042ns logic, 1.778ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            presente_1_1 (FF)
  Destination:       pos<3> (PAD)
  Source Clock:      clk rising

  Data Path: presente_1_1 to pos<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  presente_1_1 (presente_1_1)
     OBUF:I->O                 2.912          pos_3_OBUF (pos<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/FREC_300'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            U1/DISPLAY_15 (FF)
  Destination:       display<15> (PAD)
  Source Clock:      U1/FREC_300 rising

  Data Path: U1/DISPLAY_15 to display<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  U1/DISPLAY_15 (U1/DISPLAY_15)
     OBUF:I->O                 2.912          display_15_OBUF (display<15>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/BOTON_PRES_ASC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.216|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/BOTON_PRES_DES
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.903|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/FREC_300
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/FREC_300    |    3.165|         |         |         |
clk            |    1.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/SALIDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.300|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
U1/BOTON_PRES_ASC|    1.535|         |         |         |
U1/BOTON_PRES_DES|    1.639|         |         |         |
U1/SALIDA        |    1.402|         |         |         |
clk              |    9.126|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 52.39 secs
 
--> 


Total memory usage is 388276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    9 (   0 filtered)

