// Seed: 3640480162
module module_0;
  assign id_1[-1'b0] = id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    output tri1 id_8
);
  always id_8 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3 >> ~id_3;
  always
    if (id_2) id_5 = id_2;
    else begin : LABEL_0
      if (1 && 1'b0 ? id_1 - "" : id_4);
    end
  module_0 modCall_1 ();
endmodule
