(DATABASE_VERSION 17)
(ENTITY_FILE
  (ENTITY
    (OBID "ent914a642026de43554572d74d0ca514e7")
    (PROPERTIES
      (PROPERTY "STAMP_PLATFORM" "PC")
      (PROPERTY "STAMP_REVISION" "Revision 2")
      (PROPERTY "STAMP_TIME" "Sun Jun 07 20:51:48 2015")
      (PROPERTY "STAMP_TOOL" "Ease")
      (PROPERTY "STAMP_VERSION" "8.0")
    )
    (HDL_IDENT
      (NAME "DisplayBlock")
      (USERNAME 1)
    )
    (GEOMETRY 0 0 2304 1088)
    (SIDE 0)
    (HDL 1)
    (EXTERNAL 0)
    (OBJSTAMP
      (DESIGNER "mohammed.bensalah")
      (CREATED 1429532002 "Mon Apr 20 14:13:22 2015")
      (MODIFIED 1433702594 "Sun Jun 07 20:43:14 2015")
    )
    (PORT
      (OBID "eprt914a642088de43554572d74daca514e7")
      (HDL_IDENT
        (NAME "time_bc_out")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 2)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "7" "0")
          )
        )
      )
      (GEOMETRY 2264 88 2344 168)
      (SIDE 1)
      (LABEL
        (POSITION 2240 128)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 1)
        (ALIGNMENT 5)
        (FORMAT 35)
        (TEXT "time_bc_out(7:0)")
      )
    )
    (PORT
      (OBID "eprt914a64203ade43554572d74deca514e7")
      (HDL_IDENT
        (NAME "debug_leds")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 2)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "7" "0")
          )
        )
      )
      (GEOMETRY 2264 408 2344 488)
      (SIDE 1)
      (LABEL
        (POSITION 2240 448)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 1)
        (ALIGNMENT 5)
        (FORMAT 35)
        (TEXT "debug_leds(7:0)")
      )
    )
    (PORT
      (OBID "eprt914a64206ede43554572d74d2da514e7")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "chip_select")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
        )
      )
      (GEOMETRY -40 152 40 232)
      (SIDE 3)
      (LABEL
        (POSITION 64 192)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "chip_select")
      )
    )
    (PORT
      (OBID "eprt914a64206fde43554572d74d6da514e7")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "data_in")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "7" "0")
          )
        )
      )
      (GEOMETRY -40 408 40 488)
      (SIDE 3)
      (LABEL
        (POSITION 64 448)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "data_in(7:0)")
      )
    )
    (PORT
      (OBID "eprt914a6420cc5f43554572d74dada514e7")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "adress")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "2" "0")
          )
        )
      )
      (GEOMETRY -40 536 40 616)
      (SIDE 3)
      (LABEL
        (POSITION 64 576)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "adress(2:0)")
      )
    )
    (PORT
      (OBID "eprt914a64206e7f43554572d74d9fa514e7")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "clk")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
        )
      )
      (GEOMETRY -40 792 40 872)
      (SIDE 3)
      (LABEL
        (POSITION 64 832)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "clk")
      )
    )
    (PORT
      (OBID "eprt914a6420f08f43554572d74ddfa514e7")
      (HDL_IDENT
        (NAME "reset_n")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
        )
      )
      (GEOMETRY -40 920 40 1000)
      (SIDE 3)
      (LABEL
        (POSITION 64 960)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "reset_n")
      )
    )
    (PORT
      (OBID "eprt914a642099cf43554572d74db9b514e7")
      (HDL_IDENT
        (NAME "program_counter")
        (USERNAME 1)
        (ATTRIBUTES
          (TYPE "std_logic_vector")
          (MODE 2)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "7" "0")
          )
        )
      )
      (GEOMETRY 2264 536 2344 616)
      (SIDE 1)
      (LABEL
        (POSITION 2240 576)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 1)
        (ALIGNMENT 5)
        (FORMAT 35)
        (TEXT "program_counter(7:0)")
      )
    )
    (PORT
      (OBID "eprt914a642094df43554572d74daab514e7")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "adress_program")
        (USERNAME 1)
        (ATTRIBUTES
          (TYPE "std_logic_vector")
          (MODE 1)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "9" "0")
          )
        )
      )
      (GEOMETRY -40 280 40 360)
      (SIDE 3)
      (LABEL
        (POSITION 64 320)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "adress_program(9:0)")
      )
    )
    (PORT
      (OBID "eprt914a64208812e355cd60d74dc2e3ec03")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "switch")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
          (CONSTRAINT
            (DIRECTION 1)
            (RANGE "1" "0")
          )
        )
      )
      (GEOMETRY -40 664 40 744)
      (SIDE 3)
      (LABEL
        (POSITION 64 704)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "switch(1:0)")
      )
    )
    (PORT
      (OBID "eprt914a64204d32e355cd60d74d39f3ec03")
      (HDL_IDENT
        (NAME "FrameComplete")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 2)
        )
      )
      (GEOMETRY 2264 664 2344 744)
      (SIDE 1)
      (LABEL
        (POSITION 2240 704)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 1)
        (ALIGNMENT 5)
        (FORMAT 35)
        (TEXT "FrameComplete")
      )
    )
    (PORT
      (OBID "eprt914a6420cd32e355cd60d74d79f3ec03")
      (HDL_IDENT
        (NAME "FrameIncorrect")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 2)
        )
      )
      (GEOMETRY 2264 792 2344 872)
      (SIDE 1)
      (LABEL
        (POSITION 2240 832)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 1)
        (ALIGNMENT 5)
        (FORMAT 35)
        (TEXT "FrameIncorrect")
      )
    )
    (PORT
      (OBID "eprt914a6420df32e355cd60d74db9f3ec03")
      (HDL_IDENT
        (NAME "FrameReception")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 2)
        )
      )
      (GEOMETRY 2264 920 2344 1000)
      (SIDE 1)
      (LABEL
        (POSITION 2240 960)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 1)
        (ALIGNMENT 5)
        (FORMAT 35)
        (TEXT "FrameReception")
      )
    )
    (PORT
      (OBID "eprt914a64202273e355cd60d74d6734ec03")
      (PROPERTIES
        (PROPERTY "SensitivityList" "Yes")
      )
      (HDL_IDENT
        (NAME "write")
        (USERNAME 1)
        (ATTRIBUTES
          (MODE 1)
        )
      )
      (GEOMETRY -40 24 40 104)
      (SIDE 3)
      (LABEL
        (POSITION 64 64)
        (SCALE 96)
        (COLOR_LINE 0)
        (SIDE 3)
        (ALIGNMENT 3)
        (FORMAT 35)
        (TEXT "write")
      )
    )
    (ARCH_DECLARATION 2 "arch914a642026de43554572d74d3ca514e7" "rtl")
  )
  (ARCH_DEFINITION
    (OBID "arch914a642026de43554572d74d3ca514e7")
    (HDL_IDENT
      (NAME "rtl")
      (USERNAME 1)
    )
    (TYPE 2)
    (HDL_FILE
      (VHDL_FILE
        (OBID "file914a642026de43554572d74d4ca514e7")
        (NAME "rtl.vhd")
        (VALUE "-- EASE/HDL begin --------------------------------------------------------------"
               "-- "
               "-- Architecture 'rtl' of entity 'DisplayBlock'."
               "-- "
               "--------------------------------------------------------------------------------"
               "-- "
               "-- Copy of the interface declaration:"
               "-- "
               "--   port ("
               "--     FrameComplete   : out    std_logic;"
               "--     FrameIncorrect  : out    std_logic;"
               "--     FrameReception  : out    std_logic;"
               "--     adress          : in     std_logic_vector(2 downto 0);"
               "--     adress_program  : in     std_logic_vector(9 downto 0);"
               "--     chip_select     : in     std_logic;"
               "--     clk             : in     std_logic;"
               "--     data_in         : in     std_logic_vector(7 downto 0);"
               "--     debug_leds      : out    std_logic_vector(7 downto 0);"
               "--     program_counter : out    std_logic_vector(7 downto 0);"
               "--     reset_n         : in     std_logic;"
               "--     switch          : in     std_logic_vector(1 downto 0);"
               "--     time_bc_out     : out    std_logic_vector(7 downto 0);"
               "--     write           : in     std_logic);"
               "-- "
               "-- EASE/HDL end ----------------------------------------------------------------"
               ""
               "architecture rtl of DisplayBlock is"
               " "
               "constant bit_count_addr 	: std_logic_vector(2 downto 0) := \"000\";"
               "constant hour_addr   		: std_logic_vector(2 downto 0) := \"001\";"
               "constant min_addr			: std_logic_vector(2 downto 0) := \"010\";"
               "constant debug_led_addr 	: std_logic_vector(2 downto 0) := \"011\";"
               "constant status_addr  		: std_logic_vector(2 downto 0) := \"100\";"
               ""
               "signal Reg_bit_count 		: std_logic_vector(7 downto 0);"
               "signal Reg_hour				: std_logic_vector(7 downto 0); "
               "signal Reg_minutes			: std_logic_vector(7 downto 0);"
               "signal Reg_debug_leds 		: std_logic_vector(7 downto 0);  "
               "signal Reg_status		 	: std_logic_vector(7 downto 0);"
               ""
               "begin"
               ""
               "P1:process(clk, reset_n)"
               ""
               "	begin"
               "     "
               "	if reset_n = '0' then"
               "	 	Reg_bit_count   <= (others => '0');"
               "	 	Reg_hour	    <= (others => '0');"
               "		Reg_minutes	    <= (others => '0');"
               "	 	Reg_debug_leds  <= (others => '0');"
               "	 	Reg_status	    <= (others => '0');"
               "	    program_counter <= (others => '0');"
               "	"
               "	elsif clk'EVENT AND clk = '1' then"
               "	"
               "		if chip_select = '1' then "
               "            "
               "            if write = '1' then"
               "            "
               "				program_counter <= adress_program(7 downto 0);"
               "			 "
               "				case adress is"
               "			"
               "			   		when bit_count_addr => "
               "						Reg_bit_count <= data_in;"
               "					when hour_addr =>"
               "						Reg_hour <= data_in;  "
               "				   	when min_addr =>"
               "				   		Reg_minutes <= data_in;  "
               "					when debug_led_addr =>"
               "						Reg_debug_leds <= data_in; "
               "						"
               "					when status_addr =>"
               "						Reg_status <= data_in;  "
               "						"
               "					when others =>       "
               "						null;"
               "				"
               "				end case; "
               "			end if;"
               " 		end if;   "
               " 	end if;"
               " 	"
               "end process;"
               ""
               "debug_leds		<= Reg_debug_leds;"
               ""
               "FrameComplete 	<= '1' WHEN Reg_status(1 downto 0) = \"10\" ELSE '0';"
               "FrameIncorrect 	<= (Reg_status(2) XOR Reg_status(5)) OR (Reg_status(3) XOR Reg_status(6))OR (Reg_status(4) XOR Reg_status(7));"
               "FrameReception 	<= '1' WHEN Reg_status(1 downto 0) = \"01\" ELSE '0';"
               ""
               "time_bc_out		<= Reg_bit_count when switch(0) = '1' else"
               "				   Reg_hour when switch(1) = '0' else	"
               "				   Reg_minutes when switch(1) = '1' else"
               "				   (others => '0');						"
               "		"
               "	"
               "	"
               ""
               "end architecture rtl ; -- of DisplayBlock"
               ""
               "")
      )
      (VERILOG_FILE
        (OBID "file914a6420bcb1e355cd60d74d2583ec03")
        (NAME "rtl.v")
        (VALUE "")
      )
    )
  )
)
(END_OF_FILE)
