INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:49:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            fork15/control/generateBlocks[6].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 1.852ns (16.471%)  route 9.392ns (83.529%))
  Logic Levels:           21  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1616, unset)         0.508     0.508    buffer24/clk
    SLICE_X16Y85         FDRE                                         r  buffer24/outs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y85         FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer24/outs_reg[17]/Q
                         net (fo=7, routed)           0.702     1.442    buffer25/control/Memory_reg[0][31][17]
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.126     1.568 f  buffer25/control/Memory[0][17]_i_1/O
                         net (fo=2, routed)           0.424     1.992    cmpi1/buffer25_outs[17]
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.126     2.118 r  cmpi1/x_loadEn_INST_0_i_17/O
                         net (fo=1, routed)           0.288     2.406    cmpi1/x_loadEn_INST_0_i_17_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     2.668 r  cmpi1/x_loadEn_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.668    cmpi1/x_loadEn_INST_0_i_4_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.717 f  cmpi1/x_loadEn_INST_0_i_3/CO[3]
                         net (fo=70, routed)          0.550     3.267    buffer35/control/result[0]
    SLICE_X15Y76         LUT5 (Prop_lut5_I0_O)        0.043     3.310 r  buffer35/control/fullReg_i_7__2/O
                         net (fo=4, routed)           0.542     3.852    control_merge0/tehb/control/fullReg_reg_18
    SLICE_X24Y76         LUT6 (Prop_lut6_I5_O)        0.043     3.895 r  control_merge0/tehb/control/dataReg[31]_i_6__0/O
                         net (fo=101, routed)         1.012     4.907    control_merge0/tehb/control/fullReg_reg_2
    SLICE_X21Y89         LUT5 (Prop_lut5_I1_O)        0.051     4.958 r  control_merge0/tehb/control/outs[31]_i_3/O
                         net (fo=2, routed)           0.497     5.455    cmpi0/buffer10_outs[31]
    SLICE_X21Y86         LUT4 (Prop_lut4_I3_O)        0.138     5.593 r  cmpi0/fullReg_i_7/O
                         net (fo=1, routed)           0.000     5.593    cmpi0/fullReg_i_7_n_0
    SLICE_X21Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.158     5.751 r  cmpi0/fullReg_reg_i_3/CO[3]
                         net (fo=43, routed)          0.872     6.623    init0/control/result[0]
    SLICE_X34Y75         LUT5 (Prop_lut5_I2_O)        0.054     6.677 r  init0/control/transmitValue_i_3__31/O
                         net (fo=3, routed)           0.171     6.848    buffer38/outputValid_reg_5
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.131     6.979 f  buffer38/fullReg_i_2__19/O
                         net (fo=5, routed)           0.355     7.334    buffer20/fullReg_reg_3
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.043     7.377 r  buffer20/outputValid_i_4/O
                         net (fo=8, routed)           0.352     7.729    fork29/control/generateBlocks[1].regblock/i___1_i_7_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I3_O)        0.043     7.772 f  fork29/control/generateBlocks[1].regblock/i___1_i_11/O
                         net (fo=2, routed)           0.245     8.017    fork28/control/generateBlocks[2].regblock/blockStopArray[1]
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.043     8.060 r  fork28/control/generateBlocks[2].regblock/i___1_i_7/O
                         net (fo=4, routed)           0.301     8.361    fork27/control/generateBlocks[0].regblock/Full_reg_1
    SLICE_X32Y74         LUT6 (Prop_lut6_I4_O)        0.043     8.404 r  fork27/control/generateBlocks[0].regblock/join_inputs/i___1_i_3/O
                         net (fo=1, routed)           0.370     8.774    fork26/control/generateBlocks[1].regblock/addi12_result_ready
    SLICE_X24Y70         LUT6 (Prop_lut6_I4_O)        0.043     8.817 r  fork26/control/generateBlocks[1].regblock/i___1_i_2/O
                         net (fo=11, routed)          0.516     9.333    fork22/control/generateBlocks[3].regblock/transmitValue_reg_5
    SLICE_X13Y69         LUT6 (Prop_lut6_I3_O)        0.043     9.376 r  fork22/control/generateBlocks[3].regblock/join_inputs//i___1/O
                         net (fo=4, routed)           0.305     9.681    fork17/control/generateBlocks[2].regblock/addi7_result_ready
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.043     9.724 r  fork17/control/generateBlocks[2].regblock/transmitValue_i_3__13/O
                         net (fo=3, routed)           0.360    10.084    buffer35/control/transmitValue_reg_20
    SLICE_X14Y75         LUT6 (Prop_lut6_I4_O)        0.043    10.127 f  buffer35/control/transmitValue_i_2__24/O
                         net (fo=2, routed)           0.417    10.544    fork15/control/generateBlocks[13].regblock/transmitValue_reg_3
    SLICE_X20Y75         LUT6 (Prop_lut6_I2_O)        0.043    10.587 f  fork15/control/generateBlocks[13].regblock/fullReg_i_2__5/O
                         net (fo=22, routed)          0.857    11.444    fork15/control/generateBlocks[6].regblock/transmitValue_reg_2
    SLICE_X41Y77         LUT5 (Prop_lut5_I3_O)        0.052    11.496 r  fork15/control/generateBlocks[6].regblock/transmitValue_i_1__30/O
                         net (fo=1, routed)           0.256    11.752    fork15/control/generateBlocks[6].regblock/transmitValue_i_1__30_n_0
    SLICE_X41Y77         FDSE                                         r  fork15/control/generateBlocks[6].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=1616, unset)         0.483    13.683    fork15/control/generateBlocks[6].regblock/clk
    SLICE_X41Y77         FDSE                                         r  fork15/control/generateBlocks[6].regblock/transmitValue_reg/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X41Y77         FDSE (Setup_fdse_C_D)       -0.103    13.544    fork15/control/generateBlocks[6].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.752    
  -------------------------------------------------------------------
                         slack                                  1.792    




