Simulator report for counter
Wed Jan 24 14:18:16 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------+
; Simulator Summary                             ;
+-----------------------------+-----------------+
; Type                        ; Value           ;
+-----------------------------+-----------------+
; Simulation Start Time       ; 0 ps            ;
; Simulation End Time         ; 100.0 ns        ;
; Simulation Netlist Size     ; 99 nodes        ;
; Simulation Coverage         ;       7.87 %    ;
; Total Number of Transitions ; 77              ;
; Simulation Breakpoints      ; 0               ;
; Family                      ; FLEX10K         ;
; Device                      ; EPF10K70RC240-4 ;
+-----------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; End time                                                                                   ; 100 ns     ;               ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       7.87 % ;
; Total nodes checked                                 ; 99           ;
; Total output ports checked                          ; 127          ;
; Total output ports with complete 1/0-value coverage ; 10           ;
; Total output ports with no 1/0-value coverage       ; 110          ;
; Total output ports with no 1-value coverage         ; 114          ;
; Total output ports with no 0-value coverage         ; 113          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                ; Output Port Name                                                                              ; Output Port Type ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]      ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]      ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]      ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT ; cout             ;
; |my_counter|LessThan0~21                                                                 ; |my_counter|LessThan0~41                                                                      ; cascout          ;
; |my_counter|LessThan0~25                                                                 ; |my_counter|LessThan0~25                                                                      ; data_out0        ;
; |my_counter|clk                                                                          ; |my_counter|clk~corein                                                                        ; dataout          ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |my_counter|my8bitdisplay:digitdisp|result[2]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[2]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[3]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[3]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[4]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[4]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[5]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[5]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[6]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[6]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[7]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[7]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[2]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[2]                                                                                                            ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[3]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[3]                                                                                                            ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[4]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[4]                                                                                                            ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[7]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[7]                                                                                                            ; data_out0        ;
; |my_counter|disp_input_digit[0]                                                                                                                       ; |my_counter|disp_input_digit[0]                                                                                                                         ; data_out0        ;
; |my_counter|disp_input_digit[1]                                                                                                                       ; |my_counter|disp_input_digit[1]                                                                                                                         ; data_out0        ;
; |my_counter|disp_input_digit[2]                                                                                                                       ; |my_counter|disp_input_digit[2]                                                                                                                         ; data_out0        ;
; |my_counter|disp_input_digit[3]                                                                                                                       ; |my_counter|disp_input_digit[3]                                                                                                                         ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux6~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux6~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux5~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux5~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux4~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux4~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux3~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux3~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux1~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux1~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux0~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux0~0                                                                                                              ; data_out0        ;
; |my_counter|disp_input_unit[0]                                                                                                                        ; |my_counter|disp_input_unit[0]                                                                                                                          ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                                      ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT                                                                 ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]      ; data_out0        ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~COUT ; cout             ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                                      ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT                                                                 ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]      ; data_out0        ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~COUT ; cout             ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                                      ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT                                                                 ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]      ; data_out0        ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~COUT ; cout             ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                                      ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux6~2                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux6~2                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux2~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux2~0                                                                                                              ; data_out0        ;
; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]    ; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT                                                          ; cout             ;
; |my_counter|LessThan0~0                                                                                                                               ; |my_counter|LessThan0~0                                                                                                                                 ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT                                                           ; cout             ;
; |my_counter|LessThan0~1                                                                                                                               ; |my_counter|LessThan0~1                                                                                                                                 ; data_out0        ;
; |my_counter|LessThan0~2                                                                                                                               ; |my_counter|LessThan0~2                                                                                                                                 ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT                                                          ; cout             ;
; |my_counter|LessThan0~4                                                                                                                               ; |my_counter|LessThan0~4                                                                                                                                 ; data_out0        ;
; |my_counter|LessThan0~7                                                                                                                               ; |my_counter|LessThan0~7                                                                                                                                 ; data_out0        ;
; |my_counter|count~9                                                                                                                                   ; |my_counter|count~9                                                                                                                                     ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1                                                                  ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1                                                                    ; data_out0        ;
; |my_counter|count~10                                                                                                                                  ; |my_counter|count~10                                                                                                                                    ; data_out0        ;
; |my_counter|count~11                                                                                                                                  ; |my_counter|count~11                                                                                                                                    ; data_out0        ;
; |my_counter|Add2~0                                                                                                                                    ; |my_counter|Add2~0                                                                                                                                      ; data_out0        ;
; |my_counter|count~12                                                                                                                                  ; |my_counter|count~12                                                                                                                                    ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT                                                           ; cout             ;
; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]    ; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT                                                           ; cout             ;
; |my_counter|LessThan0~17                                                                                                                              ; |my_counter|LessThan0~35                                                                                                                                ; cascout          ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT                                                          ; cout             ;
; |my_counter|LessThan0~23                                                                                                                              ; |my_counter|LessThan0~23                                                                                                                                ; data_out0        ;
; |my_counter|LessThan0~19                                                                                                                              ; |my_counter|LessThan0~38                                                                                                                                ; cascout          ;
; |my_counter|LessThan0~24                                                                                                                              ; |my_counter|LessThan0~24                                                                                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT                                                           ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT                                                           ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT                                                           ; cout             ;
; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]    ; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~COUT ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~25 ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~26   ; data_out0        ;
; |my_counter|count_down                                                                                                                                ; |my_counter|count_down~corein                                                                                                                           ; dataout          ;
; |my_counter|count_up                                                                                                                                  ; |my_counter|count_up~corein                                                                                                                             ; dataout          ;
; |my_counter|segm_o1[0]                                                                                                                                ; |my_counter|segm_o1[0]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[2]                                                                                                                                ; |my_counter|segm_o1[2]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[3]                                                                                                                                ; |my_counter|segm_o1[3]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[4]                                                                                                                                ; |my_counter|segm_o1[4]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[5]                                                                                                                                ; |my_counter|segm_o1[5]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[6]                                                                                                                                ; |my_counter|segm_o1[6]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[7]                                                                                                                                ; |my_counter|segm_o1[7]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[0]                                                                                                                                ; |my_counter|segm_o2[0]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[1]                                                                                                                                ; |my_counter|segm_o2[1]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[2]                                                                                                                                ; |my_counter|segm_o2[2]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[3]                                                                                                                                ; |my_counter|segm_o2[3]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[4]                                                                                                                                ; |my_counter|segm_o2[4]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[5]                                                                                                                                ; |my_counter|segm_o2[5]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[6]                                                                                                                                ; |my_counter|segm_o2[6]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[7]                                                                                                                                ; |my_counter|segm_o2[7]                                                                                                                                  ; padio            ;
; |my_counter|LessThan0~7_wirecell                                                                                                                      ; |my_counter|LessThan0~7_wirecell                                                                                                                        ; data_out0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |my_counter|my8bitdisplay:digitdisp|result[1]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[1]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[2]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[2]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[3]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[3]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[4]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[4]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[5]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[5]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[6]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[6]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|result[7]                                                                                                         ; |my_counter|my8bitdisplay:digitdisp|result[7]                                                                                                           ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[2]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[2]                                                                                                            ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[3]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[3]                                                                                                            ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[4]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[4]                                                                                                            ; data_out0        ;
; |my_counter|my8bitdisplay:unitdisp|result[7]                                                                                                          ; |my_counter|my8bitdisplay:unitdisp|result[7]                                                                                                            ; data_out0        ;
; |my_counter|disp_input_digit[0]                                                                                                                       ; |my_counter|disp_input_digit[0]                                                                                                                         ; data_out0        ;
; |my_counter|disp_input_digit[1]                                                                                                                       ; |my_counter|disp_input_digit[1]                                                                                                                         ; data_out0        ;
; |my_counter|disp_input_digit[2]                                                                                                                       ; |my_counter|disp_input_digit[2]                                                                                                                         ; data_out0        ;
; |my_counter|disp_input_digit[3]                                                                                                                       ; |my_counter|disp_input_digit[3]                                                                                                                         ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux6~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux6~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux5~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux5~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux4~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux4~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux3~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux3~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux1~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux1~0                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux0~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux0~0                                                                                                              ; data_out0        ;
; |my_counter|disp_input_unit[0]                                                                                                                        ; |my_counter|disp_input_unit[0]                                                                                                                          ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                                      ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT                                                                 ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]      ; data_out0        ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~COUT ; cout             ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                                      ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT                                                                 ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]      ; data_out0        ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~COUT ; cout             ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                                      ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT                                                                 ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]      ; data_out0        ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]    ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~COUT ; cout             ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                                    ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                                      ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux6~2                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux6~2                                                                                                              ; data_out0        ;
; |my_counter|my8bitdisplay:digitdisp|Mux2~0                                                                                                            ; |my_counter|my8bitdisplay:digitdisp|Mux2~0                                                                                                              ; data_out0        ;
; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]    ; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[24]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[21]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]~COUT                                                          ; cout             ;
; |my_counter|LessThan0~0                                                                                                                               ; |my_counter|LessThan0~0                                                                                                                                 ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT                                                           ; cout             ;
; |my_counter|LessThan0~1                                                                                                                               ; |my_counter|LessThan0~1                                                                                                                                 ; data_out0        ;
; |my_counter|LessThan0~2                                                                                                                               ; |my_counter|LessThan0~2                                                                                                                                 ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[23]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22]~COUT                                                          ; cout             ;
; |my_counter|LessThan0~4                                                                                                                               ; |my_counter|LessThan0~4                                                                                                                                 ; data_out0        ;
; |my_counter|LessThan0~7                                                                                                                               ; |my_counter|LessThan0~7                                                                                                                                 ; data_out0        ;
; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1                                                                  ; |my_counter|lpm_counter:count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]~1                                                                    ; data_out0        ;
; |my_counter|Add2~0                                                                                                                                    ; |my_counter|Add2~0                                                                                                                                      ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT                                                           ; cout             ;
; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]    ; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~COUT ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT                                                          ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT                                                           ; cout             ;
; |my_counter|LessThan0~17                                                                                                                              ; |my_counter|LessThan0~35                                                                                                                                ; cascout          ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]                                                               ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]                                                             ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT                                                          ; cout             ;
; |my_counter|LessThan0~23                                                                                                                              ; |my_counter|LessThan0~23                                                                                                                                ; data_out0        ;
; |my_counter|LessThan0~19                                                                                                                              ; |my_counter|LessThan0~38                                                                                                                                ; cascout          ;
; |my_counter|LessThan0~24                                                                                                                              ; |my_counter|LessThan0~24                                                                                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT                                                           ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT                                                           ; cout             ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                                ; data_out0        ;
; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]                                                              ; |my_counter|lpm_counter:clock_count_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT                                                           ; cout             ;
; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]    ; |my_counter|lpm_divide:Div0|lpm_divide_e1m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~COUT ; cout             ;
; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~25 ; |my_counter|lpm_divide:Mod0|lpm_divide_hpl:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_8ke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~26   ; data_out0        ;
; |my_counter|count_down                                                                                                                                ; |my_counter|count_down~corein                                                                                                                           ; dataout          ;
; |my_counter|count_up                                                                                                                                  ; |my_counter|count_up~corein                                                                                                                             ; dataout          ;
; |my_counter|segm_o1[0]                                                                                                                                ; |my_counter|segm_o1[0]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[1]                                                                                                                                ; |my_counter|segm_o1[1]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[2]                                                                                                                                ; |my_counter|segm_o1[2]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[3]                                                                                                                                ; |my_counter|segm_o1[3]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[4]                                                                                                                                ; |my_counter|segm_o1[4]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[5]                                                                                                                                ; |my_counter|segm_o1[5]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[6]                                                                                                                                ; |my_counter|segm_o1[6]                                                                                                                                  ; padio            ;
; |my_counter|segm_o1[7]                                                                                                                                ; |my_counter|segm_o1[7]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[0]                                                                                                                                ; |my_counter|segm_o2[0]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[1]                                                                                                                                ; |my_counter|segm_o2[1]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[2]                                                                                                                                ; |my_counter|segm_o2[2]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[3]                                                                                                                                ; |my_counter|segm_o2[3]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[4]                                                                                                                                ; |my_counter|segm_o2[4]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[5]                                                                                                                                ; |my_counter|segm_o2[5]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[6]                                                                                                                                ; |my_counter|segm_o2[6]                                                                                                                                  ; padio            ;
; |my_counter|segm_o2[7]                                                                                                                                ; |my_counter|segm_o2[7]                                                                                                                                  ; padio            ;
; |my_counter|LessThan0~7_wirecell                                                                                                                      ; |my_counter|LessThan0~7_wirecell                                                                                                                        ; data_out0        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 24 14:18:15 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off counter -c counter
Info: Using vector source file "C:/Users/User/Desktop/verilog/counter.vwf"
Info: Simulation end time 100.0 ns did not reach the end of the input vector, which ended at 1.0 us
Info: Inverted registers were found during simulation
    Info: Register: |my_counter|rs_flipflop:main_rs|q1
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       7.87 %
Info: Number of transitions in simulation is 77
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Wed Jan 24 14:18:16 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


