Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate W:\ece342\labs_repo\ECE342-Lab\Lab4\lab4_kit\nios_system.qsys --block-symbol-file --output-directory=W:\ece342\labs_repo\ECE342-Lab\Lab4\lab4_kit\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4_kit/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding lda_avalon_interface [lda_avalon_interface 2.0]
Progress: Parameterizing module lda_avalon_interface
Progress: Adding nios2_processor [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate W:\ece342\labs_repo\ECE342-Lab\Lab4\lab4_kit\nios_system.qsys --synthesis=VERILOG --output-directory=W:\ece342\labs_repo\ECE342-Lab\Lab4\lab4_kit\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4_kit/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 17.0]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding lda_avalon_interface [lda_avalon_interface 2.0]
Progress: Parameterizing module lda_avalon_interface
Progress: Adding nios2_processor [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/quartus-17/quartus/bin64/perl/bin/perl.exe -I C:/quartus-17/quartus/bin64/perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0002_LEDs_gen/ --quartus_dir=C:/quartus-17/quartus --verilog --config=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: lda_avalon_interface: "nios_system" instantiated lda_avalon_interface "lda_avalon_interface"
Info: nios2_processor: "nios_system" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/quartus-17/quartus/bin64/perl/bin/perl.exe -I C:/quartus-17/quartus/bin64/perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0004_onchip_memory_gen/ --quartus_dir=C:/quartus-17/quartus --verilog --config=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0004_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/quartus-17/quartus/bin64/perl/bin/perl.exe -I C:/quartus-17/quartus/bin64/perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus-17/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0005_switches_gen/ --quartus_dir=C:/quartus-17/quartus --verilog --config=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0005_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_processor_cpu'
Info: cpu:   Generation command is [exec C:/Quartus-17/quartus/bin64//eperlcmd.exe -I C:/Quartus-17/quartus/bin64//perl/lib -I C:/quartus-17/quartus/sopc_builder/bin/europa -I C:/quartus-17/quartus/sopc_builder/bin/perl_lib -I C:/quartus-17/quartus/sopc_builder/bin -I C:/quartus-17/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus-17/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus-17/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus-17/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus-17/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_processor_cpu --dir=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0008_cpu_gen/ --quartus_bindir=C:/Quartus-17/quartus/bin64/ --verilog --config=C:/Users/coivan/AppData/Local/Temp/alt7574_8880891287200631356.dir/0008_cpu_gen//nios_system_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.12 14:38:09 (*) Starting Nios II generation
Info: cpu: # 2018.02.12 14:38:09 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.12 14:38:10 (*)   Couldn't query license setup in Quartus directory C:/Quartus-17/quartus/bin64/
Info: cpu: # 2018.02.12 14:38:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.12 14:38:10 (*)   Plaintext license not found.
Info: cpu: # 2018.02.12 14:38:10 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.02.12 14:38:10 (*)   Couldn't query license setup in Quartus directory C:/Quartus-17/quartus/bin64/
Info: cpu: # 2018.02.12 14:38:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.12 14:38:10 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.02.12 14:38:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.12 14:38:10 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.12 14:38:10 (*)     Testbench
Info: cpu: # 2018.02.12 14:38:11 (*)     Instruction decoding
Info: cpu: # 2018.02.12 14:38:11 (*)       Instruction fields
Info: cpu: # 2018.02.12 14:38:11 (*)       Instruction decodes
Info: cpu: # 2018.02.12 14:38:11 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.02.12 14:38:11 (*)       Instruction controls
Info: cpu: # 2018.02.12 14:38:11 (*)     Pipeline frontend
Info: cpu: # 2018.02.12 14:38:11 (*)     Pipeline backend
Info: cpu: # 2018.02.12 14:38:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.12 14:38:14 (*)   Creating encrypted RTL
Info: cpu: # 2018.02.12 14:38:15 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: nios2_processor_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_processor_debug_mem_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: nios2_processor_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_processor_debug_mem_slave_agent"
Info: nios2_processor_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_processor_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_processor_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_processor_instruction_master_limiter"
Info: Reusing file W:/ece342/labs_repo/ECE342-Lab/Lab4/lab4_kit/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file W:/ece342/labs_repo/ECE342-Lab/Lab4/lab4_kit/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file W:/ece342/labs_repo/ECE342-Lab/Lab4/lab4_kit/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file W:/ece342/labs_repo/ECE342-Lab/Lab4/lab4_kit/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 30 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
