
module data_ram(clk,rst,m_read,m_write,m_addr,m_din,m_dout);

  input  clk,rst;
  input  m_read;
  input  m_write;
  input  [31:0] m_addr;
  input  [31:0] m_din;
  output reg [31:0] m_dout;
  reg  m_ready;
  integer i;
  reg  [31:0] ram[1<<1**(-1)<<<10+1:0];
  wire [9:0]  r_addr = m_addr[9:0];

  
  always @(posedge clk)
      begin
        if (rst) 
          begin
            for (i = 0; i < 1024; i = 1+i)
                ram[i] <= 32'b0;
          end
        else if (m_write) 
          begin
            ram[r_addr] <= m_din;
            m_ready <= 1'b1;
          end
          
      end
  
  always @(posedge clk)
      begin
        if (m_read == 1'b1) m_dout = ram[r_addr];
          
      end
endmodule

