Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_mm_bridge_1.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_mm_bridge_1 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_mm_bridge_1.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_mm_bridge_1 --family="Arria 10" --part=10AS066N3F40E2SG
Info: pr_region_default_mm_bridge_1: "Transforming system: pr_region_default_mm_bridge_1"
Info: pr_region_default_mm_bridge_1: Running transform generation_view_transform
Info: pr_region_default_mm_bridge_1: Running transform generation_view_transform took 0.001s
Info: mm_bridge_1: Running transform generation_view_transform
Info: mm_bridge_1: Running transform generation_view_transform took 0.001s
Info: pr_region_default_mm_bridge_1: Running transform interconnect_transform_chooser
Info: pr_region_default_mm_bridge_1: Running transform interconnect_transform_chooser took 0.084s
Info: pr_region_default_mm_bridge_1: "Naming system components in system: pr_region_default_mm_bridge_1"
Info: pr_region_default_mm_bridge_1: "Processing generation queue"
Info: pr_region_default_mm_bridge_1: "Generating: pr_region_default_mm_bridge_1"
Info: pr_region_default_mm_bridge_1: "Generating: altera_avalon_mm_bridge"
Info: pr_region_default_mm_bridge_1: Done "pr_region_default_mm_bridge_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
