Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 26 00:54:06 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RC5_ENC_FPGA_timing_summary_routed.rpt -pb RC5_ENC_FPGA_timing_summary_routed.pb -rpx RC5_ENC_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : RC5_ENC_FPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2176 register/latch pins with no clock driven by root clock pin: Clr (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Disp_SW[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Disp_SW[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Disp_SW[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Disp_SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BackDoor_in_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Disp_Clk_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: RC5_ENC_uut/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 2112 register/latch pins with no clock driven by root clock pin: RC5_ENC_uut/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: RC5_ENC_uut/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RC5_ENC_uut/Flipflop_uut/O_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RC5_ENC_uut/Flipflop_uut/O_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RC5_ENC_uut/Flipflop_uut/O_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6465 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.187        0.000                      0                 1249        0.187        0.000                      0                 1249        4.500        0.000                       0                   674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        21.187        0.000                      0                 1249        0.187        0.000                      0                 1249        4.500        0.000                       0                   674  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       21.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.187ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[14][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.682ns  (logic 1.920ns (10.277%)  route 16.762ns (89.723%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.495ns = ( 48.495 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.884    28.326    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X28Y67         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[14][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.510    48.495    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X28Y67         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[14][11]/C
                         clock pessimism              1.121    49.615    
                         clock uncertainty           -0.035    49.580    
    SLICE_X28Y67         FDCE (Setup_fdce_C_D)       -0.067    49.513    RC5_ENC_uut/Reg_File_uut/reg_reg[14][11]
  -------------------------------------------------------------------
                         required time                         49.513    
                         arrival time                         -28.326    
  -------------------------------------------------------------------
                         slack                                 21.187    

Slack (MET) :             21.382ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[13][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.440ns  (logic 1.883ns (10.212%)  route 16.557ns (89.788%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.484ns = ( 48.484 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.022    22.751    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    22.875 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][13]_i_53/O
                         net (fo=1, routed)           0.000    22.875    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][13]_i_53_n_1
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    23.089 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_25/O
                         net (fo=1, routed)           0.000    23.089    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_25_n_1
    SLICE_X54Y100        MUXF8 (Prop_muxf8_I1_O)      0.088    23.177 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_9/O
                         net (fo=1, routed)           1.260    24.437    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_9_n_1
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.319    24.756 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][13]_i_3/O
                         net (fo=1, routed)           1.180    25.936    RC5_ENC_uut/Mux4/RD1_reg[5]_36
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124    26.060 r  RC5_ENC_uut/Mux4/reg[0][13]_i_1/O
                         net (fo=17, routed)          2.024    28.084    RC5_ENC_uut/Reg_File_uut/D[13]
    SLICE_X36Y74         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[13][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.499    48.484    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X36Y74         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[13][13]/C
                         clock pessimism              1.121    49.604    
                         clock uncertainty           -0.035    49.569    
    SLICE_X36Y74         FDCE (Setup_fdce_C_D)       -0.103    49.466    RC5_ENC_uut/Reg_File_uut/reg_reg[13][13]
  -------------------------------------------------------------------
                         required time                         49.466    
                         arrival time                         -28.084    
  -------------------------------------------------------------------
                         slack                                 21.382    

Slack (MET) :             21.394ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[6][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.477ns  (logic 1.920ns (10.391%)  route 16.557ns (89.609%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.497ns = ( 48.497 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.679    28.121    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X28Y65         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.512    48.497    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X28Y65         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[6][11]/C
                         clock pessimism              1.121    49.617    
                         clock uncertainty           -0.035    49.582    
    SLICE_X28Y65         FDCE (Setup_fdce_C_D)       -0.067    49.515    RC5_ENC_uut/Reg_File_uut/reg_reg[6][11]
  -------------------------------------------------------------------
                         required time                         49.515    
                         arrival time                         -28.121    
  -------------------------------------------------------------------
                         slack                                 21.394    

Slack (MET) :             21.457ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[8][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.398ns  (logic 1.920ns (10.436%)  route 16.478ns (89.564%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.495ns = ( 48.495 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.600    28.042    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X35Y65         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[8][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.510    48.495    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X35Y65         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[8][11]/C
                         clock pessimism              1.121    49.615    
                         clock uncertainty           -0.035    49.580    
    SLICE_X35Y65         FDCE (Setup_fdce_C_D)       -0.081    49.499    RC5_ENC_uut/Reg_File_uut/reg_reg[8][11]
  -------------------------------------------------------------------
                         required time                         49.499    
                         arrival time                         -28.042    
  -------------------------------------------------------------------
                         slack                                 21.457    

Slack (MET) :             21.464ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[15][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.408ns  (logic 1.920ns (10.430%)  route 16.488ns (89.570%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.498ns = ( 48.498 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.609    28.052    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X28Y64         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[15][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.513    48.498    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X28Y64         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[15][11]/C
                         clock pessimism              1.121    49.618    
                         clock uncertainty           -0.035    49.583    
    SLICE_X28Y64         FDCE (Setup_fdce_C_D)       -0.067    49.516    RC5_ENC_uut/Reg_File_uut/reg_reg[15][11]
  -------------------------------------------------------------------
                         required time                         49.516    
                         arrival time                         -28.052    
  -------------------------------------------------------------------
                         slack                                 21.464    

Slack (MET) :             21.545ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[11][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.359ns  (logic 1.920ns (10.458%)  route 16.439ns (89.542%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.495ns = ( 48.495 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.561    28.003    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X30Y66         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[11][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.510    48.495    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y66         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[11][11]/C
                         clock pessimism              1.121    49.615    
                         clock uncertainty           -0.035    49.580    
    SLICE_X30Y66         FDCE (Setup_fdce_C_D)       -0.031    49.549    RC5_ENC_uut/Reg_File_uut/reg_reg[11][11]
  -------------------------------------------------------------------
                         required time                         49.549    
                         arrival time                         -28.003    
  -------------------------------------------------------------------
                         slack                                 21.545    

Slack (MET) :             21.563ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.303ns  (logic 1.920ns (10.490%)  route 16.383ns (89.510%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.493ns = ( 48.493 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.505    27.948    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X28Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.508    48.493    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X28Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[1][11]/C
                         clock pessimism              1.121    49.613    
                         clock uncertainty           -0.035    49.578    
    SLICE_X28Y68         FDCE (Setup_fdce_C_D)       -0.067    49.511    RC5_ENC_uut/Reg_File_uut/reg_reg[1][11]
  -------------------------------------------------------------------
                         required time                         49.511    
                         arrival time                         -27.948    
  -------------------------------------------------------------------
                         slack                                 21.563    

Slack (MET) :             21.569ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.284ns  (logic 1.920ns (10.501%)  route 16.364ns (89.499%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.493ns = ( 48.493 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.311    23.040    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X42Y98         LUT6 (Prop_lut6_I2_O)        0.124    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][12]_i_61/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][12]_i_61_n_1
    SLICE_X42Y98         MUXF7 (Prop_muxf7_I0_O)      0.241    23.405 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][12]_i_30/O
                         net (fo=1, routed)           0.000    23.405    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][12]_i_30_n_1
    SLICE_X42Y98         MUXF8 (Prop_muxf8_I0_O)      0.098    23.503 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][12]_i_12/O
                         net (fo=1, routed)           0.585    24.088    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][12]_i_12_n_1
    SLICE_X47Y101        LUT6 (Prop_lut6_I5_O)        0.319    24.407 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][12]_i_3/O
                         net (fo=1, routed)           1.427    25.834    RC5_ENC_uut/Mux4/RD1_reg[5]_38
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124    25.958 r  RC5_ENC_uut/Mux4/reg[0][12]_i_1/O
                         net (fo=17, routed)          1.971    27.928    RC5_ENC_uut/Reg_File_uut/D[12]
    SLICE_X28Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.508    48.493    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X28Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[1][12]/C
                         clock pessimism              1.121    49.613    
                         clock uncertainty           -0.035    49.578    
    SLICE_X28Y68         FDCE (Setup_fdce_C_D)       -0.081    49.497    RC5_ENC_uut/Reg_File_uut/reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         49.497    
                         arrival time                         -27.928    
  -------------------------------------------------------------------
                         slack                                 21.569    

Slack (MET) :             21.569ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[9][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.297ns  (logic 1.920ns (10.493%)  route 16.377ns (89.507%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.493ns = ( 48.493 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.073    22.802    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X43Y103        LUT6 (Prop_lut6_I2_O)        0.124    22.926 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58/O
                         net (fo=1, routed)           0.000    22.926    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_58_n_1
    SLICE_X43Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    23.164 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28/O
                         net (fo=1, routed)           0.000    23.164    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_28_n_1
    SLICE_X43Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    23.268 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11/O
                         net (fo=1, routed)           1.075    24.343    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][11]_i_11_n_1
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.316    24.659 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][11]_i_3/O
                         net (fo=1, routed)           1.659    26.318    RC5_ENC_uut/Mux4/RD1_reg[5]_40
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124    26.442 r  RC5_ENC_uut/Mux4/reg[0][11]_i_1/O
                         net (fo=17, routed)          1.499    27.942    RC5_ENC_uut/Reg_File_uut/D[11]
    SLICE_X29Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[9][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.508    48.493    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X29Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[9][11]/C
                         clock pessimism              1.121    49.613    
                         clock uncertainty           -0.035    49.578    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.067    49.511    RC5_ENC_uut/Reg_File_uut/reg_reg[9][11]
  -------------------------------------------------------------------
                         required time                         49.511    
                         arrival time                         -27.942    
  -------------------------------------------------------------------
                         slack                                 21.569    

Slack (MET) :             21.574ns  (required time - arrival time)
  Source:                 RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/reg_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.248ns  (logic 1.883ns (10.319%)  route 16.365ns (89.681%))
  Logic Levels:           9  (LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.486ns = ( 48.486 - 40.000 ) 
    Source Clock Delay      (SCD):    9.644ns
    Clock Pessimism Removal (CPR):    1.121ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           3.470     4.952    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.124     5.076 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           2.031     7.106    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.699     7.929    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.025 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.619     9.644    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518    10.162 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/Q
                         net (fo=14, routed)          2.374    12.536    RC5_ENC_uut/Reg_File_uut/RD1[23]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70/O
                         net (fo=1, routed)           0.855    13.516    RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_70_n_1
    SLICE_X32Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.640 r  RC5_ENC_uut/Reg_File_uut/reg[0][1]_i_35/O
                         net (fo=1, routed)           0.417    14.057    RC5_ENC_uut/Flipflop_uut/RD1_reg[24]
    SLICE_X32Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.181 r  RC5_ENC_uut/Flipflop_uut/reg[0][1]_i_14/O
                         net (fo=1, routed)           0.424    14.605    RC5_ENC_uut/Control_Unit_uut/RD1_reg[1]
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.729 r  RC5_ENC_uut/Control_Unit_uut/reg[0][1]_i_4/O
                         net (fo=1242, routed)        8.022    22.751    RC5_ENC_uut/Data_Mem_BD_uut/ALUResult_out[1]
    SLICE_X54Y100        LUT6 (Prop_lut6_I2_O)        0.124    22.875 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][13]_i_53/O
                         net (fo=1, routed)           0.000    22.875    RC5_ENC_uut/Data_Mem_BD_uut/reg[0][13]_i_53_n_1
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    23.089 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_25/O
                         net (fo=1, routed)           0.000    23.089    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_25_n_1
    SLICE_X54Y100        MUXF8 (Prop_muxf8_I1_O)      0.088    23.177 r  RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_9/O
                         net (fo=1, routed)           1.260    24.437    RC5_ENC_uut/Data_Mem_BD_uut/reg_reg[0][13]_i_9_n_1
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.319    24.756 r  RC5_ENC_uut/Data_Mem_BD_uut/reg[0][13]_i_3/O
                         net (fo=1, routed)           1.180    25.936    RC5_ENC_uut/Mux4/RD1_reg[5]_36
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124    26.060 r  RC5_ENC_uut/Mux4/reg[0][13]_i_1/O
                         net (fo=17, routed)          1.832    27.892    RC5_ENC_uut/Reg_File_uut/D[13]
    SLICE_X37Y76         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  Sysclk (IN)
                         net (fo=0)                   0.000    40.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           2.951    44.362    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.100    44.462 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           1.712    46.174    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.100    46.274 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.620    46.893    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.984 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         1.501    48.486    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X37Y76         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[7][13]/C
                         clock pessimism              1.121    49.606    
                         clock uncertainty           -0.035    49.571    
    SLICE_X37Y76         FDCE (Setup_fdce_C_D)       -0.105    49.466    RC5_ENC_uut/Reg_File_uut/reg_reg[7][13]
  -------------------------------------------------------------------
                         required time                         49.466    
                         arrival time                         -27.892    
  -------------------------------------------------------------------
                         slack                                 21.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BackDoor_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            BackDoor_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.178%)  route 0.134ns (41.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.571     1.490    Sysclk_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  BackDoor_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  BackDoor_in_reg[8]/Q
                         net (fo=7, routed)           0.134     1.765    L4_in[8]
    SLICE_X30Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  BackDoor_in[11]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_1_in[11]
    SLICE_X30Y94         FDRE                                         r  BackDoor_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.842     2.007    Sysclk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  BackDoor_in_reg[11]/C
                         clock pessimism             -0.503     1.503    
    SLICE_X30Y94         FDRE (Hold_fdre_C_D)         0.120     1.623    BackDoor_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 RC5_ENC_uut/Reg_File_uut/reg_reg[5][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.283ns (81.033%)  route 0.066ns (18.967%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.387ns
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.490     1.739    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.831     2.615    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.260     2.920    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.946 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.556     3.501    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X31Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     3.642 r  RC5_ENC_uut/Reg_File_uut/reg_reg[5][23]/Q
                         net (fo=2, routed)           0.066     3.708    RC5_ENC_uut/Reg_File_uut/reg_reg_n_1_[5][23]
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.045     3.753 r  RC5_ENC_uut/Reg_File_uut/RD1[23]_i_5/O
                         net (fo=1, routed)           0.000     3.753    RC5_ENC_uut/Reg_File_uut/RD1[23]_i_5_n_1
    SLICE_X30Y75         MUXF7 (Prop_muxf7_I1_O)      0.075     3.828 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]_i_2/O
                         net (fo=1, routed)           0.000     3.828    RC5_ENC_uut/Reg_File_uut/RD1_reg[23]_i_2_n_1
    SLICE_X30Y75         MUXF8 (Prop_muxf8_I0_O)      0.022     3.850 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     3.850    RC5_ENC_uut/Reg_File_uut/reg[0]_6[23]
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.165    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.056     2.221 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.964     3.185    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.056     3.241 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.294     3.535    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.564 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.824     4.387    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y75         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[23]/C
                         clock pessimism             -0.873     3.514    
    SLICE_X30Y75         FDCE (Hold_fdce_C_D)         0.134     3.648    RC5_ENC_uut/Reg_File_uut/RD1_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 BackDoor_in_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            BackDoor_in_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.446%)  route 0.131ns (38.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.561     1.480    Sysclk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  BackDoor_in_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  BackDoor_in_reg[36]/Q
                         net (fo=7, routed)           0.131     1.775    L23_in[36]
    SLICE_X38Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  BackDoor_in[38]_i_1/O
                         net (fo=1, routed)           0.000     1.820    p_1_in[38]
    SLICE_X38Y80         FDRE                                         r  BackDoor_in_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.830     1.995    Sysclk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  BackDoor_in_reg[38]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.120     1.613    BackDoor_in_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 RC5_ENC_uut/Reg_File_uut/reg_reg[11][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/RD2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.267ns (68.241%)  route 0.124ns (31.759%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.397ns
    Source Clock Delay      (SCD):    3.509ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.490     1.739    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.831     2.615    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.260     2.920    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.946 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.564     3.509    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X41Y61         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[11][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDCE (Prop_fdce_C_Q)         0.141     3.650 r  RC5_ENC_uut/Reg_File_uut/reg_reg[11][3]/Q
                         net (fo=2, routed)           0.124     3.775    RC5_ENC_uut/Reg_File_uut/reg_reg_n_1_[11][3]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.045     3.820 r  RC5_ENC_uut/Reg_File_uut/RD2[3]_i_6/O
                         net (fo=1, routed)           0.000     3.820    RC5_ENC_uut/Reg_File_uut/RD2[3]_i_6_n_1
    SLICE_X42Y60         MUXF7 (Prop_muxf7_I0_O)      0.062     3.882 r  RC5_ENC_uut/Reg_File_uut/RD2_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     3.882    RC5_ENC_uut/Reg_File_uut/RD2_reg[3]_i_3_n_1
    SLICE_X42Y60         MUXF8 (Prop_muxf8_I1_O)      0.019     3.901 r  RC5_ENC_uut/Reg_File_uut/RD2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.901    RC5_ENC_uut/Reg_File_uut/RD2_reg[3]_i_1_n_1
    SLICE_X42Y60         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.165    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.056     2.221 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.964     3.185    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.056     3.241 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.294     3.535    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.564 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.834     4.397    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X42Y60         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD2_reg[3]/C
                         clock pessimism             -0.852     3.545    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.134     3.679    RC5_ENC_uut/Reg_File_uut/RD2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 RC5_ENC_uut/Reg_File_uut/reg_reg[14][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/RD2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.270ns (79.267%)  route 0.071ns (20.733%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.396ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.490     1.739    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.831     2.615    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.260     2.920    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.946 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.562     3.507    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X41Y64         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     3.648 r  RC5_ENC_uut/Reg_File_uut/reg_reg[14][1]/Q
                         net (fo=2, routed)           0.071     3.719    RC5_ENC_uut/Reg_File_uut/reg_reg_n_1_[14][1]
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.045     3.764 r  RC5_ENC_uut/Reg_File_uut/RD2[1]_i_7/O
                         net (fo=1, routed)           0.000     3.764    RC5_ENC_uut/Reg_File_uut/RD2[1]_i_7_n_1
    SLICE_X40Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     3.829 r  RC5_ENC_uut/Reg_File_uut/RD2_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     3.829    RC5_ENC_uut/Reg_File_uut/RD2_reg[1]_i_3_n_1
    SLICE_X40Y64         MUXF8 (Prop_muxf8_I1_O)      0.019     3.848 r  RC5_ENC_uut/Reg_File_uut/RD2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.848    RC5_ENC_uut/Reg_File_uut/RD2_reg[1]_i_1_n_1
    SLICE_X40Y64         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.165    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.056     2.221 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.964     3.185    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.056     3.241 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.294     3.535    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.564 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.833     4.396    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X40Y64         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD2_reg[1]/C
                         clock pessimism             -0.876     3.520    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.105     3.625    RC5_ENC_uut/Reg_File_uut/RD2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 RC5_ENC_uut/Reg_File_uut/reg_reg[9][25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/RD1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.267ns (67.903%)  route 0.126ns (32.097%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.389ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.490     1.739    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.831     2.615    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.260     2.920    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.946 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.557     3.502    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X32Y76         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[9][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.141     3.643 r  RC5_ENC_uut/Reg_File_uut/reg_reg[9][25]/Q
                         net (fo=2, routed)           0.126     3.769    RC5_ENC_uut/Reg_File_uut/reg_reg_n_1_[9][25]
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.045     3.814 r  RC5_ENC_uut/Reg_File_uut/RD1[25]_i_6/O
                         net (fo=1, routed)           0.000     3.814    RC5_ENC_uut/Reg_File_uut/RD1[25]_i_6_n_1
    SLICE_X34Y77         MUXF7 (Prop_muxf7_I0_O)      0.062     3.876 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     3.876    RC5_ENC_uut/Reg_File_uut/RD1_reg[25]_i_3_n_1
    SLICE_X34Y77         MUXF8 (Prop_muxf8_I1_O)      0.019     3.895 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.895    RC5_ENC_uut/Reg_File_uut/reg[0]_6[25]
    SLICE_X34Y77         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.165    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.056     2.221 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.964     3.185    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.056     3.241 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.294     3.535    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.564 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.826     4.389    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X34Y77         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[25]/C
                         clock pessimism             -0.852     3.537    
    SLICE_X34Y77         FDCE (Hold_fdce_C_D)         0.134     3.671    RC5_ENC_uut/Reg_File_uut/RD1_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 BackDoor_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            BackDoor_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.565     1.484    Sysclk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  BackDoor_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  BackDoor_in_reg[12]/Q
                         net (fo=7, routed)           0.138     1.786    L7_in[12]
    SLICE_X50Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  BackDoor_in[15]_i_1/O
                         net (fo=1, routed)           0.000     1.831    p_1_in[15]
    SLICE_X50Y93         FDRE                                         r  BackDoor_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.835     2.000    Sysclk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  BackDoor_in_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.121     1.605    BackDoor_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 RC5_ENC_uut/Reg_File_uut/reg_reg[10][20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/RD1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.267ns (71.350%)  route 0.107ns (28.650%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    0.873ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.490     1.739    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.831     2.615    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.260     2.920    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.946 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.562     3.507    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X33Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[10][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDCE (Prop_fdce_C_Q)         0.141     3.648 r  RC5_ENC_uut/Reg_File_uut/reg_reg[10][20]/Q
                         net (fo=2, routed)           0.107     3.755    RC5_ENC_uut/Reg_File_uut/reg_reg_n_1_[10][20]
    SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.045     3.800 r  RC5_ENC_uut/Reg_File_uut/RD1[20]_i_6/O
                         net (fo=1, routed)           0.000     3.800    RC5_ENC_uut/Reg_File_uut/RD1[20]_i_6_n_1
    SLICE_X30Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     3.862 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     3.862    RC5_ENC_uut/Reg_File_uut/RD1_reg[20]_i_3_n_1
    SLICE_X30Y68         MUXF8 (Prop_muxf8_I1_O)      0.019     3.881 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     3.881    RC5_ENC_uut/Reg_File_uut/reg[0]_6[20]
    SLICE_X30Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.165    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.056     2.221 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.964     3.185    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.056     3.241 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.294     3.535    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.564 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.831     4.394    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y68         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[20]/C
                         clock pessimism             -0.873     3.521    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.134     3.655    RC5_ENC_uut/Reg_File_uut/RD1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           3.881    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 RC5_ENC_uut/Reg_File_uut/reg_reg[2][26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            RC5_ENC_uut/Reg_File_uut/RD1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.281ns (75.287%)  route 0.092ns (24.713%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.391ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.490     1.739    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.784 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.831     2.615    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     2.660 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.260     2.920    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.946 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.559     3.504    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X31Y78         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/reg_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     3.645 r  RC5_ENC_uut/Reg_File_uut/reg_reg[2][26]/Q
                         net (fo=2, routed)           0.092     3.737    RC5_ENC_uut/Reg_File_uut/reg_reg_n_1_[2][26]
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.045     3.782 r  RC5_ENC_uut/Reg_File_uut/RD1[26]_i_4/O
                         net (fo=1, routed)           0.000     3.782    RC5_ENC_uut/Reg_File_uut/RD1[26]_i_4_n_1
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I0_O)      0.073     3.855 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     3.855    RC5_ENC_uut/Reg_File_uut/RD1_reg[26]_i_2_n_1
    SLICE_X30Y78         MUXF8 (Prop_muxf8_I0_O)      0.022     3.877 r  RC5_ENC_uut/Reg_File_uut/RD1_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     3.877    RC5_ENC_uut/Reg_File_uut/reg[0]_6[26]
    SLICE_X30Y78         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           1.728     2.165    RC5_ENC_uut/Sysclk_IBUF
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.056     2.221 r  RC5_ENC_uut/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.964     3.185    RC5_ENC_uut/FSM_onehot_state[4]_i_3_n_1
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.056     3.241 r  RC5_ENC_uut/reg[0][31]_i_14/O
                         net (fo=1, routed)           0.294     3.535    RC5_ENC_uut_n_42
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.564 r  reg_reg[0][31]_i_3/O
                         net (fo=576, routed)         0.828     4.391    RC5_ENC_uut/Reg_File_uut/CLK
    SLICE_X30Y78         FDCE                                         r  RC5_ENC_uut/Reg_File_uut/RD1_reg[26]/C
                         clock pessimism             -0.874     3.517    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.134     3.651    RC5_ENC_uut/Reg_File_uut/RD1_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.877    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 BackDoor_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            BackDoor_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.565     1.484    Sysclk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  BackDoor_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  BackDoor_in_reg[13]/Q
                         net (fo=6, routed)           0.103     1.735    L7_in[13]
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.098     1.833 r  BackDoor_in[14]_i_1/O
                         net (fo=1, routed)           0.000     1.833    p_1_in[14]
    SLICE_X50Y93         FDRE                                         r  BackDoor_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Sysclk (IN)
                         net (fo=0)                   0.000     0.000    Sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Sysclk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Sysclk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.835     2.000    Sysclk_IBUF_BUFG
    SLICE_X50Y93         FDRE                                         r  BackDoor_in_reg[14]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.121     1.605    BackDoor_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { Sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  Sysclk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   reg_reg[0][31]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X2Y78     All_Btn_buf_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y74    RC5_ENC_uut/Reg_File_uut/reg_reg[12][28]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y74    RC5_ENC_uut/Reg_File_uut/reg_reg[12][29]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X39Y62    RC5_ENC_uut/Reg_File_uut/reg_reg[12][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X33Y79    RC5_ENC_uut/Reg_File_uut/reg_reg[12][30]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X35Y70    RC5_ENC_uut/Reg_File_uut/reg_reg[12][31]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X39Y60    RC5_ENC_uut/Reg_File_uut/reg_reg[12][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X38Y58    RC5_ENC_uut/Reg_File_uut/reg_reg[12][4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X33Y79    RC5_ENC_uut/Reg_File_uut/reg_reg[12][30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X37Y67    RC5_ENC_uut/Reg_File_uut/reg_reg[12][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X36Y74    RC5_ENC_uut/Reg_File_uut/reg_reg[13][13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X42Y62    RC5_ENC_uut/Reg_File_uut/reg_reg[13][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X42Y62    RC5_ENC_uut/Reg_File_uut/reg_reg[13][15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X42Y62    RC5_ENC_uut/Reg_File_uut/reg_reg[13][19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X38Y66    RC5_ENC_uut/Reg_File_uut/reg_reg[13][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X28Y74    RC5_ENC_uut/Reg_File_uut/reg_reg[13][22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X28Y74    RC5_ENC_uut/Reg_File_uut/reg_reg[13][23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         35.000      34.500     SLICE_X28Y74    RC5_ENC_uut/Reg_File_uut/reg_reg[13][24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y62    BackDoor_in_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y62    BackDoor_in_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y62    BackDoor_in_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y62    BackDoor_in_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81    BackDoor_in_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81    BackDoor_in_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81    BackDoor_in_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81    BackDoor_in_reg[53]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81    BackDoor_in_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81    BackDoor_in_reg[55]/C



