ARM GAS  /tmp/ccZB9Psv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_rng.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RNG_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	RNG_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	RNG_DeInit:
  26              	.LFB123:
  27              		.file 1 "FWLIB/src/stm32f4xx_rng.c"
   1:FWLIB/src/stm32f4xx_rng.c **** /**
   2:FWLIB/src/stm32f4xx_rng.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_rng.c ****   * @file    stm32f4xx_rng.c
   4:FWLIB/src/stm32f4xx_rng.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_rng.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_rng.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_rng.c ****   * @brief This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_rng.c ****   *          functionalities of the Random Number Generator (RNG) peripheral:           
   9:FWLIB/src/stm32f4xx_rng.c ****   *           + Initialization and Configuration 
  10:FWLIB/src/stm32f4xx_rng.c ****   *           + Get 32 bit Random number      
  11:FWLIB/src/stm32f4xx_rng.c ****   *           + Interrupts and flags management       
  12:FWLIB/src/stm32f4xx_rng.c ****   *         
  13:FWLIB/src/stm32f4xx_rng.c **** @verbatim
  14:FWLIB/src/stm32f4xx_rng.c ****                                  
  15:FWLIB/src/stm32f4xx_rng.c ****  ===================================================================      
  16:FWLIB/src/stm32f4xx_rng.c ****                  ##### How to use this driver #####
  17:FWLIB/src/stm32f4xx_rng.c ****  ===================================================================          
  18:FWLIB/src/stm32f4xx_rng.c ****  [..]
  19:FWLIB/src/stm32f4xx_rng.c ****    (#) Enable The RNG controller clock using 
  20:FWLIB/src/stm32f4xx_rng.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_RNG, ENABLE) function.
  21:FWLIB/src/stm32f4xx_rng.c ****                 
  22:FWLIB/src/stm32f4xx_rng.c ****    (#) Activate the RNG peripheral using RNG_Cmd() function.
  23:FWLIB/src/stm32f4xx_rng.c ****             
  24:FWLIB/src/stm32f4xx_rng.c ****    (#) Wait until the 32 bit Random number Generator contains a valid  random data
  25:FWLIB/src/stm32f4xx_rng.c ****       (using polling/interrupt mode). For more details, refer to "Interrupts and 
  26:FWLIB/src/stm32f4xx_rng.c ****       flags management functions" module description.
  27:FWLIB/src/stm32f4xx_rng.c ****              
  28:FWLIB/src/stm32f4xx_rng.c ****    (#) Get the 32 bit Random number using RNG_GetRandomNumber() function
  29:FWLIB/src/stm32f4xx_rng.c ****             
  30:FWLIB/src/stm32f4xx_rng.c ****    (#) To get another 32 bit Random number, go to step 3.       
  31:FWLIB/src/stm32f4xx_rng.c ****          
ARM GAS  /tmp/ccZB9Psv.s 			page 2


  32:FWLIB/src/stm32f4xx_rng.c ****                 
  33:FWLIB/src/stm32f4xx_rng.c **** @endverbatim
  34:FWLIB/src/stm32f4xx_rng.c ****   *         
  35:FWLIB/src/stm32f4xx_rng.c ****   ******************************************************************************
  36:FWLIB/src/stm32f4xx_rng.c ****   * @attention
  37:FWLIB/src/stm32f4xx_rng.c ****   *
  38:FWLIB/src/stm32f4xx_rng.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  39:FWLIB/src/stm32f4xx_rng.c ****   *
  40:FWLIB/src/stm32f4xx_rng.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  41:FWLIB/src/stm32f4xx_rng.c ****   * You may not use this file except in compliance with the License.
  42:FWLIB/src/stm32f4xx_rng.c ****   * You may obtain a copy of the License at:
  43:FWLIB/src/stm32f4xx_rng.c ****   *
  44:FWLIB/src/stm32f4xx_rng.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  45:FWLIB/src/stm32f4xx_rng.c ****   *
  46:FWLIB/src/stm32f4xx_rng.c ****   * Unless required by applicable law or agreed to in writing, software 
  47:FWLIB/src/stm32f4xx_rng.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  48:FWLIB/src/stm32f4xx_rng.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  49:FWLIB/src/stm32f4xx_rng.c ****   * See the License for the specific language governing permissions and
  50:FWLIB/src/stm32f4xx_rng.c ****   * limitations under the License.
  51:FWLIB/src/stm32f4xx_rng.c ****   *
  52:FWLIB/src/stm32f4xx_rng.c ****   ******************************************************************************  
  53:FWLIB/src/stm32f4xx_rng.c ****   */
  54:FWLIB/src/stm32f4xx_rng.c **** 
  55:FWLIB/src/stm32f4xx_rng.c **** /* Includes ------------------------------------------------------------------*/
  56:FWLIB/src/stm32f4xx_rng.c **** #include "stm32f4xx_rng.h"
  57:FWLIB/src/stm32f4xx_rng.c **** #include "stm32f4xx_rcc.h"
  58:FWLIB/src/stm32f4xx_rng.c **** 
  59:FWLIB/src/stm32f4xx_rng.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  60:FWLIB/src/stm32f4xx_rng.c ****   * @{
  61:FWLIB/src/stm32f4xx_rng.c ****   */
  62:FWLIB/src/stm32f4xx_rng.c **** 
  63:FWLIB/src/stm32f4xx_rng.c **** /** @defgroup RNG 
  64:FWLIB/src/stm32f4xx_rng.c ****   * @brief RNG driver modules
  65:FWLIB/src/stm32f4xx_rng.c ****   * @{
  66:FWLIB/src/stm32f4xx_rng.c ****   */ 
  67:FWLIB/src/stm32f4xx_rng.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F410xx) || defined(STM32F41
  68:FWLIB/src/stm32f4xx_rng.c **** /* Private typedef -----------------------------------------------------------*/
  69:FWLIB/src/stm32f4xx_rng.c **** /* Private define ------------------------------------------------------------*/
  70:FWLIB/src/stm32f4xx_rng.c **** /* Private macro -------------------------------------------------------------*/
  71:FWLIB/src/stm32f4xx_rng.c **** /* Private variables ---------------------------------------------------------*/
  72:FWLIB/src/stm32f4xx_rng.c **** /* Private function prototypes -----------------------------------------------*/
  73:FWLIB/src/stm32f4xx_rng.c **** /* Private functions ---------------------------------------------------------*/
  74:FWLIB/src/stm32f4xx_rng.c **** 
  75:FWLIB/src/stm32f4xx_rng.c **** /** @defgroup RNG_Private_Functions
  76:FWLIB/src/stm32f4xx_rng.c ****   * @{
  77:FWLIB/src/stm32f4xx_rng.c ****   */ 
  78:FWLIB/src/stm32f4xx_rng.c **** 
  79:FWLIB/src/stm32f4xx_rng.c **** /** @defgroup RNG_Group1 Initialization and Configuration functions
  80:FWLIB/src/stm32f4xx_rng.c ****  *  @brief    Initialization and Configuration functions 
  81:FWLIB/src/stm32f4xx_rng.c ****  *
  82:FWLIB/src/stm32f4xx_rng.c **** @verbatim    
  83:FWLIB/src/stm32f4xx_rng.c ****  ===============================================================================
  84:FWLIB/src/stm32f4xx_rng.c ****              ##### Initialization and Configuration functions #####
  85:FWLIB/src/stm32f4xx_rng.c ****  ===============================================================================  
  86:FWLIB/src/stm32f4xx_rng.c ****  [..] This section provides functions allowing to 
  87:FWLIB/src/stm32f4xx_rng.c ****    (+) Initialize the RNG peripheral
  88:FWLIB/src/stm32f4xx_rng.c ****    (+) Enable or disable the RNG peripheral
ARM GAS  /tmp/ccZB9Psv.s 			page 3


  89:FWLIB/src/stm32f4xx_rng.c ****    
  90:FWLIB/src/stm32f4xx_rng.c **** @endverbatim
  91:FWLIB/src/stm32f4xx_rng.c ****   * @{
  92:FWLIB/src/stm32f4xx_rng.c ****   */
  93:FWLIB/src/stm32f4xx_rng.c **** 
  94:FWLIB/src/stm32f4xx_rng.c **** /**
  95:FWLIB/src/stm32f4xx_rng.c ****   * @brief  De-initializes the RNG peripheral registers to their default reset values.
  96:FWLIB/src/stm32f4xx_rng.c ****   * @param  None
  97:FWLIB/src/stm32f4xx_rng.c ****   * @retval None
  98:FWLIB/src/stm32f4xx_rng.c ****   */
  99:FWLIB/src/stm32f4xx_rng.c **** void RNG_DeInit(void)
 100:FWLIB/src/stm32f4xx_rng.c **** {
  28              		.loc 1 100 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 101:FWLIB/src/stm32f4xx_rng.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 102:FWLIB/src/stm32f4xx_rng.c ****   /* Enable RNG reset state */
 103:FWLIB/src/stm32f4xx_rng.c ****   RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);
  37              		.loc 1 103 0
  38 0002 0121     		movs	r1, #1
  39 0004 4020     		movs	r0, #64
  40 0006 FFF7FEFF 		bl	RCC_AHB2PeriphResetCmd
  41              	.LVL0:
 104:FWLIB/src/stm32f4xx_rng.c **** 
 105:FWLIB/src/stm32f4xx_rng.c ****   /* Release RNG from reset state */
 106:FWLIB/src/stm32f4xx_rng.c ****   RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
  42              		.loc 1 106 0
  43 000a 0021     		movs	r1, #0
  44 000c 4020     		movs	r0, #64
  45 000e FFF7FEFF 		bl	RCC_AHB2PeriphResetCmd
  46              	.LVL1:
  47 0012 08BD     		pop	{r3, pc}
  48              		.cfi_endproc
  49              	.LFE123:
  51              		.section	.text.RNG_Cmd,"ax",%progbits
  52              		.align	1
  53              		.global	RNG_Cmd
  54              		.syntax unified
  55              		.thumb
  56              		.thumb_func
  57              		.fpu fpv4-sp-d16
  59              	RNG_Cmd:
  60              	.LFB124:
 107:FWLIB/src/stm32f4xx_rng.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
 108:FWLIB/src/stm32f4xx_rng.c **** #if defined(STM32F410xx)
 109:FWLIB/src/stm32f4xx_rng.c ****    /* Enable RNG reset state */
 110:FWLIB/src/stm32f4xx_rng.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_RNG, ENABLE);
 111:FWLIB/src/stm32f4xx_rng.c **** 
 112:FWLIB/src/stm32f4xx_rng.c ****   /* Release RNG from reset state */
 113:FWLIB/src/stm32f4xx_rng.c ****   RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_RNG, DISABLE); 
 114:FWLIB/src/stm32f4xx_rng.c **** #endif /* STM32F410xx*/  
ARM GAS  /tmp/ccZB9Psv.s 			page 4


 115:FWLIB/src/stm32f4xx_rng.c **** }
 116:FWLIB/src/stm32f4xx_rng.c **** 
 117:FWLIB/src/stm32f4xx_rng.c **** /**
 118:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Enables or disables the RNG peripheral.
 119:FWLIB/src/stm32f4xx_rng.c ****   * @param  NewState: new state of the RNG peripheral.
 120:FWLIB/src/stm32f4xx_rng.c ****   *          This parameter can be: ENABLE or DISABLE.
 121:FWLIB/src/stm32f4xx_rng.c ****   * @retval None
 122:FWLIB/src/stm32f4xx_rng.c ****   */
 123:FWLIB/src/stm32f4xx_rng.c **** void RNG_Cmd(FunctionalState NewState)
 124:FWLIB/src/stm32f4xx_rng.c **** {
  61              		.loc 1 124 0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
  66              	.LVL2:
 125:FWLIB/src/stm32f4xx_rng.c ****   /* Check the parameters */
 126:FWLIB/src/stm32f4xx_rng.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 127:FWLIB/src/stm32f4xx_rng.c **** 
 128:FWLIB/src/stm32f4xx_rng.c ****   if (NewState != DISABLE)
  67              		.loc 1 128 0
  68 0000 28B9     		cbnz	r0, .L6
 129:FWLIB/src/stm32f4xx_rng.c ****   {
 130:FWLIB/src/stm32f4xx_rng.c ****     /* Enable the RNG */
 131:FWLIB/src/stm32f4xx_rng.c ****     RNG->CR |= RNG_CR_RNGEN;
 132:FWLIB/src/stm32f4xx_rng.c ****   }
 133:FWLIB/src/stm32f4xx_rng.c ****   else
 134:FWLIB/src/stm32f4xx_rng.c ****   {
 135:FWLIB/src/stm32f4xx_rng.c ****     /* Disable the RNG */
 136:FWLIB/src/stm32f4xx_rng.c ****     RNG->CR &= ~RNG_CR_RNGEN;
  69              		.loc 1 136 0
  70 0002 064A     		ldr	r2, .L7
  71 0004 1368     		ldr	r3, [r2]
  72 0006 23F00403 		bic	r3, r3, #4
  73 000a 1360     		str	r3, [r2]
  74 000c 7047     		bx	lr
  75              	.L6:
 131:FWLIB/src/stm32f4xx_rng.c ****   }
  76              		.loc 1 131 0
  77 000e 034A     		ldr	r2, .L7
  78 0010 1368     		ldr	r3, [r2]
  79 0012 43F00403 		orr	r3, r3, #4
  80 0016 1360     		str	r3, [r2]
  81 0018 7047     		bx	lr
  82              	.L8:
  83 001a 00BF     		.align	2
  84              	.L7:
  85 001c 00080650 		.word	1342572544
  86              		.cfi_endproc
  87              	.LFE124:
  89              		.section	.text.RNG_GetRandomNumber,"ax",%progbits
  90              		.align	1
  91              		.global	RNG_GetRandomNumber
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccZB9Psv.s 			page 5


  97              	RNG_GetRandomNumber:
  98              	.LFB125:
 137:FWLIB/src/stm32f4xx_rng.c ****   }
 138:FWLIB/src/stm32f4xx_rng.c **** }
 139:FWLIB/src/stm32f4xx_rng.c **** /**
 140:FWLIB/src/stm32f4xx_rng.c ****   * @}
 141:FWLIB/src/stm32f4xx_rng.c ****   */
 142:FWLIB/src/stm32f4xx_rng.c **** 
 143:FWLIB/src/stm32f4xx_rng.c **** /** @defgroup RNG_Group2 Get 32 bit Random number function
 144:FWLIB/src/stm32f4xx_rng.c ****  *  @brief    Get 32 bit Random number function 
 145:FWLIB/src/stm32f4xx_rng.c ****  *
 146:FWLIB/src/stm32f4xx_rng.c **** 
 147:FWLIB/src/stm32f4xx_rng.c **** @verbatim    
 148:FWLIB/src/stm32f4xx_rng.c ****  ===============================================================================
 149:FWLIB/src/stm32f4xx_rng.c ****                  ##### Get 32 bit Random number function #####
 150:FWLIB/src/stm32f4xx_rng.c ****  ===============================================================================  
 151:FWLIB/src/stm32f4xx_rng.c ****  [..] This section provides a function allowing to get the 32 bit Random number  
 152:FWLIB/src/stm32f4xx_rng.c ****   
 153:FWLIB/src/stm32f4xx_rng.c ****    (@)  Before to call this function you have to wait till DRDY flag is set,
 154:FWLIB/src/stm32f4xx_rng.c ****         using RNG_GetFlagStatus(RNG_FLAG_DRDY) function. 
 155:FWLIB/src/stm32f4xx_rng.c ****    
 156:FWLIB/src/stm32f4xx_rng.c **** @endverbatim
 157:FWLIB/src/stm32f4xx_rng.c ****   * @{
 158:FWLIB/src/stm32f4xx_rng.c ****   */
 159:FWLIB/src/stm32f4xx_rng.c **** 
 160:FWLIB/src/stm32f4xx_rng.c **** 
 161:FWLIB/src/stm32f4xx_rng.c **** /**
 162:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Returns a 32-bit random number.
 163:FWLIB/src/stm32f4xx_rng.c ****   *   
 164:FWLIB/src/stm32f4xx_rng.c ****   * @note   Before to call this function you have to wait till DRDY (data ready)
 165:FWLIB/src/stm32f4xx_rng.c ****   *         flag is set, using RNG_GetFlagStatus(RNG_FLAG_DRDY) function.
 166:FWLIB/src/stm32f4xx_rng.c ****   * @note   Each time the Random number data is read (using RNG_GetRandomNumber()
 167:FWLIB/src/stm32f4xx_rng.c ****   *         function), the RNG_FLAG_DRDY flag is automatically cleared.
 168:FWLIB/src/stm32f4xx_rng.c ****   * @note   In the case of a seed error, the generation of random numbers is 
 169:FWLIB/src/stm32f4xx_rng.c ****   *         interrupted for as long as the SECS bit is '1'. If a number is 
 170:FWLIB/src/stm32f4xx_rng.c ****   *         available in the RNG_DR register, it must not be used because it may 
 171:FWLIB/src/stm32f4xx_rng.c ****   *         not have enough entropy. In this case, it is recommended to clear the 
 172:FWLIB/src/stm32f4xx_rng.c ****   *         SEIS bit(using RNG_ClearFlag(RNG_FLAG_SECS) function), then disable 
 173:FWLIB/src/stm32f4xx_rng.c ****   *         and enable the RNG peripheral (using RNG_Cmd() function) to 
 174:FWLIB/src/stm32f4xx_rng.c ****   *         reinitialize and restart the RNG.
 175:FWLIB/src/stm32f4xx_rng.c ****   * @note   In the case of a clock error, the RNG is no more able to generate 
 176:FWLIB/src/stm32f4xx_rng.c ****   *         random numbers because the PLL48CLK clock is not correct. User have 
 177:FWLIB/src/stm32f4xx_rng.c ****   *         to check that the clock controller is correctly configured to provide
 178:FWLIB/src/stm32f4xx_rng.c ****   *         the RNG clock and clear the CEIS bit (using RNG_ClearFlag(RNG_FLAG_CECS) 
 179:FWLIB/src/stm32f4xx_rng.c ****   *         function) . The clock error has no impact on the previously generated 
 180:FWLIB/src/stm32f4xx_rng.c ****   *         random numbers, and the RNG_DR register contents can be used.
 181:FWLIB/src/stm32f4xx_rng.c ****   *         
 182:FWLIB/src/stm32f4xx_rng.c ****   * @param  None
 183:FWLIB/src/stm32f4xx_rng.c ****   * @retval 32-bit random number.
 184:FWLIB/src/stm32f4xx_rng.c ****   */
 185:FWLIB/src/stm32f4xx_rng.c **** uint32_t RNG_GetRandomNumber(void)
 186:FWLIB/src/stm32f4xx_rng.c **** {
  99              		.loc 1 186 0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
ARM GAS  /tmp/ccZB9Psv.s 			page 6


 187:FWLIB/src/stm32f4xx_rng.c ****   /* Return the 32 bit random number from the DR register */
 188:FWLIB/src/stm32f4xx_rng.c ****   return RNG->DR;
 104              		.loc 1 188 0
 105 0000 014B     		ldr	r3, .L10
 106 0002 9868     		ldr	r0, [r3, #8]
 189:FWLIB/src/stm32f4xx_rng.c **** }
 107              		.loc 1 189 0
 108 0004 7047     		bx	lr
 109              	.L11:
 110 0006 00BF     		.align	2
 111              	.L10:
 112 0008 00080650 		.word	1342572544
 113              		.cfi_endproc
 114              	.LFE125:
 116              		.section	.text.RNG_ITConfig,"ax",%progbits
 117              		.align	1
 118              		.global	RNG_ITConfig
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	RNG_ITConfig:
 125              	.LFB126:
 190:FWLIB/src/stm32f4xx_rng.c **** 
 191:FWLIB/src/stm32f4xx_rng.c **** 
 192:FWLIB/src/stm32f4xx_rng.c **** /**
 193:FWLIB/src/stm32f4xx_rng.c ****   * @}
 194:FWLIB/src/stm32f4xx_rng.c ****   */
 195:FWLIB/src/stm32f4xx_rng.c **** 
 196:FWLIB/src/stm32f4xx_rng.c **** /** @defgroup RNG_Group3 Interrupts and flags management functions
 197:FWLIB/src/stm32f4xx_rng.c ****  *  @brief   Interrupts and flags management functions
 198:FWLIB/src/stm32f4xx_rng.c ****  *
 199:FWLIB/src/stm32f4xx_rng.c **** @verbatim   
 200:FWLIB/src/stm32f4xx_rng.c ****  ===============================================================================
 201:FWLIB/src/stm32f4xx_rng.c ****              ##### Interrupts and flags management functions #####
 202:FWLIB/src/stm32f4xx_rng.c ****  ===============================================================================  
 203:FWLIB/src/stm32f4xx_rng.c **** 
 204:FWLIB/src/stm32f4xx_rng.c ****  [..] This section provides functions allowing to configure the RNG Interrupts and 
 205:FWLIB/src/stm32f4xx_rng.c ****       to get the status and clear flags and Interrupts pending bits.
 206:FWLIB/src/stm32f4xx_rng.c ****   
 207:FWLIB/src/stm32f4xx_rng.c ****  [..] The RNG provides 3 Interrupts sources and 3 Flags:
 208:FWLIB/src/stm32f4xx_rng.c ****   
 209:FWLIB/src/stm32f4xx_rng.c ****  *** Flags : ***
 210:FWLIB/src/stm32f4xx_rng.c ****  ===============
 211:FWLIB/src/stm32f4xx_rng.c ****  [..] 
 212:FWLIB/src/stm32f4xx_rng.c ****     (#) RNG_FLAG_DRDY :  In the case of the RNG_DR register contains valid 
 213:FWLIB/src/stm32f4xx_rng.c ****         random data. it is cleared by reading the valid data(using 
 214:FWLIB/src/stm32f4xx_rng.c ****         RNG_GetRandomNumber() function).
 215:FWLIB/src/stm32f4xx_rng.c **** 
 216:FWLIB/src/stm32f4xx_rng.c ****     (#) RNG_FLAG_CECS : In the case of a seed error detection. 
 217:FWLIB/src/stm32f4xx_rng.c ****       
 218:FWLIB/src/stm32f4xx_rng.c ****     (#) RNG_FLAG_SECS : In the case of a clock error detection.
 219:FWLIB/src/stm32f4xx_rng.c ****               
 220:FWLIB/src/stm32f4xx_rng.c ****  *** Interrupts ***
 221:FWLIB/src/stm32f4xx_rng.c ****  ==================
 222:FWLIB/src/stm32f4xx_rng.c ****  [..] If enabled, an RNG interrupt is pending :
 223:FWLIB/src/stm32f4xx_rng.c ****     
ARM GAS  /tmp/ccZB9Psv.s 			page 7


 224:FWLIB/src/stm32f4xx_rng.c ****    (#) In the case of the RNG_DR register contains valid random data. 
 225:FWLIB/src/stm32f4xx_rng.c ****        This interrupt source is cleared once the RNG_DR register has been read 
 226:FWLIB/src/stm32f4xx_rng.c ****        (using RNG_GetRandomNumber() function) until a new valid value is 
 227:FWLIB/src/stm32f4xx_rng.c ****        computed; or 
 228:FWLIB/src/stm32f4xx_rng.c ****    (#) In the case of a seed error : One of the following faulty sequences has 
 229:FWLIB/src/stm32f4xx_rng.c ****        been detected:
 230:FWLIB/src/stm32f4xx_rng.c ****        (++) More than 64 consecutive bits at the same value (0 or 1)
 231:FWLIB/src/stm32f4xx_rng.c ****        (++) More than 32 consecutive alternance of 0 and 1 (0101010101...01)
 232:FWLIB/src/stm32f4xx_rng.c ****        This interrupt source is cleared using RNG_ClearITPendingBit(RNG_IT_SEI)
 233:FWLIB/src/stm32f4xx_rng.c ****        function; or
 234:FWLIB/src/stm32f4xx_rng.c ****    (#) In the case of a clock error : the PLL48CLK (RNG peripheral clock source) 
 235:FWLIB/src/stm32f4xx_rng.c ****        was not correctly detected (fPLL48CLK< fHCLK/16). This interrupt source is
 236:FWLIB/src/stm32f4xx_rng.c ****        cleared using RNG_ClearITPendingBit(RNG_IT_CEI) function.
 237:FWLIB/src/stm32f4xx_rng.c ****        -@- note In this case, User have to check that the clock controller is 
 238:FWLIB/src/stm32f4xx_rng.c ****            correctly configured to provide the RNG clock. 
 239:FWLIB/src/stm32f4xx_rng.c **** 
 240:FWLIB/src/stm32f4xx_rng.c ****  *** Managing the RNG controller events : ***
 241:FWLIB/src/stm32f4xx_rng.c ****  ============================================
 242:FWLIB/src/stm32f4xx_rng.c ****  [..] The user should identify which mode will be used in his application to manage 
 243:FWLIB/src/stm32f4xx_rng.c ****       the RNG controller events: Polling mode or Interrupt mode.
 244:FWLIB/src/stm32f4xx_rng.c ****   
 245:FWLIB/src/stm32f4xx_rng.c ****    (#) In the Polling Mode it is advised to use the following functions:
 246:FWLIB/src/stm32f4xx_rng.c ****        (++) RNG_GetFlagStatus() : to check if flags events occur. 
 247:FWLIB/src/stm32f4xx_rng.c ****        (++) RNG_ClearFlag()     : to clear the flags events.
 248:FWLIB/src/stm32f4xx_rng.c ****   
 249:FWLIB/src/stm32f4xx_rng.c ****        -@@- RNG_FLAG_DRDY can not be cleared by RNG_ClearFlag(). it is cleared only 
 250:FWLIB/src/stm32f4xx_rng.c ****             by reading the Random number data.      
 251:FWLIB/src/stm32f4xx_rng.c ****   
 252:FWLIB/src/stm32f4xx_rng.c ****    (#)  In the Interrupt Mode it is advised to use the following functions:
 253:FWLIB/src/stm32f4xx_rng.c ****         (++) RNG_ITConfig()       : to enable or disable the interrupt source.
 254:FWLIB/src/stm32f4xx_rng.c ****         (++) RNG_GetITStatus()    : to check if Interrupt occurs.
 255:FWLIB/src/stm32f4xx_rng.c ****         (++) RNG_ClearITPendingBit() : to clear the Interrupt pending Bit 
 256:FWLIB/src/stm32f4xx_rng.c ****              (corresponding Flag). 
 257:FWLIB/src/stm32f4xx_rng.c ****   
 258:FWLIB/src/stm32f4xx_rng.c **** @endverbatim
 259:FWLIB/src/stm32f4xx_rng.c ****   * @{
 260:FWLIB/src/stm32f4xx_rng.c ****   */ 
 261:FWLIB/src/stm32f4xx_rng.c **** 
 262:FWLIB/src/stm32f4xx_rng.c **** /**
 263:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Enables or disables the RNG interrupt.
 264:FWLIB/src/stm32f4xx_rng.c ****   * @note   The RNG provides 3 interrupt sources,
 265:FWLIB/src/stm32f4xx_rng.c ****   *           - Computed data is ready event (DRDY), and           
 266:FWLIB/src/stm32f4xx_rng.c ****   *           - Seed error Interrupt (SEI) and 
 267:FWLIB/src/stm32f4xx_rng.c ****   *           - Clock error Interrupt (CEI), 
 268:FWLIB/src/stm32f4xx_rng.c ****   *         all these interrupts sources are enabled by setting the IE bit in 
 269:FWLIB/src/stm32f4xx_rng.c ****   *         CR register. However, each interrupt have its specific status bit
 270:FWLIB/src/stm32f4xx_rng.c ****   *         (see RNG_GetITStatus() function) and clear bit except the DRDY event
 271:FWLIB/src/stm32f4xx_rng.c ****   *         (see RNG_ClearITPendingBit() function).
 272:FWLIB/src/stm32f4xx_rng.c ****   * @param  NewState: new state of the RNG interrupt.
 273:FWLIB/src/stm32f4xx_rng.c ****   *          This parameter can be: ENABLE or DISABLE.
 274:FWLIB/src/stm32f4xx_rng.c ****   * @retval None
 275:FWLIB/src/stm32f4xx_rng.c ****   */
 276:FWLIB/src/stm32f4xx_rng.c **** void RNG_ITConfig(FunctionalState NewState)
 277:FWLIB/src/stm32f4xx_rng.c **** {
 126              		.loc 1 277 0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccZB9Psv.s 			page 8


 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.LVL3:
 278:FWLIB/src/stm32f4xx_rng.c ****   /* Check the parameters */
 279:FWLIB/src/stm32f4xx_rng.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 280:FWLIB/src/stm32f4xx_rng.c **** 
 281:FWLIB/src/stm32f4xx_rng.c ****   if (NewState != DISABLE)
 132              		.loc 1 281 0
 133 0000 28B9     		cbnz	r0, .L15
 282:FWLIB/src/stm32f4xx_rng.c ****   {
 283:FWLIB/src/stm32f4xx_rng.c ****     /* Enable the RNG interrupt */
 284:FWLIB/src/stm32f4xx_rng.c ****     RNG->CR |= RNG_CR_IE;
 285:FWLIB/src/stm32f4xx_rng.c ****   }
 286:FWLIB/src/stm32f4xx_rng.c ****   else
 287:FWLIB/src/stm32f4xx_rng.c ****   {
 288:FWLIB/src/stm32f4xx_rng.c ****     /* Disable the RNG interrupt */
 289:FWLIB/src/stm32f4xx_rng.c ****     RNG->CR &= ~RNG_CR_IE;
 134              		.loc 1 289 0
 135 0002 064A     		ldr	r2, .L16
 136 0004 1368     		ldr	r3, [r2]
 137 0006 23F00803 		bic	r3, r3, #8
 138 000a 1360     		str	r3, [r2]
 139 000c 7047     		bx	lr
 140              	.L15:
 284:FWLIB/src/stm32f4xx_rng.c ****   }
 141              		.loc 1 284 0
 142 000e 034A     		ldr	r2, .L16
 143 0010 1368     		ldr	r3, [r2]
 144 0012 43F00803 		orr	r3, r3, #8
 145 0016 1360     		str	r3, [r2]
 146 0018 7047     		bx	lr
 147              	.L17:
 148 001a 00BF     		.align	2
 149              	.L16:
 150 001c 00080650 		.word	1342572544
 151              		.cfi_endproc
 152              	.LFE126:
 154              		.section	.text.RNG_GetFlagStatus,"ax",%progbits
 155              		.align	1
 156              		.global	RNG_GetFlagStatus
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu fpv4-sp-d16
 162              	RNG_GetFlagStatus:
 163              	.LFB127:
 290:FWLIB/src/stm32f4xx_rng.c ****   }
 291:FWLIB/src/stm32f4xx_rng.c **** }
 292:FWLIB/src/stm32f4xx_rng.c **** 
 293:FWLIB/src/stm32f4xx_rng.c **** /**
 294:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Checks whether the specified RNG flag is set or not.
 295:FWLIB/src/stm32f4xx_rng.c ****   * @param  RNG_FLAG: specifies the RNG flag to check.
 296:FWLIB/src/stm32f4xx_rng.c ****   *          This parameter can be one of the following values:
 297:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_FLAG_DRDY: Data Ready flag.
 298:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_FLAG_CECS: Clock Error Current flag.
 299:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_FLAG_SECS: Seed Error Current flag.
 300:FWLIB/src/stm32f4xx_rng.c ****   * @retval The new state of RNG_FLAG (SET or RESET).
ARM GAS  /tmp/ccZB9Psv.s 			page 9


 301:FWLIB/src/stm32f4xx_rng.c ****   */
 302:FWLIB/src/stm32f4xx_rng.c **** FlagStatus RNG_GetFlagStatus(uint8_t RNG_FLAG)
 303:FWLIB/src/stm32f4xx_rng.c **** {
 164              		.loc 1 303 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169              	.LVL4:
 304:FWLIB/src/stm32f4xx_rng.c ****   FlagStatus bitstatus = RESET;
 305:FWLIB/src/stm32f4xx_rng.c ****   /* Check the parameters */
 306:FWLIB/src/stm32f4xx_rng.c ****   assert_param(IS_RNG_GET_FLAG(RNG_FLAG));
 307:FWLIB/src/stm32f4xx_rng.c **** 
 308:FWLIB/src/stm32f4xx_rng.c ****   /* Check the status of the specified RNG flag */
 309:FWLIB/src/stm32f4xx_rng.c ****   if ((RNG->SR & RNG_FLAG) != (uint8_t)RESET)
 170              		.loc 1 309 0
 171 0000 034B     		ldr	r3, .L22
 172 0002 5B68     		ldr	r3, [r3, #4]
 173 0004 1842     		tst	r0, r3
 174 0006 01D1     		bne	.L21
 310:FWLIB/src/stm32f4xx_rng.c ****   {
 311:FWLIB/src/stm32f4xx_rng.c ****     /* RNG_FLAG is set */
 312:FWLIB/src/stm32f4xx_rng.c ****     bitstatus = SET;
 313:FWLIB/src/stm32f4xx_rng.c ****   }
 314:FWLIB/src/stm32f4xx_rng.c ****   else
 315:FWLIB/src/stm32f4xx_rng.c ****   {
 316:FWLIB/src/stm32f4xx_rng.c ****     /* RNG_FLAG is reset */
 317:FWLIB/src/stm32f4xx_rng.c ****     bitstatus = RESET;
 175              		.loc 1 317 0
 176 0008 0020     		movs	r0, #0
 177              	.LVL5:
 318:FWLIB/src/stm32f4xx_rng.c ****   }
 319:FWLIB/src/stm32f4xx_rng.c ****   /* Return the RNG_FLAG status */
 320:FWLIB/src/stm32f4xx_rng.c ****   return  bitstatus;
 321:FWLIB/src/stm32f4xx_rng.c **** }
 178              		.loc 1 321 0
 179 000a 7047     		bx	lr
 180              	.LVL6:
 181              	.L21:
 312:FWLIB/src/stm32f4xx_rng.c ****   }
 182              		.loc 1 312 0
 183 000c 0120     		movs	r0, #1
 184              	.LVL7:
 185 000e 7047     		bx	lr
 186              	.L23:
 187              		.align	2
 188              	.L22:
 189 0010 00080650 		.word	1342572544
 190              		.cfi_endproc
 191              	.LFE127:
 193              		.section	.text.RNG_ClearFlag,"ax",%progbits
 194              		.align	1
 195              		.global	RNG_ClearFlag
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccZB9Psv.s 			page 10


 201              	RNG_ClearFlag:
 202              	.LFB128:
 322:FWLIB/src/stm32f4xx_rng.c **** 
 323:FWLIB/src/stm32f4xx_rng.c **** 
 324:FWLIB/src/stm32f4xx_rng.c **** /**
 325:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Clears the RNG flags.
 326:FWLIB/src/stm32f4xx_rng.c ****   * @param  RNG_FLAG: specifies the flag to clear. 
 327:FWLIB/src/stm32f4xx_rng.c ****   *          This parameter can be any combination of the following values:
 328:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_FLAG_CECS: Clock Error Current flag.
 329:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_FLAG_SECS: Seed Error Current flag.
 330:FWLIB/src/stm32f4xx_rng.c ****   * @note   RNG_FLAG_DRDY can not be cleared by RNG_ClearFlag() function. 
 331:FWLIB/src/stm32f4xx_rng.c ****   *         This flag is cleared only by reading the Random number data (using 
 332:FWLIB/src/stm32f4xx_rng.c ****   *         RNG_GetRandomNumber() function).                           
 333:FWLIB/src/stm32f4xx_rng.c ****   * @retval None
 334:FWLIB/src/stm32f4xx_rng.c ****   */
 335:FWLIB/src/stm32f4xx_rng.c **** void RNG_ClearFlag(uint8_t RNG_FLAG)
 336:FWLIB/src/stm32f4xx_rng.c **** {
 203              		.loc 1 336 0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 208              	.LVL8:
 337:FWLIB/src/stm32f4xx_rng.c ****   /* Check the parameters */
 338:FWLIB/src/stm32f4xx_rng.c ****   assert_param(IS_RNG_CLEAR_FLAG(RNG_FLAG));
 339:FWLIB/src/stm32f4xx_rng.c ****   /* Clear the selected RNG flags */
 340:FWLIB/src/stm32f4xx_rng.c ****   RNG->SR = ~(uint32_t)(((uint32_t)RNG_FLAG) << 4);
 209              		.loc 1 340 0
 210 0000 6FEA0010 		mvn	r0, r0, lsl #4
 211              	.LVL9:
 212 0004 014B     		ldr	r3, .L25
 213 0006 5860     		str	r0, [r3, #4]
 214 0008 7047     		bx	lr
 215              	.L26:
 216 000a 00BF     		.align	2
 217              	.L25:
 218 000c 00080650 		.word	1342572544
 219              		.cfi_endproc
 220              	.LFE128:
 222              		.section	.text.RNG_GetITStatus,"ax",%progbits
 223              		.align	1
 224              		.global	RNG_GetITStatus
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv4-sp-d16
 230              	RNG_GetITStatus:
 231              	.LFB129:
 341:FWLIB/src/stm32f4xx_rng.c **** }
 342:FWLIB/src/stm32f4xx_rng.c **** 
 343:FWLIB/src/stm32f4xx_rng.c **** /**
 344:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Checks whether the specified RNG interrupt has occurred or not.
 345:FWLIB/src/stm32f4xx_rng.c ****   * @param  RNG_IT: specifies the RNG interrupt source to check.
 346:FWLIB/src/stm32f4xx_rng.c ****   *          This parameter can be one of the following values:
 347:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_IT_CEI: Clock Error Interrupt.
 348:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_IT_SEI: Seed Error Interrupt.                   
 349:FWLIB/src/stm32f4xx_rng.c ****   * @retval The new state of RNG_IT (SET or RESET).
ARM GAS  /tmp/ccZB9Psv.s 			page 11


 350:FWLIB/src/stm32f4xx_rng.c ****   */
 351:FWLIB/src/stm32f4xx_rng.c **** ITStatus RNG_GetITStatus(uint8_t RNG_IT)
 352:FWLIB/src/stm32f4xx_rng.c **** {
 232              		.loc 1 352 0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 237              	.LVL10:
 353:FWLIB/src/stm32f4xx_rng.c ****   ITStatus bitstatus = RESET;
 354:FWLIB/src/stm32f4xx_rng.c ****   /* Check the parameters */
 355:FWLIB/src/stm32f4xx_rng.c ****   assert_param(IS_RNG_GET_IT(RNG_IT));
 356:FWLIB/src/stm32f4xx_rng.c **** 
 357:FWLIB/src/stm32f4xx_rng.c ****   /* Check the status of the specified RNG interrupt */
 358:FWLIB/src/stm32f4xx_rng.c ****   if ((RNG->SR & RNG_IT) != (uint8_t)RESET)
 238              		.loc 1 358 0
 239 0000 034B     		ldr	r3, .L31
 240 0002 5B68     		ldr	r3, [r3, #4]
 241 0004 1842     		tst	r0, r3
 242 0006 01D1     		bne	.L30
 359:FWLIB/src/stm32f4xx_rng.c ****   {
 360:FWLIB/src/stm32f4xx_rng.c ****     /* RNG_IT is set */
 361:FWLIB/src/stm32f4xx_rng.c ****     bitstatus = SET;
 362:FWLIB/src/stm32f4xx_rng.c ****   }
 363:FWLIB/src/stm32f4xx_rng.c ****   else
 364:FWLIB/src/stm32f4xx_rng.c ****   {
 365:FWLIB/src/stm32f4xx_rng.c ****     /* RNG_IT is reset */
 366:FWLIB/src/stm32f4xx_rng.c ****     bitstatus = RESET;
 243              		.loc 1 366 0
 244 0008 0020     		movs	r0, #0
 245              	.LVL11:
 367:FWLIB/src/stm32f4xx_rng.c ****   }
 368:FWLIB/src/stm32f4xx_rng.c ****   /* Return the RNG_IT status */
 369:FWLIB/src/stm32f4xx_rng.c ****   return bitstatus;
 370:FWLIB/src/stm32f4xx_rng.c **** }
 246              		.loc 1 370 0
 247 000a 7047     		bx	lr
 248              	.LVL12:
 249              	.L30:
 361:FWLIB/src/stm32f4xx_rng.c ****   }
 250              		.loc 1 361 0
 251 000c 0120     		movs	r0, #1
 252              	.LVL13:
 253 000e 7047     		bx	lr
 254              	.L32:
 255              		.align	2
 256              	.L31:
 257 0010 00080650 		.word	1342572544
 258              		.cfi_endproc
 259              	.LFE129:
 261              		.section	.text.RNG_ClearITPendingBit,"ax",%progbits
 262              		.align	1
 263              		.global	RNG_ClearITPendingBit
 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccZB9Psv.s 			page 12


 269              	RNG_ClearITPendingBit:
 270              	.LFB130:
 371:FWLIB/src/stm32f4xx_rng.c **** 
 372:FWLIB/src/stm32f4xx_rng.c **** 
 373:FWLIB/src/stm32f4xx_rng.c **** /**
 374:FWLIB/src/stm32f4xx_rng.c ****   * @brief  Clears the RNG interrupt pending bit(s).
 375:FWLIB/src/stm32f4xx_rng.c ****   * @param  RNG_IT: specifies the RNG interrupt pending bit(s) to clear.
 376:FWLIB/src/stm32f4xx_rng.c ****   *          This parameter can be any combination of the following values:
 377:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_IT_CEI: Clock Error Interrupt.
 378:FWLIB/src/stm32f4xx_rng.c ****   *            @arg RNG_IT_SEI: Seed Error Interrupt.
 379:FWLIB/src/stm32f4xx_rng.c ****   * @retval None
 380:FWLIB/src/stm32f4xx_rng.c ****   */
 381:FWLIB/src/stm32f4xx_rng.c **** void RNG_ClearITPendingBit(uint8_t RNG_IT)
 382:FWLIB/src/stm32f4xx_rng.c **** {
 271              		.loc 1 382 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276              	.LVL14:
 383:FWLIB/src/stm32f4xx_rng.c ****   /* Check the parameters */
 384:FWLIB/src/stm32f4xx_rng.c ****   assert_param(IS_RNG_IT(RNG_IT));
 385:FWLIB/src/stm32f4xx_rng.c **** 
 386:FWLIB/src/stm32f4xx_rng.c ****   /* Clear the selected RNG interrupt pending bit */
 387:FWLIB/src/stm32f4xx_rng.c ****   RNG->SR = (uint8_t)~RNG_IT;
 277              		.loc 1 387 0
 278 0000 C043     		mvns	r0, r0
 279              	.LVL15:
 280 0002 C0B2     		uxtb	r0, r0
 281 0004 014B     		ldr	r3, .L34
 282 0006 5860     		str	r0, [r3, #4]
 283 0008 7047     		bx	lr
 284              	.L35:
 285 000a 00BF     		.align	2
 286              	.L34:
 287 000c 00080650 		.word	1342572544
 288              		.cfi_endproc
 289              	.LFE130:
 291              		.text
 292              	.Letext0:
 293              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 294              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 295              		.file 4 "F4_CORE/core_cm4.h"
 296              		.file 5 "USER/system_stm32f4xx.h"
 297              		.file 6 "USER/stm32f4xx.h"
 298              		.file 7 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccZB9Psv.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_rng.c
     /tmp/ccZB9Psv.s:18     .text.RNG_DeInit:0000000000000000 $t
     /tmp/ccZB9Psv.s:25     .text.RNG_DeInit:0000000000000000 RNG_DeInit
     /tmp/ccZB9Psv.s:52     .text.RNG_Cmd:0000000000000000 $t
     /tmp/ccZB9Psv.s:59     .text.RNG_Cmd:0000000000000000 RNG_Cmd
     /tmp/ccZB9Psv.s:85     .text.RNG_Cmd:000000000000001c $d
     /tmp/ccZB9Psv.s:90     .text.RNG_GetRandomNumber:0000000000000000 $t
     /tmp/ccZB9Psv.s:97     .text.RNG_GetRandomNumber:0000000000000000 RNG_GetRandomNumber
     /tmp/ccZB9Psv.s:112    .text.RNG_GetRandomNumber:0000000000000008 $d
     /tmp/ccZB9Psv.s:117    .text.RNG_ITConfig:0000000000000000 $t
     /tmp/ccZB9Psv.s:124    .text.RNG_ITConfig:0000000000000000 RNG_ITConfig
     /tmp/ccZB9Psv.s:150    .text.RNG_ITConfig:000000000000001c $d
     /tmp/ccZB9Psv.s:155    .text.RNG_GetFlagStatus:0000000000000000 $t
     /tmp/ccZB9Psv.s:162    .text.RNG_GetFlagStatus:0000000000000000 RNG_GetFlagStatus
     /tmp/ccZB9Psv.s:189    .text.RNG_GetFlagStatus:0000000000000010 $d
     /tmp/ccZB9Psv.s:194    .text.RNG_ClearFlag:0000000000000000 $t
     /tmp/ccZB9Psv.s:201    .text.RNG_ClearFlag:0000000000000000 RNG_ClearFlag
     /tmp/ccZB9Psv.s:218    .text.RNG_ClearFlag:000000000000000c $d
     /tmp/ccZB9Psv.s:223    .text.RNG_GetITStatus:0000000000000000 $t
     /tmp/ccZB9Psv.s:230    .text.RNG_GetITStatus:0000000000000000 RNG_GetITStatus
     /tmp/ccZB9Psv.s:257    .text.RNG_GetITStatus:0000000000000010 $d
     /tmp/ccZB9Psv.s:262    .text.RNG_ClearITPendingBit:0000000000000000 $t
     /tmp/ccZB9Psv.s:269    .text.RNG_ClearITPendingBit:0000000000000000 RNG_ClearITPendingBit
     /tmp/ccZB9Psv.s:287    .text.RNG_ClearITPendingBit:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_AHB2PeriphResetCmd
