INFO: [v++ 60-1548] Creating build summary session with primary output C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D\axil_conv2D.hlscompile_summary, at 12/05/24 16:40:46
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D -config C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg -cmdlineconfig C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Dec  5 16:40:48 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Goncalo' on host 'desktop-9fniqpr' (Windows NT_amd64 version 10.0) on Thu Dec 05 16:40:49 +0000 2024
INFO: [HLS 200-10] In directory 'C:/Users/Goncalo/Documents/SEC/lab1_hls'
INFO: [HLS 200-2005] Using work_dir C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/axil_conv2D.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(15)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/hls/tb_axil_conv2D.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Goncalo\Documents\SEC\lab1_prof\host\images.bin' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(16)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Goncalo/Documents/SEC/lab1_prof/host/images.bin' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_conv2D' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(10)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=all' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Goncalo/Documents/SEC/lab1_hls/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.702 seconds; current allocated memory: 175.137 MB.
INFO: [HLS 200-10] Analyzing design file '../lab1_prof/hls/axil_conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.491 seconds; current allocated memory: 178.105 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,525 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Goncalo/Documents/SEC/lab1_hls/axil_conv2D/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_j> at ../lab1_prof/hls/axil_conv2D.cpp:27:9 
INFO: [HLS 214-291] Loop 'loop_k' is marked as complete unroll implied by the pipeline pragma (../lab1_prof/hls/axil_conv2D.cpp:32:13)
INFO: [HLS 214-291] Loop 'loop_x' is marked as complete unroll implied by the pipeline pragma (../lab1_prof/hls/axil_conv2D.cpp:39:17)
INFO: [HLS 214-186] Unrolling loop 'loop_k' (../lab1_prof/hls/axil_conv2D.cpp:32:13) in function 'axil_conv2D' completely with a factor of 3 (../lab1_prof/hls/axil_conv2D.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'loop_x' (../lab1_prof/hls/axil_conv2D.cpp:39:17) in function 'axil_conv2D' completely with a factor of 3 (../lab1_prof/hls/axil_conv2D.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.592 seconds; current allocated memory: 180.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 184.703 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 186.637 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../lab1_prof/hls/axil_conv2D.cpp:28:21) to (../lab1_prof/hls/axil_conv2D.cpp:27:9) in function 'axil_conv2D'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'axil_conv2D' (../lab1_prof/hls/axil_conv2D.cpp:12:9)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 209.000 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_i'(../lab1_prof/hls/axil_conv2D.cpp:25:5) and 'loop_j'(../lab1_prof/hls/axil_conv2D.cpp:27:9) in function 'axil_conv2D' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_i' (../lab1_prof/hls/axil_conv2D.cpp:25:5) in function 'axil_conv2D'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 212.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axil_conv2D' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axil_conv2D_Pipeline_loop_i_loop_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln40) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_i_loop_j'.
WARNING: [HLS 200-885] The II Violation in module 'axil_conv2D_Pipeline_loop_i_loop_j' (loop 'loop_i_loop_j'): Unable to schedule 'load' operation 8 bit ('image_in_load_8', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'image_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'axil_conv2D_Pipeline_loop_i_loop_j' (loop 'loop_i_loop_j'): Unable to schedule 'load' operation 8 bit ('image_in_load', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'image_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'axil_conv2D_Pipeline_loop_i_loop_j' (loop 'loop_i_loop_j'): Unable to schedule 'load' operation 8 bit ('image_in_load_1', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'image_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'axil_conv2D_Pipeline_loop_i_loop_j' (loop 'loop_i_loop_j'): Unable to schedule 'load' operation 8 bit ('image_in_load_2', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'image_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'axil_conv2D_Pipeline_loop_i_loop_j' (loop 'loop_i_loop_j'): Unable to schedule 'load' operation 8 bit ('image_in_load_5', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'image_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'axil_conv2D_Pipeline_loop_i_loop_j' (loop 'loop_i_loop_j'): Unable to schedule 'load' operation 8 bit ('image_in_load_6', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'image_in'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 15, loop 'loop_i_loop_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.755 seconds; current allocated memory: 216.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 217.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axil_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 217.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 218.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axil_conv2D_Pipeline_loop_i_loop_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'axil_conv2D_Pipeline_loop_i_loop_j' pipeline 'loop_i_loop_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_17_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_17s_18_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_21s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'axil_conv2D_Pipeline_loop_i_loop_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 221.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axil_conv2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axil_conv2D/image_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axil_conv2D/image_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axil_conv2D/weights' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axil_conv2D/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axil_conv2D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'weights', 'bias', 'image_in', 'image_out' to AXI-Lite port BUS1.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axil_conv2D'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 225.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 229.031 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 232.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axil_conv2D.
INFO: [VLOG 209-307] Generating Verilog RTL for axil_conv2D.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.48 MHz
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.674 seconds; peak allocated memory: 232.945 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 27s
