---
pdf: 
module: 5
lecture: 
date: 2024-03-08T20:48:00
version:
  - DL-24
last-revision: 
notes-taken: false
tags:
  - DigitalLogic/SequentialCircuits
---
# SR Flip Flop

- This is clocked SR Latch.

- SR flip flop has a fixed behaviour (fixed behaviour table) but it can be implemented using either SR Latch or S'R' Latch.
- When clock = 0, no work occurs in the circuit.

<iframe src="https://circuitverse.org/simulator/embed/sr-flip-flop-4bf348cd-480f-4a28-a8a7-5bf44123885a?theme=default&display_title=false&clock_time=false&fullscreen=true&zoom_in_out=true" style="border-width:; border-style: solid; border-color:;" name="myiframe" id="projectPreview" scrolling="no" frameborder="1" marginheight="0px" marginwidth="0px" height="500" width="500" allowFullScreen></iframe>

![[SR Flip Flop-20240309093721483.webp]]


> [!discussion] 
> Lec-03-04A Pg No. 111
> ![[Clock in Digital Circuits-20240308204734549.webp]]
> ![[Clock in Digital Circuits-20240308204751428.webp]]
> ![[Clock in Digital Circuits-20240308204802266.webp]]



## Implementation


## Characteristic Table



## Excitation Table
- It signifies what excites the output.

## State Diagram


