Tool for hex calcs
http://www.eecs.umich.edu/courses/eng100/calc.html

# Nop_Halt.dat
```
Adr Hex     Binary                  Assembly
...
@05 1000    0001_0000_0000_0000     NOP
@06 B000    1011_0000_0000_0000     HLT
...
@FF 0005                            ---          Reset Vector
```

# Nop_Ld.dat
```
Adr Hex     Binary                  Assembly
@05 1000    0001_0000_0000_0000     NOP
@06 91A5    1001_0001_1010_0101     LDI R1, 0xA5
@07 A001    1010_0000_0000_0001     OTR R1   Copy Reg 1 to output
@08 B000    1011_0000_0000_0000     HLT
@FF 0005                            ---          Reset Vector
```

# Out_Reg.dat
```
Adr Hex     Binary                  Assembly
@00 91A5    1001_0001_1010_0101     LDI R1, 0xA5
@01 A001    1010_0000_0000_0001     OTR R1    Copy Reg 1 to output
@02 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Out_Reg_Nop.dat
```
Adr Hex     Binary                  Assembly
@00 91A5    1001_0001_1010_0101     LDI R1, 0xA5
@01 1000    0001_0000_0000_0000     NOP
@02 A001    1010_0000_0000_0001     OTR R1    Copy Reg 1 to output
@03 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Shift_Left.dat
```
@00 9101    1001_0001_0000_0001     LDI R1, 0x01
@01 A001    1010_0000_0000_0001     OTR R1
@02 9205    1001_0010_0000_0101     LDI R2, 0x05
@03 A002    1010_0000_0000_0010     OTR R2
@04 4051    0100_0000_0101_0001     SHL R1, R1, R2  = R1 <-- R1 << R2
@05 A001    1010_0000_0000_0001     OTR R1
@06 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Shift_Right.dat
```
@00 9108    1001_0001_0000_1000     LDI R1, 0x08
@01 A001    1010_0000_0000_0001     OTR R1
@02 9203    1001_0010_0000_0011     LDI R2, 0x03
@03 A002    1010_0000_0000_0010     OTR R2
@04 5051    0101_0000_0101_0001     SHR R1, R1, R2  = R1 <-- R1 >> R2
@05 A001    1010_0000_0000_0001     OTR R1
@06 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Shift_Right_Carry.dat
```
@00 9109    1001_0001_0000_1001     LDI R1, 0x09
@01 A001    1010_0000_0000_0001     OTR R1
@02 9201    1001_0010_0000_0001     LDI R2, 0x01
@03 A002    1010_0000_0000_0010     OTR R2
@04 5051    0101_0000_0101_0001     SHR R1, R1, R2  = R1 <-- R1 >> R2
@05 A001    1010_0000_0000_0001     OTR R1
@06 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Add_Halt.dat
```
Binary      Binary                  Assembly
@00 9102    1001_0001_0000_0010     LDI R1, 0x02
@01 A001    1010_0000_0000_0001     OTR R1
@02 9205    1001_0010_0000_0101     LDI R2, 0x05
@03 A002    1010_0000_0000_0010     OTR R2
@04 20D1    0010_0000_1101_0001     ADD R3, R2, R1
@05 A003    1010_0000_0000_0011     OTR R3
@06 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Sub_Halt.dat
```
            Binary                  Assembly
@00 9102    1001_0001_0000_0010     LDI R1, 0x02
@01 A001    1010_0000_0000_0001     OTR R1
@02 9204    1001_0010_0000_0100     LDI R2, 0x04
@03 A002    1010_0000_0000_0010     OTR R2
@04 30CA    0011_0000_1100_1010     SUB R3, R1, R2
@05 A003    1010_0000_0000_0011     OTR R3
@06 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# BNE_Halt.dat
```
Adr Hex     Binary                  Assembly
@00 9102    1001_0001_0000_0010     LDI R1, 0x02
@01 A001    1010_0000_0000_0001     OTR R1
@02 9205    1001_0010_0000_0101     LDI R2, 0x05
@03 A002    1010_0000_0000_0010     OTR R2
@04 20D1    0010_0000_1101_0001     ADD R3, R2, R1   = 7
@05 A003    1010_0000_0000_0011     OTR R3
@06 6004    0110_0000_0000_0100     BNE 0x04     -------
@07 1000    0001_0000_0000_0000     NOP                 |
@08 1000    0001_0000_0000_0000     NOP                 |  Branch
@09 B000    1011_0000_0000_0000     HLT                 |  to here
@0A 9204    1001_0010_0000_0100     LDI R2, 0x04  <-----
@0B A002    1010_0000_0000_0010     OTR R2
@0C B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# JMP_Halt.dat
```
Adr Hex     Binary                  Assembly
@00 9106    1001_0001_0000_0110     LDI R1, 0x06     <-- absolute address
@01 A001    1010_0000_0000_0001     OTR R1
@02 7001    0111_0000_0000_0001     JMP R1   --------
@03 1000    0001_0000_0000_0000     NOP              |
@04 1000    0001_0000_0000_0000     NOP              |
@05 B000    1011_0000_0000_0000     HLT              |
@06 9209    1001_0010_0000_1001     LDI R2, 0x09  <--   Jump to here
@07 A002    1010_0000_0000_0010     OTR R2
@08 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Count_Up.dat
```
@00 9100    1001_0001_0000_0000     LDI R1, 0x00  <-- Counter
@01 9202    1001_0010_0000_0010     LDI R2, 0x02  <-- Count by 2
@02 9306    1001_0011_0000_0110     LDI R3, 0x06  <-- Count up to 6
@03 2051    0010_0000_0101_0001     ADD R1, R2, R1   <-------.  Inc
@04 A001    1010_0000_0000_0001     OTR R1                   |
@05 3419    0011_0100_0001_1001     CMP R3, R1               |  Compare
@06 60FD    0110_0000_1111_1100     BNE -4  >----------------.  Loop until 0
@07 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Count_Down.dat
```
@00 9105    1001_0001_0000_0101     LDI R1, 0x05  <-- Counter (A)
@01 9201    1001_0010_0000_0001     LDI R2, 0x01  <-- Count down by 1 (B)
@02 3051    0011_0000_0101_0001     SUB R1, R2, R1   <---. Dec (A - B)
@03 A001    1010_0000_0000_0001     OTR R1               |
@04 60FE    0110_0000_1111_1101     BNE -3    >----------.  Loop until 0
@05 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Count_Out.dat
```
@00 9100    1001_0001_0000_0000     LDI R1, 0x00  <-- Counter
@01 9201    1001_0010_0000_0001     LDI R2, 0x01  <-- Count by 1
@02 930F    1001_0011_0000_1111     LDI R3, 0x0F  <-- Count up to F
@03 2051    0010_0000_0101_0001     ADD R1, R2, R1   <-------.  Inc
@04 A001    1010_0000_0000_0001     OTR R1                   |
@05 3419    0011_0100_0001_1001     CMP R3, R1               | Compare
@06 60FC    0110_0000_1111_1100     BNE -4           --------.  Loop until 0
@07 B000    1011_0000_0000_0000     HLT
@FF 0000                            ---          Reset Vector
```

# Cylon.dat
```
@00 9101    1001_0001_0000_0001     LDI R1, 0x01  <-- Pattern
@01 9201    1001_0010_0000_0001     LDI R2, 0x01  <-- Shift by 1
@02 9380    1001_0011_1000_0000     LDI R3, 0x80  <-- Left limit
@03 9401    1001_0100_0000_0001     LDI R4, 0x01  <-- Right limit
@04 9506    1001_0100_0000_0110     LDI R5, 0x06  <-- Jump address to SHL
@05 A001    1010_0000_0000_0001     OTR R1
@06 4051    0100_0000_0101_0001     SHL R1, R1, R2  <------.
@07 A001    1010_0000_0000_0001     OTR R1                 |
@08 3419    0011_0100_0001_1001     CMP R3, R1             |
@09 60FD    0110_0000_1111_1100     BNE -4    >------------. Loop while !=
@0A 5051    0101_0000_0101_0001     SHR R1, R1, R2  <------.
@0B A001    1010_0000_0000_0001     OTR R1                 |
@0C 3421    0011_0100_0010_0001     CMP R4, R1             |
@0D 60FD    0110_0000_1111_1100     BNE -4    >------------. Loop while !=
@0E 7005    0111_0000_0000_0101     JMP R5    <-- Never reached
@0F B000    1011_0000_0000_0000     HLT       <-- Never executed
@FF 0000                            ---          Reset Vector
```
