\hypertarget{core_8hh_source}{}\doxysection{core.\+hh}
\label{core_8hh_source}\index{core.hh@{core.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::core\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} core : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00007         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Count the number of instructions at retirement}}
\DoxyCodeLine{00008         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias from INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00009         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00010         LLC\_REFERENCES = 0x4f2e, \textcolor{comment}{// Count each request originating equiv the core to reference a cache line in the last level cache. The count may include speculation}}
\DoxyCodeLine{00011         LAST\_LEVEL\_CACHE\_REFERENCES = 0x4f2e, \textcolor{comment}{// This is an alias for LLC\_REFERENCES}}
\DoxyCodeLine{00012         LLC\_MISSES = 0x412e, \textcolor{comment}{// Count each cache miss condition for references to the last level cache. The event count may include speculation}}
\DoxyCodeLine{00013         LAST\_LEVEL\_CACHE\_MISSES = 0x412e, \textcolor{comment}{// This is an alias for LLC\_MISSES}}
\DoxyCodeLine{00014         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Count branch instructions at retirement. Specifically}}
\DoxyCodeLine{00015         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Count mispredicted branch instructions at retirement. Specifically}}
\DoxyCodeLine{00016         RS\_UOPS\_DISPATCHED\_CYCLES = 0xa1, \textcolor{comment}{// Cycles micro-\/ops dispatched for execution}}
\DoxyCodeLine{00017         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_PORT\_0 = 0x100, \textcolor{comment}{// On port 0}}
\DoxyCodeLine{00018         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_PORT\_1 = 0x200, \textcolor{comment}{// On port 1}}
\DoxyCodeLine{00019         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_PORT\_2 = 0x400, \textcolor{comment}{// On port 2}}
\DoxyCodeLine{00020         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_PORT\_3 = 0x800, \textcolor{comment}{// On port 3}}
\DoxyCodeLine{00021         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_PORT\_4 = 0x1000, \textcolor{comment}{// On port 4}}
\DoxyCodeLine{00022         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_PORT\_5 = 0x2000, \textcolor{comment}{// On port 5}}
\DoxyCodeLine{00023         RS\_UOPS\_DISPATCHED\_CYCLES\_\_MASK\_\_CORE\_RS\_UOPS\_DISPATCHED\_CYCLES\_\_ANY = 0x3f00, \textcolor{comment}{// On any port}}
\DoxyCodeLine{00024         RS\_UOPS\_DISPATCHED = 0xa0, \textcolor{comment}{// Number of micro-\/ops dispatched for execution}}
\DoxyCodeLine{00025         RS\_UOPS\_DISPATCHED\_NONE = 0xa0 | INTEL\_X86\_MOD\_INV | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of of cycles in which no micro-\/ops is dispatched for execution}}
\DoxyCodeLine{00026         LOAD\_BLOCK = 0x3, \textcolor{comment}{// Loads blocked}}
\DoxyCodeLine{00027         LOAD\_BLOCK\_\_MASK\_\_CORE\_LOAD\_BLOCK\_\_STA = 0x200, \textcolor{comment}{// Loads blocked by a preceding store with unknown address}}
\DoxyCodeLine{00028         LOAD\_BLOCK\_\_MASK\_\_CORE\_LOAD\_BLOCK\_\_STD = 0x400, \textcolor{comment}{// Loads blocked by a preceding store with unknown data}}
\DoxyCodeLine{00029         LOAD\_BLOCK\_\_MASK\_\_CORE\_LOAD\_BLOCK\_\_OVERLAP\_STORE = 0x800, \textcolor{comment}{// Loads that partially overlap an earlier store}}
\DoxyCodeLine{00030         LOAD\_BLOCK\_\_MASK\_\_CORE\_LOAD\_BLOCK\_\_UNTIL\_RETIRE = 0x1000, \textcolor{comment}{// Loads blocked until retirement}}
\DoxyCodeLine{00031         LOAD\_BLOCK\_\_MASK\_\_CORE\_LOAD\_BLOCK\_\_L1D = 0x2000, \textcolor{comment}{// Loads blocked by the L1 data cache}}
\DoxyCodeLine{00032         SB\_DRAIN\_CYCLES = 0x104, \textcolor{comment}{// Cycles while stores are blocked due to store buffer drain}}
\DoxyCodeLine{00033         STORE\_BLOCK = 0x4, \textcolor{comment}{// Cycles while store is waiting}}
\DoxyCodeLine{00034         STORE\_BLOCK\_\_MASK\_\_CORE\_STORE\_BLOCK\_\_ORDER = 0x200, \textcolor{comment}{// Cycles while store is waiting for a preceding store to be globally observed}}
\DoxyCodeLine{00035         STORE\_BLOCK\_\_MASK\_\_CORE\_STORE\_BLOCK\_\_SNOOP = 0x800, \textcolor{comment}{// A store is blocked due to a conflict with an external or internal snoop}}
\DoxyCodeLine{00036         SEGMENT\_REG\_LOADS = 0x6, \textcolor{comment}{// Number of segment register loads}}
\DoxyCodeLine{00037         SSE\_PRE\_EXEC = 0x7, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Prefetch instructions executed}}
\DoxyCodeLine{00038         SSE\_PRE\_EXEC\_\_MASK\_\_CORE\_SSE\_PRE\_EXEC\_\_NTA = 0x0, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed}}
\DoxyCodeLine{00039         SSE\_PRE\_EXEC\_\_MASK\_\_CORE\_SSE\_PRE\_EXEC\_\_L1 = 0x100, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed}}
\DoxyCodeLine{00040         SSE\_PRE\_EXEC\_\_MASK\_\_CORE\_SSE\_PRE\_EXEC\_\_L2 = 0x200, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed}}
\DoxyCodeLine{00041         SSE\_PRE\_EXEC\_\_MASK\_\_CORE\_SSE\_PRE\_EXEC\_\_STORES = 0x300, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Weakly-\/ordered store instructions executed}}
\DoxyCodeLine{00042         DTLB\_MISSES = 0x8, \textcolor{comment}{// Memory accesses that missed the DTLB}}
\DoxyCodeLine{00043         DTLB\_MISSES\_\_MASK\_\_CORE\_DTLB\_MISSES\_\_ANY = 0x100, \textcolor{comment}{// Any memory access that missed the DTLB}}
\DoxyCodeLine{00044         DTLB\_MISSES\_\_MASK\_\_CORE\_DTLB\_MISSES\_\_MISS\_LD = 0x200, \textcolor{comment}{// DTLB misses due to load operations}}
\DoxyCodeLine{00045         DTLB\_MISSES\_\_MASK\_\_CORE\_DTLB\_MISSES\_\_L0\_MISS\_LD = 0x400, \textcolor{comment}{// L0 DTLB misses due to load operations}}
\DoxyCodeLine{00046         DTLB\_MISSES\_\_MASK\_\_CORE\_DTLB\_MISSES\_\_MISS\_ST = 0x800, \textcolor{comment}{// DTLB misses due to store operations}}
\DoxyCodeLine{00047         MEMORY\_DISAMBIGUATION = 0x9, \textcolor{comment}{// Memory disambiguation}}
\DoxyCodeLine{00048         MEMORY\_DISAMBIGUATION\_\_MASK\_\_CORE\_MEMORY\_DISAMBIGUATION\_\_RESET = 0x100, \textcolor{comment}{// Memory disambiguation reset cycles}}
\DoxyCodeLine{00049         MEMORY\_DISAMBIGUATION\_\_MASK\_\_CORE\_MEMORY\_DISAMBIGUATION\_\_SUCCESS = 0x200, \textcolor{comment}{// Number of loads that were successfully disambiguated}}
\DoxyCodeLine{00050         PAGE\_WALKS = 0xc, \textcolor{comment}{// Number of page-\/walks executed}}
\DoxyCodeLine{00051         PAGE\_WALKS\_\_MASK\_\_CORE\_PAGE\_WALKS\_\_COUNT = 0x100, \textcolor{comment}{// Number of page-\/walks executed}}
\DoxyCodeLine{00052         PAGE\_WALKS\_\_MASK\_\_CORE\_PAGE\_WALKS\_\_CYCLES = 0x200, \textcolor{comment}{// Duration of page-\/walks in core cycles}}
\DoxyCodeLine{00053         FP\_COMP\_OPS\_EXE = 0x10, \textcolor{comment}{// Floating point computational micro-\/ops executed}}
\DoxyCodeLine{00054         FP\_ASSIST = 0x11, \textcolor{comment}{// Floating point assists}}
\DoxyCodeLine{00055         MUL = 0x12, \textcolor{comment}{// Multiply operations executed}}
\DoxyCodeLine{00056         DIV = 0x13, \textcolor{comment}{// Divide operations executed}}
\DoxyCodeLine{00057         CYCLES\_DIV\_BUSY = 0x14, \textcolor{comment}{// Cycles the divider is busy}}
\DoxyCodeLine{00058         IDLE\_DURING\_DIV = 0x18, \textcolor{comment}{// Cycles the divider is busy and all other execution units are idle}}
\DoxyCodeLine{00059         DELAYED\_BYPASS = 0x19, \textcolor{comment}{// Delayed bypass}}
\DoxyCodeLine{00060         DELAYED\_BYPASS\_\_MASK\_\_CORE\_DELAYED\_BYPASS\_\_FP = 0x0, \textcolor{comment}{// Delayed bypass to FP operation}}
\DoxyCodeLine{00061         DELAYED\_BYPASS\_\_MASK\_\_CORE\_DELAYED\_BYPASS\_\_SIMD = 0x100, \textcolor{comment}{// Delayed bypass to SIMD operation}}
\DoxyCodeLine{00062         DELAYED\_BYPASS\_\_MASK\_\_CORE\_DELAYED\_BYPASS\_\_LOAD = 0x200, \textcolor{comment}{// Delayed bypass to load operation}}
\DoxyCodeLine{00063         L2\_ADS = 0x21, \textcolor{comment}{// Cycles L2 address bus is in use}}
\DoxyCodeLine{00064         L2\_ADS\_\_MASK\_\_CORE\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00065         L2\_ADS\_\_MASK\_\_CORE\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00066         L2\_DBUS\_BUSY\_RD = 0x23, \textcolor{comment}{// Cycles the L2 transfers data to the core}}
\DoxyCodeLine{00067         L2\_DBUS\_BUSY\_RD\_\_MASK\_\_CORE\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00068         L2\_DBUS\_BUSY\_RD\_\_MASK\_\_CORE\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00069         L2\_LINES\_IN = 0x24, \textcolor{comment}{// L2 cache misses}}
\DoxyCodeLine{00070         L2\_LINES\_IN\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00071         L2\_LINES\_IN\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00072         L2\_LINES\_IN\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00073         L2\_LINES\_IN\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00074         L2\_LINES\_IN\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_EXCL\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetch}}
\DoxyCodeLine{00075         L2\_M\_LINES\_IN = 0x25, \textcolor{comment}{// L2 cache line modifications}}
\DoxyCodeLine{00076         L2\_M\_LINES\_IN\_\_MASK\_\_CORE\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00077         L2\_M\_LINES\_IN\_\_MASK\_\_CORE\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00078         L2\_LINES\_OUT = 0x26, \textcolor{comment}{// L2 cache lines evicted}}
\DoxyCodeLine{00079         L2\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00080         L2\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00081         L2\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00082         L2\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00083         L2\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_EXCL\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetch}}
\DoxyCodeLine{00084         L2\_M\_LINES\_OUT = 0x27, \textcolor{comment}{// Modified lines evicted from the L2 cache}}
\DoxyCodeLine{00085         L2\_M\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00086         L2\_M\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00087         L2\_M\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00088         L2\_M\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00089         L2\_M\_LINES\_OUT\_\_MASK\_\_CORE\_L2\_LINES\_IN\_\_EXCL\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetch}}
\DoxyCodeLine{00090         L2\_IFETCH = 0x28, \textcolor{comment}{// L2 cacheable instruction fetch requests}}
\DoxyCodeLine{00091         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00092         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00093         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00094         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00095         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00096         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00097         L2\_IFETCH\_\_MASK\_\_CORE\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00098         L2\_LD = 0x29, \textcolor{comment}{// L2 cache reads}}
\DoxyCodeLine{00099         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00100         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00101         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00102         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00103         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_EXCL\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetch}}
\DoxyCodeLine{00104         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00105         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00106         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00107         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00108         L2\_LD\_\_MASK\_\_CORE\_L2\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00109         L2\_ST = 0x2a, \textcolor{comment}{// L2 store requests}}
\DoxyCodeLine{00110         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00111         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00112         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00113         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00114         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00115         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00116         L2\_ST\_\_MASK\_\_CORE\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00117         L2\_LOCK = 0x2b, \textcolor{comment}{// L2 locked accesses}}
\DoxyCodeLine{00118         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00119         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00120         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00121         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00122         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00123         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00124         L2\_LOCK\_\_MASK\_\_CORE\_L2\_IFETCH\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00125         L2\_RQSTS = 0x2e, \textcolor{comment}{// L2 cache requests}}
\DoxyCodeLine{00126         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00127         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00128         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00129         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00130         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_EXCL\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetch}}
\DoxyCodeLine{00131         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00132         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00133         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00134         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00135         L2\_RQSTS\_\_MASK\_\_CORE\_L2\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00136         L2\_REJECT\_BUSQ = 0x30, \textcolor{comment}{// Rejected L2 cache requests}}
\DoxyCodeLine{00137         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00138         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00139         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_ANY = 0x3000, \textcolor{comment}{// All inclusive}}
\DoxyCodeLine{00140         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_PREFETCH = 0x1000, \textcolor{comment}{// Hardware prefetch only}}
\DoxyCodeLine{00141         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_EXCL\_PREFETCH = 0x0, \textcolor{comment}{// Exclude hardware prefetch}}
\DoxyCodeLine{00142         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00143         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00144         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00145         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00146         L2\_REJECT\_BUSQ\_\_MASK\_\_CORE\_L2\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00147         L2\_NO\_REQ = 0x32, \textcolor{comment}{// Cycles no L2 cache requests are pending}}
\DoxyCodeLine{00148         L2\_NO\_REQ\_\_MASK\_\_CORE\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00149         L2\_NO\_REQ\_\_MASK\_\_CORE\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00150         EIST\_TRANS = 0x3a, \textcolor{comment}{// Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions}}
\DoxyCodeLine{00151         THERMAL\_TRIP = 0xc03b, \textcolor{comment}{// Number of thermal trips}}
\DoxyCodeLine{00152         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00153         CPU\_CLK\_UNHALTED\_\_MASK\_\_CORE\_CPU\_CLK\_UNHALTED\_\_CORE\_P = 0x0, \textcolor{comment}{// Core cycles when core is not halted}}
\DoxyCodeLine{00154         CPU\_CLK\_UNHALTED\_\_MASK\_\_CORE\_CPU\_CLK\_UNHALTED\_\_BUS = 0x100, \textcolor{comment}{// Bus cycles when core is not halted. This event can give a measurement of the elapsed time. This events has a constant ratio with CPU\_CLK\_UNHALTED:REF event}}
\DoxyCodeLine{00155         CPU\_CLK\_UNHALTED\_\_MASK\_\_CORE\_CPU\_CLK\_UNHALTED\_\_NO\_OTHER = 0x200, \textcolor{comment}{// Bus cycles when core is active and the other is halted}}
\DoxyCodeLine{00156         L1D\_CACHE\_LD = 0x40, \textcolor{comment}{// L1 cacheable data reads}}
\DoxyCodeLine{00157         L1D\_CACHE\_LD\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00158         L1D\_CACHE\_LD\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00159         L1D\_CACHE\_LD\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00160         L1D\_CACHE\_LD\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00161         L1D\_CACHE\_LD\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00162         L1D\_CACHE\_ST = 0x41, \textcolor{comment}{// L1 cacheable data writes}}
\DoxyCodeLine{00163         L1D\_CACHE\_ST\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00164         L1D\_CACHE\_ST\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00165         L1D\_CACHE\_ST\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00166         L1D\_CACHE\_ST\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00167         L1D\_CACHE\_ST\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00168         L1D\_CACHE\_LOCK = 0x42, \textcolor{comment}{// L1 data cacheable locked reads}}
\DoxyCodeLine{00169         L1D\_CACHE\_LOCK\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_MESI = 0xf00, \textcolor{comment}{// Any cacheline access}}
\DoxyCodeLine{00170         L1D\_CACHE\_LOCK\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_I\_STATE = 0x100, \textcolor{comment}{// Invalid cacheline}}
\DoxyCodeLine{00171         L1D\_CACHE\_LOCK\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_S\_STATE = 0x200, \textcolor{comment}{// Shared cacheline}}
\DoxyCodeLine{00172         L1D\_CACHE\_LOCK\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_E\_STATE = 0x400, \textcolor{comment}{// Exclusive cacheline}}
\DoxyCodeLine{00173         L1D\_CACHE\_LOCK\_\_MASK\_\_CORE\_L1D\_CACHE\_LD\_\_M\_STATE = 0x800, \textcolor{comment}{// Modified cacheline}}
\DoxyCodeLine{00174         L1D\_ALL\_REF = 0x143, \textcolor{comment}{// All references to the L1 data cache}}
\DoxyCodeLine{00175         L1D\_ALL\_CACHE\_REF = 0x243, \textcolor{comment}{// L1 Data cacheable reads and writes}}
\DoxyCodeLine{00176         L1D\_REPL = 0xf45, \textcolor{comment}{// Cache lines allocated in the L1 data cache}}
\DoxyCodeLine{00177         L1D\_M\_REPL = 0x46, \textcolor{comment}{// Modified cache lines allocated in the L1 data cache}}
\DoxyCodeLine{00178         L1D\_M\_EVICT = 0x47, \textcolor{comment}{// Modified cache lines evicted from the L1 data cache}}
\DoxyCodeLine{00179         L1D\_PEND\_MISS = 0x48, \textcolor{comment}{// Total number of outstanding L1 data cache misses at any cycle}}
\DoxyCodeLine{00180         L1D\_SPLIT = 0x49, \textcolor{comment}{// Cache line split from L1 data cache}}
\DoxyCodeLine{00181         L1D\_SPLIT\_\_MASK\_\_CORE\_L1D\_SPLIT\_\_LOADS = 0x100, \textcolor{comment}{// Cache line split loads from the L1 data cache}}
\DoxyCodeLine{00182         L1D\_SPLIT\_\_MASK\_\_CORE\_L1D\_SPLIT\_\_STORES = 0x200, \textcolor{comment}{// Cache line split stores to the L1 data cache}}
\DoxyCodeLine{00183         SSE\_PRE\_MISS = 0x4b, \textcolor{comment}{// Streaming SIMD Extensions (SSE) instructions missing all cache levels}}
\DoxyCodeLine{00184         SSE\_PRE\_MISS\_\_MASK\_\_CORE\_SSE\_PRE\_MISS\_\_NTA = 0x0, \textcolor{comment}{// Streaming SIMD Extensions (SSE) Prefetch NTA instructions missing all cache levels}}
\DoxyCodeLine{00185         SSE\_PRE\_MISS\_\_MASK\_\_CORE\_SSE\_PRE\_MISS\_\_L1 = 0x100, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT0 instructions missing all cache levels}}
\DoxyCodeLine{00186         SSE\_PRE\_MISS\_\_MASK\_\_CORE\_SSE\_PRE\_MISS\_\_L2 = 0x200, \textcolor{comment}{// Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions missing all cache levels}}
\DoxyCodeLine{00187         LOAD\_HIT\_PRE = 0x4c, \textcolor{comment}{// Load operations conflicting with a software prefetch to the same address}}
\DoxyCodeLine{00188         L1D\_PREFETCH = 0x4e, \textcolor{comment}{// L1 data cache prefetch}}
\DoxyCodeLine{00189         L1D\_PREFETCH\_\_MASK\_\_CORE\_L1D\_PREFETCH\_\_REQUESTS = 0x1000, \textcolor{comment}{// L1 data cache prefetch requests}}
\DoxyCodeLine{00190         BUS\_REQUEST\_OUTSTANDING = 0x60, \textcolor{comment}{// Number of pending full cache line read transactions on the bus occurring in each cycle}}
\DoxyCodeLine{00191         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00192         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00193         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00194         BUS\_REQUEST\_OUTSTANDING\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00195         BUS\_BNR\_DRV = 0x61, \textcolor{comment}{// Number of Bus Not Ready signals asserted}}
\DoxyCodeLine{00196         BUS\_BNR\_DRV\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00197         BUS\_BNR\_DRV\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00198         BUS\_DRDY\_CLOCKS = 0x62, \textcolor{comment}{// Bus cycles when data is sent on the bus}}
\DoxyCodeLine{00199         BUS\_DRDY\_CLOCKS\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00200         BUS\_DRDY\_CLOCKS\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00201         BUS\_LOCK\_CLOCKS = 0x63, \textcolor{comment}{// Bus cycles when a LOCK signal is asserted}}
\DoxyCodeLine{00202         BUS\_LOCK\_CLOCKS\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00203         BUS\_LOCK\_CLOCKS\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00204         BUS\_LOCK\_CLOCKS\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00205         BUS\_LOCK\_CLOCKS\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00206         BUS\_DATA\_RCV = 0x64, \textcolor{comment}{// Bus cycles while processor receives data}}
\DoxyCodeLine{00207         BUS\_DATA\_RCV\_\_MASK\_\_CORE\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00208         BUS\_DATA\_RCV\_\_MASK\_\_CORE\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00209         BUS\_TRANS\_BRD = 0x65, \textcolor{comment}{// Burst read bus transactions}}
\DoxyCodeLine{00210         BUS\_TRANS\_BRD\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00211         BUS\_TRANS\_BRD\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00212         BUS\_TRANS\_BRD\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00213         BUS\_TRANS\_BRD\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00214         BUS\_TRANS\_RFO = 0x66, \textcolor{comment}{// RFO bus transactions}}
\DoxyCodeLine{00215         BUS\_TRANS\_RFO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00216         BUS\_TRANS\_RFO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00217         BUS\_TRANS\_RFO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00218         BUS\_TRANS\_RFO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00219         BUS\_TRANS\_WB = 0x67, \textcolor{comment}{// Explicit writeback bus transactions}}
\DoxyCodeLine{00220         BUS\_TRANS\_WB\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00221         BUS\_TRANS\_WB\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00222         BUS\_TRANS\_WB\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00223         BUS\_TRANS\_WB\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00224         BUS\_TRANS\_IFETCH = 0x68, \textcolor{comment}{// Instruction-\/fetch bus transactions}}
\DoxyCodeLine{00225         BUS\_TRANS\_IFETCH\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00226         BUS\_TRANS\_IFETCH\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00227         BUS\_TRANS\_IFETCH\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00228         BUS\_TRANS\_IFETCH\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00229         BUS\_TRANS\_INVAL = 0x69, \textcolor{comment}{// Invalidate bus transactions}}
\DoxyCodeLine{00230         BUS\_TRANS\_INVAL\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00231         BUS\_TRANS\_INVAL\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00232         BUS\_TRANS\_INVAL\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00233         BUS\_TRANS\_INVAL\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00234         BUS\_TRANS\_PWR = 0x6a, \textcolor{comment}{// Partial write bus transaction}}
\DoxyCodeLine{00235         BUS\_TRANS\_PWR\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00236         BUS\_TRANS\_PWR\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00237         BUS\_TRANS\_PWR\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00238         BUS\_TRANS\_PWR\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00239         BUS\_TRANS\_P = 0x6b, \textcolor{comment}{// Partial bus transactions}}
\DoxyCodeLine{00240         BUS\_TRANS\_P\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00241         BUS\_TRANS\_P\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00242         BUS\_TRANS\_P\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00243         BUS\_TRANS\_P\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00244         BUS\_TRANS\_IO = 0x6c, \textcolor{comment}{// IO bus transactions}}
\DoxyCodeLine{00245         BUS\_TRANS\_IO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00246         BUS\_TRANS\_IO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00247         BUS\_TRANS\_IO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00248         BUS\_TRANS\_IO\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00249         BUS\_TRANS\_DEF = 0x6d, \textcolor{comment}{// Deferred bus transactions}}
\DoxyCodeLine{00250         BUS\_TRANS\_DEF\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00251         BUS\_TRANS\_DEF\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00252         BUS\_TRANS\_DEF\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00253         BUS\_TRANS\_DEF\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00254         BUS\_TRANS\_BURST = 0x6e, \textcolor{comment}{// Burst (full cache-\/line) bus transactions}}
\DoxyCodeLine{00255         BUS\_TRANS\_BURST\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00256         BUS\_TRANS\_BURST\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00257         BUS\_TRANS\_BURST\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00258         BUS\_TRANS\_BURST\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00259         BUS\_TRANS\_MEM = 0x6f, \textcolor{comment}{// Memory bus transactions}}
\DoxyCodeLine{00260         BUS\_TRANS\_MEM\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00261         BUS\_TRANS\_MEM\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00262         BUS\_TRANS\_MEM\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00263         BUS\_TRANS\_MEM\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00264         BUS\_TRANS\_ANY = 0x70, \textcolor{comment}{// All bus transactions}}
\DoxyCodeLine{00265         BUS\_TRANS\_ANY\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00266         BUS\_TRANS\_ANY\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00267         BUS\_TRANS\_ANY\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00268         BUS\_TRANS\_ANY\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00269         EXT\_SNOOP = 0x77, \textcolor{comment}{// External snoops responses}}
\DoxyCodeLine{00270         EXT\_SNOOP\_\_MASK\_\_CORE\_EXT\_SNOOP\_\_ANY = 0xb00, \textcolor{comment}{// Any external snoop response}}
\DoxyCodeLine{00271         EXT\_SNOOP\_\_MASK\_\_CORE\_EXT\_SNOOP\_\_CLEAN = 0x100, \textcolor{comment}{// External snoop CLEAN response}}
\DoxyCodeLine{00272         EXT\_SNOOP\_\_MASK\_\_CORE\_EXT\_SNOOP\_\_HIT = 0x200, \textcolor{comment}{// External snoop HIT response}}
\DoxyCodeLine{00273         EXT\_SNOOP\_\_MASK\_\_CORE\_EXT\_SNOOP\_\_HITM = 0x800, \textcolor{comment}{// External snoop HITM response}}
\DoxyCodeLine{00274         EXT\_SNOOP\_\_MASK\_\_CORE\_EXT\_SNOOP\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00275         EXT\_SNOOP\_\_MASK\_\_CORE\_EXT\_SNOOP\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00276         CMP\_SNOOP = 0x78, \textcolor{comment}{// L1 data cache is snooped by other core}}
\DoxyCodeLine{00277         CMP\_SNOOP\_\_MASK\_\_CORE\_CMP\_SNOOP\_\_ANY = 0x300, \textcolor{comment}{// L1 data cache is snooped by other core}}
\DoxyCodeLine{00278         CMP\_SNOOP\_\_MASK\_\_CORE\_CMP\_SNOOP\_\_SHARE = 0x100, \textcolor{comment}{// L1 data cache is snooped for sharing by other core}}
\DoxyCodeLine{00279         CMP\_SNOOP\_\_MASK\_\_CORE\_CMP\_SNOOP\_\_INVALIDATE = 0x200, \textcolor{comment}{// L1 data cache is snooped for Invalidation by other core}}
\DoxyCodeLine{00280         CMP\_SNOOP\_\_MASK\_\_CORE\_CMP\_SNOOP\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00281         CMP\_SNOOP\_\_MASK\_\_CORE\_CMP\_SNOOP\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00282         BUS\_HIT\_DRV = 0x7a, \textcolor{comment}{// HIT signal asserted}}
\DoxyCodeLine{00283         BUS\_HIT\_DRV\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00284         BUS\_HIT\_DRV\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00285         BUS\_HITM\_DRV = 0x7b, \textcolor{comment}{// HITM signal asserted}}
\DoxyCodeLine{00286         BUS\_HITM\_DRV\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00287         BUS\_HITM\_DRV\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00288         BUSQ\_EMPTY = 0x7d, \textcolor{comment}{// Bus queue is empty}}
\DoxyCodeLine{00289         BUSQ\_EMPTY\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00290         BUSQ\_EMPTY\_\_MASK\_\_CORE\_BUS\_BNR\_DRV\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00291         SNOOP\_STALL\_DRV = 0x7e, \textcolor{comment}{// Bus stalled for snoops}}
\DoxyCodeLine{00292         SNOOP\_STALL\_DRV\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00293         SNOOP\_STALL\_DRV\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00294         SNOOP\_STALL\_DRV\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_THIS\_AGENT = 0x0, \textcolor{comment}{// This agent}}
\DoxyCodeLine{00295         SNOOP\_STALL\_DRV\_\_MASK\_\_CORE\_BUS\_REQUEST\_OUTSTANDING\_\_ALL\_AGENTS = 0x2000, \textcolor{comment}{// Any agent on the bus}}
\DoxyCodeLine{00296         BUS\_IO\_WAIT = 0x7f, \textcolor{comment}{// IO requests waiting in the bus queue}}
\DoxyCodeLine{00297         BUS\_IO\_WAIT\_\_MASK\_\_CORE\_L2\_ADS\_\_SELF = 0x4000, \textcolor{comment}{// This core}}
\DoxyCodeLine{00298         BUS\_IO\_WAIT\_\_MASK\_\_CORE\_L2\_ADS\_\_BOTH\_CORES = 0xc000, \textcolor{comment}{// Both cores}}
\DoxyCodeLine{00299         L1I\_READS = 0x80, \textcolor{comment}{// Instruction fetches}}
\DoxyCodeLine{00300         L1I\_MISSES = 0x81, \textcolor{comment}{// Instruction Fetch Unit misses}}
\DoxyCodeLine{00301         ITLB = 0x82, \textcolor{comment}{// ITLB small page misses}}
\DoxyCodeLine{00302         ITLB\_\_MASK\_\_CORE\_ITLB\_\_SMALL\_MISS = 0x200, \textcolor{comment}{// ITLB small page misses}}
\DoxyCodeLine{00303         ITLB\_\_MASK\_\_CORE\_ITLB\_\_LARGE\_MISS = 0x1000, \textcolor{comment}{// ITLB large page misses}}
\DoxyCodeLine{00304         ITLB\_\_MASK\_\_CORE\_ITLB\_\_FLUSH = 0x4000, \textcolor{comment}{// ITLB flushes}}
\DoxyCodeLine{00305         ITLB\_\_MASK\_\_CORE\_ITLB\_\_MISSES = 0x1200, \textcolor{comment}{// ITLB misses}}
\DoxyCodeLine{00306         INST\_QUEUE = 0x83, \textcolor{comment}{// Cycles during which the instruction queue is full}}
\DoxyCodeLine{00307         INST\_QUEUE\_\_MASK\_\_CORE\_INST\_QUEUE\_\_FULL = 0x200, \textcolor{comment}{// Cycles during which the instruction queue is full}}
\DoxyCodeLine{00308         CYCLES\_L1I\_MEM\_STALLED = 0x86, \textcolor{comment}{// Cycles during which instruction fetches are stalled}}
\DoxyCodeLine{00309         ILD\_STALL = 0x87, \textcolor{comment}{// Instruction Length Decoder stall cycles due to a length changing prefix}}
\DoxyCodeLine{00310         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00311         BR\_MISSP\_EXEC = 0x89, \textcolor{comment}{// Mispredicted branch instructions executed}}
\DoxyCodeLine{00312         BR\_BAC\_MISSP\_EXEC = 0x8a, \textcolor{comment}{// Branch instructions mispredicted at decoding}}
\DoxyCodeLine{00313         BR\_CND\_EXEC = 0x8b, \textcolor{comment}{// Conditional branch instructions executed}}
\DoxyCodeLine{00314         BR\_CND\_MISSP\_EXEC = 0x8c, \textcolor{comment}{// Mispredicted conditional branch instructions executed}}
\DoxyCodeLine{00315         BR\_IND\_EXEC = 0x8d, \textcolor{comment}{// Indirect branch instructions executed}}
\DoxyCodeLine{00316         BR\_IND\_MISSP\_EXEC = 0x8e, \textcolor{comment}{// Mispredicted indirect branch instructions executed}}
\DoxyCodeLine{00317         BR\_RET\_EXEC = 0x8f, \textcolor{comment}{// RET instructions executed}}
\DoxyCodeLine{00318         BR\_RET\_MISSP\_EXEC = 0x90, \textcolor{comment}{// Mispredicted RET instructions executed}}
\DoxyCodeLine{00319         BR\_RET\_BAC\_MISSP\_EXEC = 0x91, \textcolor{comment}{// RET instructions executed mispredicted at decoding}}
\DoxyCodeLine{00320         BR\_CALL\_EXEC = 0x92, \textcolor{comment}{// CALL instructions executed}}
\DoxyCodeLine{00321         BR\_CALL\_MISSP\_EXEC = 0x93, \textcolor{comment}{// Mispredicted CALL instructions executed}}
\DoxyCodeLine{00322         BR\_IND\_CALL\_EXEC = 0x94, \textcolor{comment}{// Indirect CALL instructions executed}}
\DoxyCodeLine{00323         BR\_TKN\_BUBBLE\_1 = 0x97, \textcolor{comment}{// Branch predicted taken with bubble I}}
\DoxyCodeLine{00324         BR\_TKN\_BUBBLE\_2 = 0x98, \textcolor{comment}{// Branch predicted taken with bubble II}}
\DoxyCodeLine{00325         MACRO\_INSTS = 0xaa, \textcolor{comment}{// Instructions decoded}}
\DoxyCodeLine{00326         MACRO\_INSTS\_\_MASK\_\_CORE\_MACRO\_INSTS\_\_DECODED = 0x100, \textcolor{comment}{// Instructions decoded}}
\DoxyCodeLine{00327         MACRO\_INSTS\_\_MASK\_\_CORE\_MACRO\_INSTS\_\_CISC\_DECODED = 0x800, \textcolor{comment}{// CISC instructions decoded}}
\DoxyCodeLine{00328         ESP = 0xab, \textcolor{comment}{// ESP register content synchronization}}
\DoxyCodeLine{00329         ESP\_\_MASK\_\_CORE\_ESP\_\_SYNCH = 0x100, \textcolor{comment}{// ESP register content synchronization}}
\DoxyCodeLine{00330         ESP\_\_MASK\_\_CORE\_ESP\_\_ADDITIONS = 0x200, \textcolor{comment}{// ESP register automatic additions}}
\DoxyCodeLine{00331         SIMD\_UOPS\_EXEC = 0xb0, \textcolor{comment}{// SIMD micro-\/ops executed (excluding stores)}}
\DoxyCodeLine{00332         SIMD\_SAT\_UOP\_EXEC = 0xb1, \textcolor{comment}{// SIMD saturated arithmetic micro-\/ops executed}}
\DoxyCodeLine{00333         SIMD\_UOP\_TYPE\_EXEC = 0xb3, \textcolor{comment}{// SIMD packed multiply micro-\/ops executed}}
\DoxyCodeLine{00334         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_CORE\_SIMD\_UOP\_TYPE\_EXEC\_\_MUL = 0x100, \textcolor{comment}{// SIMD packed multiply micro-\/ops executed}}
\DoxyCodeLine{00335         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_CORE\_SIMD\_UOP\_TYPE\_EXEC\_\_SHIFT = 0x200, \textcolor{comment}{// SIMD packed shift micro-\/ops executed}}
\DoxyCodeLine{00336         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_CORE\_SIMD\_UOP\_TYPE\_EXEC\_\_PACK = 0x400, \textcolor{comment}{// SIMD pack micro-\/ops executed}}
\DoxyCodeLine{00337         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_CORE\_SIMD\_UOP\_TYPE\_EXEC\_\_UNPACK = 0x800, \textcolor{comment}{// SIMD unpack micro-\/ops executed}}
\DoxyCodeLine{00338         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_CORE\_SIMD\_UOP\_TYPE\_EXEC\_\_LOGICAL = 0x1000, \textcolor{comment}{// SIMD packed logical micro-\/ops executed}}
\DoxyCodeLine{00339         SIMD\_UOP\_TYPE\_EXEC\_\_MASK\_\_CORE\_SIMD\_UOP\_TYPE\_EXEC\_\_ARITHMETIC = 0x2000, \textcolor{comment}{// SIMD packed arithmetic micro-\/ops executed}}
\DoxyCodeLine{00340         INST\_RETIRED = 0xc0, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00341         INST\_RETIRED\_\_MASK\_\_CORE\_INST\_RETIRED\_\_ANY\_P = 0x0, \textcolor{comment}{// Instructions retired (Precise Event)}}
\DoxyCodeLine{00342         INST\_RETIRED\_\_MASK\_\_CORE\_INST\_RETIRED\_\_LOADS = 0x100, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00343         INST\_RETIRED\_\_MASK\_\_CORE\_INST\_RETIRED\_\_STORES = 0x200, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00344         INST\_RETIRED\_\_MASK\_\_CORE\_INST\_RETIRED\_\_OTHER = 0x400, \textcolor{comment}{// Instructions retired}}
\DoxyCodeLine{00345         X87\_OPS\_RETIRED = 0xc1, \textcolor{comment}{// FXCH instructions retired}}
\DoxyCodeLine{00346         X87\_OPS\_RETIRED\_\_MASK\_\_CORE\_X87\_OPS\_RETIRED\_\_FXCH = 0x100, \textcolor{comment}{// FXCH instructions retired}}
\DoxyCodeLine{00347         X87\_OPS\_RETIRED\_\_MASK\_\_CORE\_X87\_OPS\_RETIRED\_\_ANY = 0xfe00, \textcolor{comment}{// Retired floating-\/point computational operations (Precise Event)}}
\DoxyCodeLine{00348         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Fused load+op or load+indirect branch retired}}
\DoxyCodeLine{00349         UOPS\_RETIRED\_\_MASK\_\_CORE\_UOPS\_RETIRED\_\_LD\_IND\_BR = 0x100, \textcolor{comment}{// Fused load+op or load+indirect branch retired}}
\DoxyCodeLine{00350         UOPS\_RETIRED\_\_MASK\_\_CORE\_UOPS\_RETIRED\_\_STD\_STA = 0x200, \textcolor{comment}{// Fused store address + data retired}}
\DoxyCodeLine{00351         UOPS\_RETIRED\_\_MASK\_\_CORE\_UOPS\_RETIRED\_\_MACRO\_FUSION = 0x400, \textcolor{comment}{// Retired instruction pairs fused into one micro-\/op}}
\DoxyCodeLine{00352         UOPS\_RETIRED\_\_MASK\_\_CORE\_UOPS\_RETIRED\_\_NON\_FUSED = 0x800, \textcolor{comment}{// Non-\/fused micro-\/ops retired}}
\DoxyCodeLine{00353         UOPS\_RETIRED\_\_MASK\_\_CORE\_UOPS\_RETIRED\_\_FUSED = 0x700, \textcolor{comment}{// Fused micro-\/ops retired}}
\DoxyCodeLine{00354         UOPS\_RETIRED\_\_MASK\_\_CORE\_UOPS\_RETIRED\_\_ANY = 0xf00, \textcolor{comment}{// Micro-\/ops retired}}
\DoxyCodeLine{00355         MACHINE\_NUKES = 0xc3, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00356         MACHINE\_NUKES\_\_MASK\_\_CORE\_MACHINE\_NUKES\_\_SMC = 0x100, \textcolor{comment}{// Self-\/Modifying Code detected}}
\DoxyCodeLine{00357         MACHINE\_NUKES\_\_MASK\_\_CORE\_MACHINE\_NUKES\_\_MEM\_ORDER = 0x400, \textcolor{comment}{// Execution pipeline restart due to memory ordering conflict or memory disambiguation misprediction}}
\DoxyCodeLine{00358         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00359         BR\_INST\_RETIRED\_\_MASK\_\_CORE\_BR\_INST\_RETIRED\_\_ANY = 0x0, \textcolor{comment}{// Retired branch instructions}}
\DoxyCodeLine{00360         BR\_INST\_RETIRED\_\_MASK\_\_CORE\_BR\_INST\_RETIRED\_\_PRED\_NOT\_TAKEN = 0x100, \textcolor{comment}{// Retired branch instructions that were predicted not-\/taken}}
\DoxyCodeLine{00361         BR\_INST\_RETIRED\_\_MASK\_\_CORE\_BR\_INST\_RETIRED\_\_MISPRED\_NOT\_TAKEN = 0x200, \textcolor{comment}{// Retired branch instructions that were mispredicted not-\/taken}}
\DoxyCodeLine{00362         BR\_INST\_RETIRED\_\_MASK\_\_CORE\_BR\_INST\_RETIRED\_\_PRED\_TAKEN = 0x400, \textcolor{comment}{// Retired branch instructions that were predicted taken}}
\DoxyCodeLine{00363         BR\_INST\_RETIRED\_\_MASK\_\_CORE\_BR\_INST\_RETIRED\_\_MISPRED\_TAKEN = 0x800, \textcolor{comment}{// Retired branch instructions that were mispredicted taken}}
\DoxyCodeLine{00364         BR\_INST\_RETIRED\_\_MASK\_\_CORE\_BR\_INST\_RETIRED\_\_TAKEN = 0xc00, \textcolor{comment}{// Retired taken branch instructions}}
\DoxyCodeLine{00365         BR\_INST\_RETIRED\_MISPRED = 0xc5, \textcolor{comment}{// Retired mispredicted branch instructions (Precise\_Event)}}
\DoxyCodeLine{00366         CYCLES\_INT\_MASKED = 0x1c6, \textcolor{comment}{// Cycles during which interrupts are disabled}}
\DoxyCodeLine{00367         CYCLES\_INT\_PENDING\_AND\_MASKED = 0x2c6, \textcolor{comment}{// Cycles during which interrupts are pending and disabled}}
\DoxyCodeLine{00368         SIMD\_INST\_RETIRED = 0xc7, \textcolor{comment}{// Retired Streaming SIMD Extensions (SSE) packed-\/single instructions}}
\DoxyCodeLine{00369         SIMD\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_INST\_RETIRED\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// Retired Streaming SIMD Extensions (SSE) packed-\/single instructions}}
\DoxyCodeLine{00370         SIMD\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_INST\_RETIRED\_\_SCALAR\_SINGLE = 0x200, \textcolor{comment}{// Retired Streaming SIMD Extensions (SSE) scalar-\/single instructions}}
\DoxyCodeLine{00371         SIMD\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_INST\_RETIRED\_\_PACKED\_DOUBLE = 0x400, \textcolor{comment}{// Retired Streaming SIMD Extensions 2 (SSE2) packed-\/double instructions}}
\DoxyCodeLine{00372         SIMD\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_INST\_RETIRED\_\_SCALAR\_DOUBLE = 0x800, \textcolor{comment}{// Retired Streaming SIMD Extensions 2 (SSE2) scalar-\/double instructions}}
\DoxyCodeLine{00373         SIMD\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_INST\_RETIRED\_\_VECTOR = 0x1000, \textcolor{comment}{// Retired Streaming SIMD Extensions 2 (SSE2) vector integer instructions}}
\DoxyCodeLine{00374         SIMD\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_INST\_RETIRED\_\_ANY = 0x1f00, \textcolor{comment}{// Retired Streaming SIMD instructions (Precise Event)}}
\DoxyCodeLine{00375         HW\_INT\_RCV = 0xc8, \textcolor{comment}{// Hardware interrupts received}}
\DoxyCodeLine{00376         ITLB\_MISS\_RETIRED = 0xc9, \textcolor{comment}{// Retired instructions that missed the ITLB}}
\DoxyCodeLine{00377         SIMD\_COMP\_INST\_RETIRED = 0xca, \textcolor{comment}{// Retired computational Streaming SIMD Extensions (SSE) packed-\/single instructions}}
\DoxyCodeLine{00378         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_COMP\_INST\_RETIRED\_\_PACKED\_SINGLE = 0x100, \textcolor{comment}{// Retired computational Streaming SIMD Extensions (SSE) packed-\/single instructions}}
\DoxyCodeLine{00379         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_COMP\_INST\_RETIRED\_\_SCALAR\_SINGLE = 0x200, \textcolor{comment}{// Retired computational Streaming SIMD Extensions (SSE) scalar-\/single instructions}}
\DoxyCodeLine{00380         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_COMP\_INST\_RETIRED\_\_PACKED\_DOUBLE = 0x400, \textcolor{comment}{// Retired computational Streaming SIMD Extensions 2 (SSE2) packed-\/double instructions}}
\DoxyCodeLine{00381         SIMD\_COMP\_INST\_RETIRED\_\_MASK\_\_CORE\_SIMD\_COMP\_INST\_RETIRED\_\_SCALAR\_DOUBLE = 0x800, \textcolor{comment}{// Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-\/double instructions}}
\DoxyCodeLine{00382         MEM\_LOAD\_RETIRED = 0xcb, \textcolor{comment}{// Retired loads that miss the L1 data cache}}
\DoxyCodeLine{00383         MEM\_LOAD\_RETIRED\_\_MASK\_\_CORE\_MEM\_LOAD\_RETIRED\_\_L1D\_MISS = 0x100, \textcolor{comment}{// Retired loads that miss the L1 data cache (Precise Event)}}
\DoxyCodeLine{00384         MEM\_LOAD\_RETIRED\_\_MASK\_\_CORE\_MEM\_LOAD\_RETIRED\_\_L1D\_LINE\_MISS = 0x200, \textcolor{comment}{// L1 data cache line missed by retired loads (Precise Event)}}
\DoxyCodeLine{00385         MEM\_LOAD\_RETIRED\_\_MASK\_\_CORE\_MEM\_LOAD\_RETIRED\_\_L2\_MISS = 0x400, \textcolor{comment}{// Retired loads that miss the L2 cache (Precise Event)}}
\DoxyCodeLine{00386         MEM\_LOAD\_RETIRED\_\_MASK\_\_CORE\_MEM\_LOAD\_RETIRED\_\_L2\_LINE\_MISS = 0x800, \textcolor{comment}{// L2 cache line missed by retired loads (Precise Event)}}
\DoxyCodeLine{00387         MEM\_LOAD\_RETIRED\_\_MASK\_\_CORE\_MEM\_LOAD\_RETIRED\_\_DTLB\_MISS = 0x1000, \textcolor{comment}{// Retired loads that miss the DTLB (Precise Event)}}
\DoxyCodeLine{00388         FP\_MMX\_TRANS = 0xcc, \textcolor{comment}{// Transitions from MMX (TM) Instructions to Floating Point Instructions}}
\DoxyCodeLine{00389         FP\_MMX\_TRANS\_\_MASK\_\_CORE\_FP\_MMX\_TRANS\_\_TO\_FP = 0x200, \textcolor{comment}{// Transitions from MMX (TM) Instructions to Floating Point Instructions}}
\DoxyCodeLine{00390         FP\_MMX\_TRANS\_\_MASK\_\_CORE\_FP\_MMX\_TRANS\_\_TO\_MMX = 0x100, \textcolor{comment}{// Transitions from Floating Point to MMX (TM) Instructions}}
\DoxyCodeLine{00391         SIMD\_ASSIST = 0xcd, \textcolor{comment}{// SIMD assists invoked}}
\DoxyCodeLine{00392         SIMD\_INSTR\_RETIRED = 0xce, \textcolor{comment}{// SIMD Instructions retired}}
\DoxyCodeLine{00393         SIMD\_SAT\_INSTR\_RETIRED = 0xcf, \textcolor{comment}{// Saturated arithmetic instructions retired}}
\DoxyCodeLine{00394         RAT\_STALLS = 0xd2, \textcolor{comment}{// ROB read port stalls cycles}}
\DoxyCodeLine{00395         RAT\_STALLS\_\_MASK\_\_CORE\_RAT\_STALLS\_\_ROB\_READ\_PORT = 0x100, \textcolor{comment}{// ROB read port stalls cycles}}
\DoxyCodeLine{00396         RAT\_STALLS\_\_MASK\_\_CORE\_RAT\_STALLS\_\_PARTIAL\_CYCLES = 0x200, \textcolor{comment}{// Partial register stall cycles}}
\DoxyCodeLine{00397         RAT\_STALLS\_\_MASK\_\_CORE\_RAT\_STALLS\_\_FLAGS = 0x400, \textcolor{comment}{// Flag stall cycles}}
\DoxyCodeLine{00398         RAT\_STALLS\_\_MASK\_\_CORE\_RAT\_STALLS\_\_FPSW = 0x800, \textcolor{comment}{// FPU status word stall}}
\DoxyCodeLine{00399         RAT\_STALLS\_\_MASK\_\_CORE\_RAT\_STALLS\_\_ANY = 0xf00, \textcolor{comment}{// All RAT stall cycles}}
\DoxyCodeLine{00400         SEG\_RENAME\_STALLS = 0xd4, \textcolor{comment}{// Segment rename stalls -\/ ES}}
\DoxyCodeLine{00401         SEG\_RENAME\_STALLS\_\_MASK\_\_CORE\_SEG\_RENAME\_STALLS\_\_ES = 0x100, \textcolor{comment}{// Segment rename stalls -\/ ES}}
\DoxyCodeLine{00402         SEG\_RENAME\_STALLS\_\_MASK\_\_CORE\_SEG\_RENAME\_STALLS\_\_DS = 0x200, \textcolor{comment}{// Segment rename stalls -\/ DS}}
\DoxyCodeLine{00403         SEG\_RENAME\_STALLS\_\_MASK\_\_CORE\_SEG\_RENAME\_STALLS\_\_FS = 0x400, \textcolor{comment}{// Segment rename stalls -\/ FS}}
\DoxyCodeLine{00404         SEG\_RENAME\_STALLS\_\_MASK\_\_CORE\_SEG\_RENAME\_STALLS\_\_GS = 0x800, \textcolor{comment}{// Segment rename stalls -\/ GS}}
\DoxyCodeLine{00405         SEG\_RENAME\_STALLS\_\_MASK\_\_CORE\_SEG\_RENAME\_STALLS\_\_ANY = 0xf00, \textcolor{comment}{// Any (ES/DS/FS/GS) segment rename stall}}
\DoxyCodeLine{00406         SEG\_REG\_RENAMES = 0xd5, \textcolor{comment}{// Segment renames -\/ ES}}
\DoxyCodeLine{00407         SEG\_REG\_RENAMES\_\_MASK\_\_CORE\_SEG\_REG\_RENAMES\_\_ES = 0x100, \textcolor{comment}{// Segment renames -\/ ES}}
\DoxyCodeLine{00408         SEG\_REG\_RENAMES\_\_MASK\_\_CORE\_SEG\_REG\_RENAMES\_\_DS = 0x200, \textcolor{comment}{// Segment renames -\/ DS}}
\DoxyCodeLine{00409         SEG\_REG\_RENAMES\_\_MASK\_\_CORE\_SEG\_REG\_RENAMES\_\_FS = 0x400, \textcolor{comment}{// Segment renames -\/ FS}}
\DoxyCodeLine{00410         SEG\_REG\_RENAMES\_\_MASK\_\_CORE\_SEG\_REG\_RENAMES\_\_GS = 0x800, \textcolor{comment}{// Segment renames -\/ GS}}
\DoxyCodeLine{00411         SEG\_REG\_RENAMES\_\_MASK\_\_CORE\_SEG\_REG\_RENAMES\_\_ANY = 0xf00, \textcolor{comment}{// Any (ES/DS/FS/GS) segment rename}}
\DoxyCodeLine{00412         RESOURCE\_STALLS = 0xdc, \textcolor{comment}{// Cycles during which the ROB is full}}
\DoxyCodeLine{00413         RESOURCE\_STALLS\_\_MASK\_\_CORE\_RESOURCE\_STALLS\_\_ROB\_FULL = 0x100, \textcolor{comment}{// Cycles during which the ROB is full}}
\DoxyCodeLine{00414         RESOURCE\_STALLS\_\_MASK\_\_CORE\_RESOURCE\_STALLS\_\_RS\_FULL = 0x200, \textcolor{comment}{// Cycles during which the RS is full}}
\DoxyCodeLine{00415         RESOURCE\_STALLS\_\_MASK\_\_CORE\_RESOURCE\_STALLS\_\_LD\_ST = 0x400, \textcolor{comment}{// Cycles during which the pipeline has exceeded load or store limit or waiting to commit all stores}}
\DoxyCodeLine{00416         RESOURCE\_STALLS\_\_MASK\_\_CORE\_RESOURCE\_STALLS\_\_FPCW = 0x800, \textcolor{comment}{// Cycles stalled due to FPU control word write}}
\DoxyCodeLine{00417         RESOURCE\_STALLS\_\_MASK\_\_CORE\_RESOURCE\_STALLS\_\_BR\_MISS\_CLEAR = 0x1000, \textcolor{comment}{// Cycles stalled due to branch misprediction}}
\DoxyCodeLine{00418         RESOURCE\_STALLS\_\_MASK\_\_CORE\_RESOURCE\_STALLS\_\_ANY = 0x1f00, \textcolor{comment}{// Resource related stalls}}
\DoxyCodeLine{00419         BR\_INST\_DECODED = 0xe0, \textcolor{comment}{// Branch instructions decoded}}
\DoxyCodeLine{00420         BOGUS\_BR = 0xe4, \textcolor{comment}{// Bogus branches}}
\DoxyCodeLine{00421         BACLEARS = 0xe6, \textcolor{comment}{// BACLEARS asserted}}
\DoxyCodeLine{00422         PREF\_RQSTS\_UP = 0xf0, \textcolor{comment}{// Upward prefetches issued from the DPL}}
\DoxyCodeLine{00423         PREF\_RQSTS\_DN = 0xf8, \textcolor{comment}{// Downward prefetches issued from the DPL}}
\DoxyCodeLine{00424         }
\DoxyCodeLine{00425     \};}
\DoxyCodeLine{00426 \};}
\DoxyCodeLine{00427 }
\DoxyCodeLine{00428 \textcolor{keyword}{namespace }core = optkit::intel::core;}

\end{DoxyCode}
