abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 1918809752
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit result/wal8_1_0_1078_44.7.blif
time = 6199232 us
--------------- round 2 ---------------
seed = 3444990528
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit result/wal8_2_0_1075_44.1.blif
time = 12194056 us
--------------- round 3 ---------------
seed = 258132482
[175604] is replaced by [176023] with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit result/wal8_3_0_1073_44.1.blif
time = 18154393 us
--------------- round 4 ---------------
seed = 863230879
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 488
output circuit result/wal8_4_0_1071_44.1.blif
time = 24138850 us
--------------- round 5 ---------------
seed = 268843434
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit result/wal8_5_0_1069_43.1.blif
time = 30070016 us
--------------- round 6 ---------------
seed = 3024634310
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 486
output circuit result/wal8_6_0_1067_43.1.blif
time = 35951617 us
--------------- round 7 ---------------
seed = 1572077984
[175768] is replaced by [174261] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 485
output circuit result/wal8_7_0_1065_43.1.blif
time = 41814385 us
--------------- round 8 ---------------
seed = 3592573855
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 484
output circuit result/wal8_8_0_1063_43.1.blif
time = 47700790 us
--------------- round 9 ---------------
seed = 3401441480
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 484
output circuit result/wal8_9_0_1061_43.1.blif
time = 53543118 us
--------------- round 10 ---------------
seed = 1821509033
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit result/wal8_10_0_1059_43.1.blif
time = 59490447 us
--------------- round 11 ---------------
seed = 3120299347
[176137] is replaced by [175759] with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit result/wal8_11_0_1057_43.1.blif
time = 65609848 us
--------------- round 12 ---------------
seed = 2835805057
[174846] is replaced by [175969] with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit result/wal8_12_0_1055_43.1.blif
time = 71472568 us
--------------- round 13 ---------------
seed = 564169077
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit result/wal8_13_0_1053_43.1.blif
time = 77299923 us
--------------- round 14 ---------------
seed = 2902378702
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit result/wal8_14_0_1052_43.1.blif
time = 83107387 us
--------------- round 15 ---------------
seed = 2753672864
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit result/wal8_15_0_1051_43.1.blif
time = 88888395 us
--------------- round 16 ---------------
seed = 560152873
[174849] is replaced by [174333] with estimated error 0.00016
error = 0.00016
area = 1049
delay = 43.1
#gates = 478
output circuit result/wal8_16_0.00016_1049_43.1.blif
time = 94648383 us
--------------- round 17 ---------------
seed = 536720237
[174799] is replaced by [174274] with estimated error 0.00114
error = 0.00114
area = 1047
delay = 43.1
#gates = 477
output circuit result/wal8_17_0.00114_1047_43.1.blif
time = 100403827 us
--------------- round 18 ---------------
seed = 1249810087
[174830] is replaced by [174310] with estimated error 0.00335
error = 0.00335
area = 1045
delay = 43.1
#gates = 476
output circuit result/wal8_18_0.00335_1045_43.1.blif
time = 106113683 us
--------------- round 19 ---------------
seed = 238417195
[174777] is replaced by one with estimated error 0.00554
error = 0.00554
area = 1043
delay = 43.1
#gates = 475
output circuit result/wal8_19_0.00554_1043_43.1.blif
time = 111808334 us
--------------- round 20 ---------------
seed = 3294171587
[175076] is replaced by n413 with estimated error 0.00612
error = 0.00612
area = 1042
delay = 43.1
#gates = 474
output circuit result/wal8_20_0.00612_1042_43.1.blif
time = 117476006 us
--------------- round 21 ---------------
seed = 3873198843
[174195] is replaced by [174150] with estimated error 0.00891
error = 0.00891
area = 1039
delay = 41.7
#gates = 472
output circuit result/wal8_21_0.00891_1039_41.7.blif
time = 123125582 us
--------------- round 22 ---------------
seed = 2135845883
exceed error bound
