// Seed: 2739967809
module module_0;
  id_1 :
  assert property (@(posedge id_1) id_1) id_2 = -1 & id_2;
  wire id_3;
  wire id_4;
  assign id_2 = 1'b0;
  initial id_2 <= id_1;
endmodule
module module_1;
  wire id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
  if (!1) assign id_1 = id_1;
  else wire id_5;
  wire id_6;
endmodule
module module_2;
  parameter id_2 = -1;
  wor id_3 = -1'b0;
  assign id_1 = 1'b0;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
