/*
 * Copyright (c) 2024 OPPO Inc.
 */
#ifndef PANEL_AB948_P_7_A0020_DSI_CMD_H
#define PANEL_AB948_P_7_A0020_DSI_CMD_H

#define REGFLAG_CMD                 0xFFFA
#define REGFLAG_DELAY               0xFFFC
#define REGFLAG_UDELAY              0xFFFB
#define REGFLAG_END_OF_TABLE        0xFFFD
/* Panel Config */
#define LCM_TAG                     "AB948_P_7_A0020"
#define PANEL_NAME                  "panel_ab948_p_7_a0020_dsi_cmd"
#define VERSION                     "A0020"
#define MANUFACTURE                 "P_7"
#define FRAME_WIDTH                 (1264)
#define FRAME_HEIGHT                (2780)
#define PHYSICAL_WIDTH              71289
#define PHYSICAL_HEIGHT             156792
#define BRIGHTNESS_LCD_MAX          4094
#define BRIGHTNESS_HALF             2047
#define BRIGHTNESS_NORMAL_MAX       3704
#define LCM_BRIGHTNESS_TYPE         2
/* Mode Config */
#define MODE_NUM                    4
#define RES_NUM                     (2)
#define MODE_MAPPING_RULE(x)        ((x) % (MODE_NUM))
#define VREFRESH_60                 (60)
#define VREFRESH_90                 (90)
#define VREFRESH_120                (120)
#define FHD_FRAME_WIDTH             (1080)
#define FHD_HFP                     (9)
#define FHD_HSA                     (2)
#define FHD_HBP                     (21)
#define FHD_HTOTAL                  (FHD_FRAME_WIDTH + FHD_HFP + FHD_HSA + FHD_HBP)
#define FHD_FRAME_HEIGHT            (2376)
#define FHD_VFP                     (66)
#define FHD_VSA                     (24)
#define FHD_VBP                     (36)
#define FHD_VTOTAL                  (FHD_FRAME_HEIGHT + FHD_VFP + FHD_VSA + FHD_VBP)
#define FHD_FRAME_TOTAL             (FHD_HTOTAL * FHD_VTOTAL)
#define FHD_CLK_60_X10              ((FHD_FRAME_TOTAL * VREFRESH_60) / 100)
#define FHD_CLK_90_X10              ((FHD_FRAME_TOTAL * VREFRESH_90) / 100)
#define FHD_CLK_120_X10             ((FHD_FRAME_TOTAL * VREFRESH_120) / 100)
#define FHD_CLK_60                  (((FHD_CLK_60_X10 % 10) != 0) ? (FHD_CLK_60_X10 / 10 + 1) : (FHD_CLK_60_X10 / 10))
#define FHD_CLK_90                  (((FHD_CLK_90_X10 % 10) != 0) ? (FHD_CLK_90_X10 / 10 + 1) : (FHD_CLK_90_X10 / 10))
#define FHD_CLK_120	                (((FHD_CLK_120_X10 % 10) != 0) ? (FHD_CLK_120_X10 / 10 + 1) : (FHD_CLK_120_X10 / 10))
/* DSC Config */
#define DSC_ENABLE                  1
#define DSC_VER                     18
#define DSC_SLICE_MODE              1
#define DSC_RGB_SWAP                0
#define DSC_DSC_CFG                 40
#define DSC_RCT_ON                  1
#define DSC_BIT_PER_CHANNEL         10
#define DSC_DSC_LINE_BUF_DEPTH      11
#define DSC_BP_ENABLE               1
#define DSC_BIT_PER_PIXEL           128
#define DSC_SLICE_HEIGHT            20
#define DSC_SLICE_WIDTH             632
#define DSC_CHUNK_SIZE              632
#define DSC_XMIT_DELAY              512
#define DSC_DEC_DELAY               599
#define DSC_SCALE_VALUE             32
#define DSC_INCREMENT_INTERVAL      504
#define DSC_DECREMENT_INTERVAL      8
#define DSC_LINE_BPG_OFFSET         13
#define DSC_NFL_BPG_OFFSET          1402
#define DSC_SLICE_BPG_OFFSET        1103
#define DSC_INITIAL_OFFSET          6144
#define DSC_FINAL_OFFSET            4320
#define DSC_FLATNESS_MINQP          7
#define DSC_FLATNESS_MAXQP          16
#define DSC_RC_MODEL_SIZE           8192
#define DSC_RC_EDGE_FACTOR          6
#define DSC_RC_QUANT_INCR_LIMIT0    15
#define DSC_RC_QUANT_INCR_LIMIT1    15
#define DSC_RC_TGT_OFFSET_HI        3
#define DSC_RC_TGT_OFFSET_LO        3
/* Oplus Feature Config */
#define SDC_AUTO_MIN_FPS_CMD_OFFSET 2
#define SDC_MANUAL_MIN_FPS_CMD_OFFSET 2
#define SDC_AUTO_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MANUAL_MIN_FPS_CMD_HIGH_OFFSET 4
#define SDC_MIN_FPS_CMD_SIZE 2
#define DRM_PANEL_EVENT_PWM_TURBO   0x14

enum oplus_adfr_manual_tianma_min_fps_value {
	OPLUS_ADFR_MANAUL_MIN_FPS_MAX = 0x00,
	OPLUS_ADFR_MANAUL_MIN_FPS_60HZ = 0x01,
	OPLUS_ADFR_MANAUL_MIN_FPS_40HZ = 0x02,
	OPLUS_ADFR_MANAUL_MIN_FPS_30HZ = 0x03,
	OPLUS_ADFR_MANAUL_MIN_FPS_20HZ = 0x05,
	OPLUS_ADFR_MANAUL_MIN_FPS_10HZ = 0x0B,
	OPLUS_ADFR_MANAUL_MIN_FPS_5HZ  = 0x17,
	OPLUS_ADFR_MANAUL_MIN_FPS_1HZ  = 0x77,
	OPLUS_ADFR_MANAUL_MIN_FPS90_45HZ = 0x01,
	OPLUS_ADFR_MANAUL_MIN_FPS90_30HZ = 0x02,
	OPLUS_ADFR_MANAUL_MIN_FPS90_15HZ = 0x05,
	OPLUS_ADFR_MANAUL_MIN_FPS90_10HZ = 0x08,
	OPLUS_ADFR_MANAUL_MIN_FPS90_5HZ  = 0x11,
	OPLUS_ADFR_MANAUL_MIN_FPS90_1HZ  = 0x59,
};

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
	FHD_OPLUS120 = 3,
};

enum SEED_MODE_ID {
	VIVID = 100,
	EXPERT = 101,
	NATURAL = 102,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* timing-switch cmd */
struct LCM_setting_table timing_switch_cmd_sdc60[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x83,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x05}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc60_1pulse[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x84,0x01,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x01}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x08}},
    {REGFLAG_CMD, 2, {0xC8, 0x62}}, // Sleep out don't reload
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x20}},
    {REGFLAG_CMD, 2, {0xBA, 0x04}},
    {REGFLAG_CMD, 2, {0xBB, 0x05}},
    {REGFLAG_CMD, 2, {0xBC, 0x07}},
    {REGFLAG_CMD, 2, {0xBD, 0x06}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x21}},
    {REGFLAG_CMD, 2, {0xA4, 0x18}}, // Flash reload enable
    /* shift TE */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x02}}, 
    {REGFLAG_CMD, 3, {0xAB, 0xAF, 0x82}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PPS setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x07}},
    {REGFLAG_CMD, 2, {0x8A, 0x01}}, // PPS Enable
    {REGFLAG_CMD, 3, {0x8B, 0x21, 0xE0}}, // PPS Table
    {REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x00,
            0x00, 0xAB, 0x30, 0x80, 0x0A, 0xDC, 0x04, 0xF0,
            0x00, 0x14, 0x02, 0x78, 0x02, 0x78, 0x02, 0x00,
            0x02, 0x57, 0x00, 0x20, 0x01, 0xF8, 0x00, 0x08,
            0x00, 0x0D, 0x05, 0x7A, 0x04, 0x4F, 0x18, 0x00,
            0x10, 0xE0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0F,
            0x0F, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,
            0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E,
            0x02, 0x02, 0x22, 0x00, 0x2A, 0x40, 0x2A, 0xBE,
            0x3A, 0xFC, 0x3A, 0xFA, 0x3A, 0xF8, 0x3B, 0x38,
            0x3B, 0x78, 0x3B, 0xB6, 0x4B, 0xB6, 0x4B, 0xF4,
            0x4B, 0xF4, 0x6C, 0x34, 0x84, 0x74, 0x00, 0x00,
            0x00, 0x00, 0x00, 0x00}},
    /* ffc setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x22}},
    {REGFLAG_CMD, 8, {0xD8, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xD9, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDA, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDB, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
    {REGFLAG_CMD, 2, {0xDD, 0x01}},
    {REGFLAG_CMD, 2, {0xDE, 0xF1}},
    {REGFLAG_CMD, 2, {0xDF, 0x80}},
    {REGFLAG_CMD, 8, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x28, 0x00}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PAGE 2D */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x2D}},
    {REGFLAG_CMD, 2, {0xCE, 0xD4}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 2, {0x5E, 0x01}},
    {REGFLAG_CMD, 2, {0x60, 0x00}},
    {REGFLAG_CMD, 2, {0x61, 0x07}},
    {REGFLAG_CMD, 2, {0x6D, 0x01}},
    {REGFLAG_CMD, 2, {0x6E, 0x00}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 5, {0x51, 0x0D, 0xBB, 0x0F, 0xFE}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x4E}},
    {REGFLAG_CMD, 5, {0xCD, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0xCE, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep OUT
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display ON
};


struct LCM_setting_table timing_switch_cmd_sdc90[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x85,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x02}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc90_1pulse[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x86,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x03}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90[] = {
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x08}},
    {REGFLAG_CMD, 2, {0xC8, 0x62}}, // Sleep out don't reload
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x20}},
    {REGFLAG_CMD, 2, {0xBA, 0x04}},
    {REGFLAG_CMD, 2, {0xBB, 0x05}},
    {REGFLAG_CMD, 2, {0xBC, 0x07}},
    {REGFLAG_CMD, 2, {0xBD, 0x06}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x21}},
    {REGFLAG_CMD, 2, {0xA4, 0x18}}, // Flash reload enable
    /* shift TE */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x02}}, 
    {REGFLAG_CMD, 3, {0xAB, 0xAF, 0x82}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PPS setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x07}},
    {REGFLAG_CMD, 2, {0x8A, 0x01}}, // PPS Enable
    {REGFLAG_CMD, 3, {0x8B, 0x21, 0xE0}}, // PPS Table
    {REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x00,
            0x00, 0xAB, 0x30, 0x80, 0x0A, 0xDC, 0x04, 0xF0,
            0x00, 0x14, 0x02, 0x78, 0x02, 0x78, 0x02, 0x00,
            0x02, 0x57, 0x00, 0x20, 0x01, 0xF8, 0x00, 0x08,
            0x00, 0x0D, 0x05, 0x7A, 0x04, 0x4F, 0x18, 0x00,
            0x10, 0xE0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0F,
            0x0F, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,
            0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E,
            0x02, 0x02, 0x22, 0x00, 0x2A, 0x40, 0x2A, 0xBE,
            0x3A, 0xFC, 0x3A, 0xFA, 0x3A, 0xF8, 0x3B, 0x38,
            0x3B, 0x78, 0x3B, 0xB6, 0x4B, 0xB6, 0x4B, 0xF4,
            0x4B, 0xF4, 0x6C, 0x34, 0x84, 0x74, 0x00, 0x00,
            0x00, 0x00, 0x00, 0x00}},
    /* ffc setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x22}},
    {REGFLAG_CMD, 8, {0xD8, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xD9, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDA, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDB, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
    {REGFLAG_CMD, 2, {0xDD, 0x01}},
    {REGFLAG_CMD, 2, {0xDE, 0xF1}},
    {REGFLAG_CMD, 2, {0xDF, 0x80}},
    {REGFLAG_CMD, 8, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x28, 0x00}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PAGE 2D */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x2D}},
    {REGFLAG_CMD, 2, {0xCE, 0xD4}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 2, {0x5E, 0x01}},
    {REGFLAG_CMD, 2, {0x60, 0x00}},
    {REGFLAG_CMD, 2, {0x61, 0x07}},
    {REGFLAG_CMD, 2, {0x6D, 0x01}},
    {REGFLAG_CMD, 2, {0x6E, 0x00}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 5, {0x51, 0x0D, 0xBB, 0x0F, 0xFE}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x4E}},
    {REGFLAG_CMD, 5, {0xCD, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0xCE, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep OUT
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display ON
};

struct LCM_setting_table timing_switch_cmd_sdc120[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x83,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x00}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table timing_switch_cmd_sdc120_1pulse[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x84,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x01}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x08}},
    {REGFLAG_CMD, 2, {0xC8, 0x62}}, // Sleep out don't reload
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x20}},
    {REGFLAG_CMD, 2, {0xBA, 0x04}},
    {REGFLAG_CMD, 2, {0xBB, 0x05}},
    {REGFLAG_CMD, 2, {0xBC, 0x07}},
    {REGFLAG_CMD, 2, {0xBD, 0x06}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x21}},
    {REGFLAG_CMD, 2, {0xA4, 0x18}}, // Flash reload enable
    /* shift TE */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x02}}, 
    {REGFLAG_CMD, 3, {0xAB, 0xAF, 0x82}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PPS setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x07}},
    {REGFLAG_CMD, 2, {0x8A, 0x01}}, // PPS Enable
    {REGFLAG_CMD, 3, {0x8B, 0x21, 0xE0}}, // PPS Table
    {REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x00,
            0x00, 0xAB, 0x30, 0x80, 0x0A, 0xDC, 0x04, 0xF0,
            0x00, 0x14, 0x02, 0x78, 0x02, 0x78, 0x02, 0x00,
            0x02, 0x57, 0x00, 0x20, 0x01, 0xF8, 0x00, 0x08,
            0x00, 0x0D, 0x05, 0x7A, 0x04, 0x4F, 0x18, 0x00,
            0x10, 0xE0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0F,
            0x0F, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,
            0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E,
            0x02, 0x02, 0x22, 0x00, 0x2A, 0x40, 0x2A, 0xBE,
            0x3A, 0xFC, 0x3A, 0xFA, 0x3A, 0xF8, 0x3B, 0x38,
            0x3B, 0x78, 0x3B, 0xB6, 0x4B, 0xB6, 0x4B, 0xF4,
            0x4B, 0xF4, 0x6C, 0x34, 0x84, 0x74, 0x00, 0x00,
            0x00, 0x00, 0x00, 0x00}},
    /* ffc setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x22}},
    {REGFLAG_CMD, 8, {0xD8, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xD9, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDA, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDB, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
    {REGFLAG_CMD, 2, {0xDD, 0x01}},
    {REGFLAG_CMD, 2, {0xDE, 0xF1}},
    {REGFLAG_CMD, 2, {0xDF, 0x80}},
    {REGFLAG_CMD, 8, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x28, 0x00}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PAGE 2D */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x2D}},
    {REGFLAG_CMD, 2, {0xCE, 0xD4}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 2, {0x5E, 0x01}},
    {REGFLAG_CMD, 2, {0x60, 0x00}},
    {REGFLAG_CMD, 2, {0x61, 0x07}},
    {REGFLAG_CMD, 2, {0x6D, 0x01}},
    {REGFLAG_CMD, 2, {0x6E, 0x00}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 5, {0x51, 0x0D, 0xBB, 0x0F, 0xFE}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x4E}},
    {REGFLAG_CMD, 5, {0xCD, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0xCE, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep OUT
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display ON
};

struct LCM_setting_table timing_switch_cmd_oa120[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x83,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x00}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table timing_switch_cmd_oa120_1pulse[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x84,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x01}}, // 0x00: 120Hz, 0x02: 90Hz
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_oa120[] = {
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x08}},
    {REGFLAG_CMD, 2, {0xC8, 0x62}}, // Sleep out don't reload
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x20}},
    {REGFLAG_CMD, 2, {0xBA, 0x04}},
    {REGFLAG_CMD, 2, {0xBB, 0x05}},
    {REGFLAG_CMD, 2, {0xBC, 0x07}},
    {REGFLAG_CMD, 2, {0xBD, 0x06}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x21}},
    {REGFLAG_CMD, 2, {0xA4, 0x18}}, // Flash reload enable
    /* shift TE */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x02}}, 
    {REGFLAG_CMD, 3, {0xAB, 0xAF, 0x82}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PPS setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x07}},
    {REGFLAG_CMD, 2, {0x8A, 0x01}}, // PPS Enable
    {REGFLAG_CMD, 3, {0x8B, 0x21, 0xE0}}, // PPS Table
    {REGFLAG_CMD, 100, {0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x00,
            0x00, 0xAB, 0x30, 0x80, 0x0A, 0xDC, 0x04, 0xF0,
            0x00, 0x14, 0x02, 0x78, 0x02, 0x78, 0x02, 0x00,
            0x02, 0x57, 0x00, 0x20, 0x01, 0xF8, 0x00, 0x08,
            0x00, 0x0D, 0x05, 0x7A, 0x04, 0x4F, 0x18, 0x00,
            0x10, 0xE0, 0x07, 0x10, 0x20, 0x00, 0x06, 0x0F,
            0x0F, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,
            0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E,
            0x02, 0x02, 0x22, 0x00, 0x2A, 0x40, 0x2A, 0xBE,
            0x3A, 0xFC, 0x3A, 0xFA, 0x3A, 0xF8, 0x3B, 0x38,
            0x3B, 0x78, 0x3B, 0xB6, 0x4B, 0xB6, 0x4B, 0xF4,
            0x4B, 0xF4, 0x6C, 0x34, 0x84, 0x74, 0x00, 0x00,
            0x00, 0x00, 0x00, 0x00}},
    /* ffc setting */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x22}},
    {REGFLAG_CMD, 8, {0xD8, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xD9, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDA, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 8, {0xDB, 0x00, 0xDA, 0x11, 0x10, 0x32, 0x14, 0x14}},
    {REGFLAG_CMD, 10, {0xDC, 0x84, 0x94, 0xBB, 0x00, 0x20, 0xC4, 0xA1, 0xCC, 0x10}},
    {REGFLAG_CMD, 2, {0xDD, 0x01}},
    {REGFLAG_CMD, 2, {0xDE, 0xF1}},
    {REGFLAG_CMD, 2, {0xDF, 0x80}},
    {REGFLAG_CMD, 8, {0xE0, 0x02, 0x00, 0x5F, 0x21, 0x00, 0x28, 0x00}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    /* PAGE 2D */
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x2D}},
    {REGFLAG_CMD, 2, {0xCE, 0xD4}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 2, {0x5E, 0x01}},
    {REGFLAG_CMD, 2, {0x60, 0x00}},
    {REGFLAG_CMD, 2, {0x61, 0x07}},
    {REGFLAG_CMD, 2, {0x6D, 0x01}},
    {REGFLAG_CMD, 2, {0x6E, 0x00}},
    {REGFLAG_CMD, 2, {0x35, 0x00}},
    {REGFLAG_CMD, 2, {0x53, 0x20}},
    {REGFLAG_CMD, 5, {0x51, 0x0D, 0xBB, 0x0F, 0xFE}},
    {REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x4E}},
    {REGFLAG_CMD, 5, {0xCD, 0x00, 0x00, 0x00, 0x00}},
    {REGFLAG_CMD, 5, {0xCE, 0x00, 0x00, 0x00, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
    {REGFLAG_CMD, 1, {0x11}}, // Sleep OUT
    {REGFLAG_DELAY, 120, {}}, // Delay 120ms
    {REGFLAG_CMD, 1, {0x29}}, // Display ON
};

/* ------------------------- common parameters ------------------------- */

/* --------------- panel common --------------- */
#ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	/* AOD Mode ON */
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x4F}},
    {REGFLAG_CMD, 2, {0x88, 0x78}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
	{REGFLAG_CMD, 2, {0x60, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x53}},
	{REGFLAG_CMD, 3, {0x85, 0xCC, 0xE1}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x01}},
	{REGFLAG_CMD, 6, {0x83, 0x00, 0x00, 0x40, 0x04, 0x00}},
	{REGFLAG_CMD, 2, {0xFE, 0x0B}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x0B}},
	{REGFLAG_CMD, 2, {0x88, 0x00}},
	{REGFLAG_CMD, 2, {0xA7, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x51}},
	{REGFLAG_CMD, 6, {0xC2, 0x46, 0x46, 0x46, 0x46, 0x00}},
	{REGFLAG_CMD, 2, {0xFE, 0x00}},
	{REGFLAG_CMD, 2, {0x00, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
	{REGFLAG_CMD, 2, {0x39, 0x00}},
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x4F}},
	{REGFLAG_CMD, 2, {0x8B, 0x78}},
        /* aod lv switch */
	{REGFLAG_CMD, 4, {0xFF, 0x5A, 0xA5, 0x00}},
	{REGFLAG_CMD, 5, {0x51, 0x0D, 0xBB, 0x0D, 0xBB}},
};

struct LCM_setting_table aod_off_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x02}},
	{REGFLAG_CMD, 3, {0xAB,0xAF,0x82}}, //TE Shift ON
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x02}},
	{REGFLAG_CMD, 3, {0xAB,0xAF,0x82}}, //TE Shift ON
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_off_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x02}},
	{REGFLAG_CMD, 3, {0xAB,0xAF,0x82}}, //TE Shift ON
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x00,0x00}},
};

struct LCM_setting_table aod_high_mode[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x7F,0xFF,0x0D,0xBB}},
};

struct LCM_setting_table aod_low_mode[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x7F,0xFF,0x07,0x52}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x8A,0x1D,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x8A,0x1D,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_on_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x8A,0x1D,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x8A,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x8A,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table ultra_low_power_aod_off_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x8A,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table hbm_on_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
};

struct LCM_setting_table hbm_on_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
};

struct LCM_setting_table hbm_on_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
};

struct LCM_setting_table hbm_off_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_off_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table hbm_off_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0xBB}},
};

struct LCM_setting_table lhbm_pressed_icon_gamma_cmd[] = {
};

struct LCM_setting_table lhbm_pressed_icon_grayscale_cmd[] = {
};

struct LCM_setting_table lhbm_pressed_icon_on_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xD8}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x78}},
	{REGFLAG_CMD, 2, {0x6E,0x03}},
};

struct LCM_setting_table lhbm_pressed_icon_off_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x6E,0x00}},
};
#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

/* --------------- adfr common --------------- */
/* SDC Auto Off Min Fps */

#define MIN_FPS_CMD_ROW0 1
#define MIN_FPS_CMD_COL0 1
#define MIN_FPS_CMD_ROW1 2
#define MIN_FPS_CMD_COL1 1

struct LCM_setting_table auto_off_minfps_cmd_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x93,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xEC,0x01,0xFF,0xFF}},
	{REGFLAG_CMD, 3, {0xED,0x55,0x05}},
	{REGFLAG_CMD, 2, {0x97,0x02}},
	{REGFLAG_CMD, 3, {0x98,0x03,0xFF}},
	{REGFLAG_CMD, 3, {0x99,0x0B,0xFF}},
	{REGFLAG_CMD, 3, {0x9A,0x17,0xFF}},
	{REGFLAG_CMD, 3, {0xA0,0x00,0x01}},
	{REGFLAG_CMD, 3, {0xA1,0x02,0x00}},
	{REGFLAG_CMD, 3, {0x83,0x77,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x93,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xEC,0x01,0xFF,0xFF}},
	{REGFLAG_CMD, 3, {0xED,0x55,0x05}},
	{REGFLAG_CMD, 2, {0xA4,0x02}},
	{REGFLAG_CMD, 3, {0xA5,0x02,0xFF}},
	{REGFLAG_CMD, 3, {0xA6,0x08,0xFF}},
	{REGFLAG_CMD, 3, {0xA7,0x11,0xFF}},
	{REGFLAG_CMD, 3, {0xAD,0x00,0x01}},
	{REGFLAG_CMD, 3, {0xAE,0x02,0x00}},
	{REGFLAG_CMD, 3, {0x85,0x59,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table auto_off_minfps_cmd_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x93,0x00,0x01}},
	{REGFLAG_CMD, 4, {0xEC,0x01,0xFF,0xFF}},
	{REGFLAG_CMD, 3, {0xED,0x55,0x05}},
	{REGFLAG_CMD, 2, {0x97,0x20}},
	{REGFLAG_CMD, 3, {0x98,0xFF,0x01}},
	{REGFLAG_CMD, 3, {0x99,0xFF,0x05}},
	{REGFLAG_CMD, 3, {0x9A,0xFF,0x0B}},
	{REGFLAG_CMD, 5, {0xA0,0x00,0x00,0x00,0x01}},
	{REGFLAG_CMD, 5, {0xA1,0x00,0x00,0x02,0x00}},
	{REGFLAG_CMD, 3, {0x88,0x3B,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table multi_te_enable[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x83,0x03,0x00}},
	{REGFLAG_CMD, 3, {0x84,0x03,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x20}},
	{REGFLAG_CMD, 2, {0xBB,0x96}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table multi_te_disable[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x2D}},
	{REGFLAG_CMD, 3, {0x83,0x00,0x00}},
	{REGFLAG_CMD, 3, {0x84,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x20}},
	{REGFLAG_CMD, 2, {0xBB,0x06}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

/* ---------------panel seed setting --------------- */
struct LCM_setting_table dsi_set_seed_natural[] = {
};

struct LCM_setting_table dsi_set_seed_expert[] = {
};

struct LCM_setting_table dsi_set_seed_vivid[] = {
};

/* ---------------panel pwm settting --------------- */
struct LCM_setting_table dsi_set_backlight[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	/*long write EOT to the end*/
	{REGFLAG_CMD, 3,  {0x00,0x00,0x00}},
};

struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x10,0xED}},
};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0F,0xFE}},
};

struct LCM_setting_table dsi_pwm_switch_1to3pul_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 6, {0x83,0x00,0x00,0x40,0x04,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x0B}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x0B}},
	{REGFLAG_CMD, 2, {0x88,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x51}},
	{REGFLAG_CMD, 6, {0xC2,0x46,0x46,0x46,0x46,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA0,0x98,0x98,0xA4,0xA8,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA1,0xCC,0xD0,0xD0,0xA2,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA2,0xA4,0xA6,0x99,0x9A,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x52}},
	{REGFLAG_CMD, 6, {0x80,0xDA,0xBC,0x58,0xB1,0x11}},
	{REGFLAG_CMD, 2, {0xFE,0x01}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x81,0x4D,0x4D,0x4D,0x4E,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x82,0x4D,0x4E,0x4D,0x4D,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x63}},
	{REGFLAG_CMD, 17, {0xF1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF2,0x10,0x10,0x10,0x10,0x10,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF3,0x00,0x00,0x00,0x00,0x00,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF4,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_3to1pul_120hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 3, {0x80,0x0C,0x0C}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 6, {0x83,0x00,0x00,0x40,0x04,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x07}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x0B}},
	{REGFLAG_CMD, 2, {0x88,0x46}},
	{REGFLAG_CMD, 2, {0xA7,0x3A}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x51}},
	{REGFLAG_CMD, 6, {0xC2,0x46,0x28,0x28,0x28,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA0,0x98,0x98,0x6C,0x69,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA1,0x8C,0x91,0x91,0x74,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA2,0x68,0x72,0x72,0x72,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x52}},
	// VRR
	{REGFLAG_CMD, 6, {0x80,0xDA,0xBC,0x49,0xA5,0x11}},
	{REGFLAG_CMD, 2, {0xFE,0x01}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x81,0x3D,0x3E,0x3E,0x3F,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x82,0x41,0x23,0x23,0x23,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 3, {0x80,0x0C,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x63}},
	{REGFLAG_CMD, 17, {0xF1,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF4,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_1to3pul_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 6, {0x83,0x00,0x00,0x40,0x04,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x0B}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x0B}},
	{REGFLAG_CMD, 2, {0x88,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x51}},
	{REGFLAG_CMD, 6, {0xC2,0x46,0x46,0x46,0x46,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA0,0x98,0x98,0xA4,0xA8,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA1,0xCC,0xD0,0xD0,0xA2,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA2,0xA4,0xA6,0x99,0x9A,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	// Page 52
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x52}},
	{REGFLAG_CMD, 6, {0x80,0xDA,0xBC,0x58,0xB1,0x11}},
	{REGFLAG_CMD, 2, {0xFE,0x01}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x81,0x4D,0x4D,0x4D,0x4E,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x82,0x4D,0x4E,0x4D,0x4D,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	{REGFLAG_CMD, 2, {0x60,0x02}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	// CMD Q
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x63}},
	{REGFLAG_CMD, 17, {0xF1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF2,0x10,0x10,0x10,0x10,0x10,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF3,0x00,0x00,0x00,0x00,0x00,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF4,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_3to1pul_90hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 3, {0x80,0x0C,0x0C}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 6, {0x83,0x00,0x00,0x40,0x04,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x07}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x0B}},
	{REGFLAG_CMD, 2, {0x88,0x46}},
	{REGFLAG_CMD, 2, {0xA7,0x3A}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x51}},
	{REGFLAG_CMD, 6, {0xC2,0x46,0x28,0x28,0x28,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA0,0x98,0x98,0x6C,0x69,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA1,0x8C,0x91,0x91,0x74,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA2,0x68,0x72,0x72,0x72,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	// Page 52
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x52}},
	// VRR
	{REGFLAG_CMD, 6, {0x80,0xDA,0xBC,0x49,0xA5,0x11}},
	{REGFLAG_CMD, 2, {0xFE,0x01}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x81,0x3D,0x3E,0x3E,0x3F,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x82,0x41,0x23,0x23,0x23,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	// 90Hz 1 pulse
	{REGFLAG_CMD, 2, {0x60,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 3, {0x80,0x0C,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x63}},
	{REGFLAG_CMD, 17, {0xF1,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF4,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_1to3pul_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 6, {0x83,0x00,0x00,0x40,0x04,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x0B}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x0B}},
	{REGFLAG_CMD, 2, {0x88,0x00}},
	{REGFLAG_CMD, 2, {0xA7,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x51}},
	{REGFLAG_CMD, 6, {0xC2,0x46,0x46,0x46,0x46,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA0,0x98,0x98,0xA4,0xA8,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA1,0xCC,0xD0,0xD0,0xA2,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA2,0xA4,0xA6,0x99,0x9A,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	// Page 52
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x52}},
	{REGFLAG_CMD, 6, {0x80,0xDA,0xBC,0x58,0xB1,0x11}},
	{REGFLAG_CMD, 2, {0xFE,0x01}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x81,0x4D,0x4D,0x4D,0x4E,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x82,0x4D,0x4E,0x4D,0x4D,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	//120hz 3pulse
	{REGFLAG_CMD, 2, {0x60,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	// CMD Q
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x63}},
	{REGFLAG_CMD, 17, {0xF1,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF2,0x10,0x10,0x10,0x10,0x10,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF3,0x00,0x00,0x00,0x00,0x00,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF4,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};

struct LCM_setting_table dsi_pwm_switch_3to1pul_60hz[] = {
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x88,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 3, {0x80,0x0C,0x0C}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8A,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 6, {0x83,0x00,0x00,0x40,0x04,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x07}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x0B}},
	{REGFLAG_CMD, 2, {0x88,0x46}},
	{REGFLAG_CMD, 2, {0xA7,0x3A}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x51}},
	{REGFLAG_CMD, 6, {0xC2,0x46,0x28,0x28,0x28,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA0,0x98,0x98,0x6C,0x69,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA1,0x8C,0x91,0x91,0x74,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0xA2,0x68,0x72,0x72,0x72,0x22}},
	{REGFLAG_CMD, 2, {0xFE,0x22}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	// Page 52
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x52}},
	// VRR
	{REGFLAG_CMD, 6, {0x80,0xDA,0xBC,0x49,0xA5,0x11}},
	{REGFLAG_CMD, 2, {0xFE,0x01}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x81,0x3D,0x3E,0x3E,0x3F,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 6, {0x82,0x41,0x23,0x23,0x23,0x00}},
	{REGFLAG_CMD, 2, {0xFE,0x00}},
	{REGFLAG_CMD, 2, {0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
	// 120Hz 1 pulse
	{REGFLAG_CMD, 2, {0x60,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x01}},
	{REGFLAG_CMD, 3, {0x80,0x0C,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x4F}},
	{REGFLAG_CMD, 2, {0x8B,0x78}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x63}},
	{REGFLAG_CMD, 17, {0xF1,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x20,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF2,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF3,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 17, {0xF4,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x53}},
	{REGFLAG_CMD, 2, {0xF0,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x5A,0xA5,0x00}},
};
#endif
