/*
 *  Copyright(c) 2019-2024 Qualcomm Innovation Center, Inc. All Rights Reserved.
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, see <http://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "qemu/main-loop.h"
#include "gdbstub/helpers.h"
#include "cpu.h"
#include "internal.h"
#ifndef CONFIG_USER_ONLY
#include "cpu_helper.h"
#include "hw/hexagon/hexagon_globalreg.h"
#endif

int hexagon_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
{
    CPUHexagonState *env = cpu_env(cs);

    if (n == HEX_REG_P3_0_ALIASED) {
        uint32_t p3_0 = 0;
        for (int i = 0; i < NUM_PREGS; i++) {
            p3_0 = deposit32(p3_0, i * 8, 8, env->pred[i]);
        }
        return gdb_get_reg32(mem_buf, p3_0);
    }

    if (n < TOTAL_PER_THREAD_REGS) {
        return gdb_get_reg32(mem_buf, env->gpr[n]);
    }

    n -= TOTAL_PER_THREAD_REGS;

    if (n < NUM_PREGS) {
        return gdb_get_reg8(mem_buf, env->pred[n]);
    }

    n -= NUM_PREGS;

    g_assert_not_reached();
}

int hexagon_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
{
    CPUHexagonState *env = cpu_env(cs);

    if (n == HEX_REG_P3_0_ALIASED) {
        uint32_t p3_0 = ldl_le_p(mem_buf);
        for (int i = 0; i < NUM_PREGS; i++) {
            env->pred[i] = extract32(p3_0, i * 8, 8);
        }
        return 4;
    }

    if (n < TOTAL_PER_THREAD_REGS) {
        env->gpr[n] = ldl_le_p(mem_buf);
        return 4;
    }

    n -= TOTAL_PER_THREAD_REGS;

    if (n < NUM_PREGS) {
        env->pred[n] = ldl_le_p(mem_buf) & 0xff;
        return sizeof(uint8_t);
    }

    n -= NUM_PREGS;

    g_assert_not_reached();
}

#ifndef CONFIG_USER_ONLY
/*
 * Sys regs below HEX_SREG_GLB_START are per-thread and live in env->t_sreg[];
 * at or above it they are shared across threads and live in the
 * HexagonGlobalRegState object, same as SET_SYSTEM_FIELD() in sys_macros.h.
 */
int hexagon_sys_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
{
    CPUHexagonState *env = cpu_env(cs);
    HexagonCPU *cpu = env_archcpu(env);
    BQL_LOCK_GUARD();

    if (n < NUM_SREGS) {
        uint32_t val;
        if (n < HEX_SREG_GLB_START) {
            val = env->t_sreg[n];
        } else {
            val = cpu->globalregs ?
                hexagon_globalreg_read(cpu->globalregs, n, env->threadId) : 0;
        }
        return gdb_get_regl(mem_buf, val);
    }
    n -= NUM_SREGS;

    if (n < NUM_GREGS) {
        return gdb_get_regl(mem_buf, hexagon_greg_read(env, n));
    }
    n -= NUM_GREGS;

    g_assert_not_reached();
}

int hexagon_sys_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
{
    CPUHexagonState *env = cpu_env(cs);
    HexagonCPU *cpu = env_archcpu(env);
    BQL_LOCK_GUARD();

    if (n < NUM_SREGS) {
        uint32_t val = ldl_le_p(mem_buf);
        if (n == HEX_SREG_SSR) {
            uint32_t old = env->t_sreg[HEX_SREG_SSR];
            env->t_sreg[HEX_SREG_SSR] = val;
            hexagon_modify_ssr(env, val, old);
        } else if (n < HEX_SREG_GLB_START) {
            env->t_sreg[n] = val;
        } else if (cpu->globalregs) {
            hexagon_globalreg_write(cpu->globalregs, n, val, env->threadId);
        }
        return sizeof(uint32_t);
    }
    n -= NUM_SREGS;

    if (n < NUM_GREGS) {
        hexagon_greg_write(env, n, ldl_le_p(mem_buf));
        return sizeof(uint32_t);
    }
    n -= NUM_GREGS;

    g_assert_not_reached();
}
#endif

static int gdb_get_vreg(CPUHexagonState *env, GByteArray *mem_buf, int n)
{
    int total = 0;
    int i;
    for (i = 0; i < ARRAY_SIZE(hex_hvx(env)->VRegs[n].uw); i++) {
        total += gdb_get_reg32(mem_buf, hex_hvx(env)->VRegs[n].uw[i]);
    }
    return total;
}

static int gdb_get_qreg(CPUHexagonState *env, GByteArray *mem_buf, int n)
{
    int total = 0;
    int i;
    for (i = 0; i < ARRAY_SIZE(hex_hvx(env)->QRegs[n].uw); i++) {
        total += gdb_get_reg32(mem_buf, hex_hvx(env)->QRegs[n].uw[i]);
    }
    return total;
}

int hexagon_hvx_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
{
    HexagonCPU *cpu = HEXAGON_CPU(cs);
    CPUHexagonState *env = &cpu->env;

    if (n < NUM_VREGS) {
        return gdb_get_vreg(env, mem_buf, n);
    }
    n -= NUM_VREGS;

    if (n < NUM_QREGS) {
        return gdb_get_qreg(env, mem_buf, n);
    }

    g_assert_not_reached();
}

static int gdb_put_vreg(CPUHexagonState *env, uint8_t *mem_buf, int n)
{
    int i;
    for (i = 0; i < ARRAY_SIZE(hex_hvx(env)->VRegs[n].uw); i++) {
        hex_hvx(env)->VRegs[n].uw[i] = ldl_le_p(mem_buf);
        mem_buf += 4;
    }
    return MAX_VEC_SIZE_BYTES;
}

static int gdb_put_qreg(CPUHexagonState *env, uint8_t *mem_buf, int n)
{
    int i;
    for (i = 0; i < ARRAY_SIZE(hex_hvx(env)->QRegs[n].uw); i++) {
        hex_hvx(env)->QRegs[n].uw[i] = ldl_le_p(mem_buf);
        mem_buf += 4;
    }
    return MAX_VEC_SIZE_BYTES / 8;
}

int hexagon_hvx_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
{
    HexagonCPU *cpu = HEXAGON_CPU(cs);
    CPUHexagonState *env = &cpu->env;

   if (n < NUM_VREGS) {
        return gdb_put_vreg(env, mem_buf, n);
    }
    n -= NUM_VREGS;

    if (n < NUM_QREGS) {
        return gdb_put_qreg(env, mem_buf, n);
    }

    g_assert_not_reached();
}
