<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: PWRCTRL_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_p_w_r_c_t_r_l___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PWRCTRL_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>PWR Controller Register Bank (PWRCTRL)  
 <a href="struct_p_w_r_c_t_r_l___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a39f8c51af0e940a02b7037dd1511ed17"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad5a3ebbef4f4b9bbd91bafa70c3828cd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad5a3ebbef4f4b9bbd91bafa70c3828cd">MCUPERFREQ</a></td></tr>
<tr class="separator:ad5a3ebbef4f4b9bbd91bafa70c3828cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acab53c7566af7866db5711d6b176fd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad5a3ebbef4f4b9bbd91bafa70c3828cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad5a3ebbef4f4b9bbd91bafa70c3828cd">MCUPERFREQ</a>: 2</td></tr>
<tr class="separator:ad5a3ebbef4f4b9bbd91bafa70c3828cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7e065806d8f5c7c957e3347e04424b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aad7e065806d8f5c7c957e3347e04424b">MCUPERFACK</a>: 1</td></tr>
<tr class="separator:aad7e065806d8f5c7c957e3347e04424b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db109ee5689ef552f0a309f068b472d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3db109ee5689ef552f0a309f068b472d">MCUPERFSTATUS</a>: 2</td></tr>
<tr class="separator:a3db109ee5689ef552f0a309f068b472d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acab53c7566af7866db5711d6b176fd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3acab53c7566af7866db5711d6b176fd">MCUPERFREQ_b</a></td></tr>
<tr class="separator:a3acab53c7566af7866db5711d6b176fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f8c51af0e940a02b7037dd1511ed17"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a39f8c51af0e940a02b7037dd1511ed17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0ad135ab1bf65c2e12abe4685703f9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae6f5b6630fdc8fa70e4613959b37f7d8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae6f5b6630fdc8fa70e4613959b37f7d8">DEVPWREN</a></td></tr>
<tr class="separator:ae6f5b6630fdc8fa70e4613959b37f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdd192ac9397688402868d1fe949e3b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d2e769a14fd757197ed0724107a66ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8d2e769a14fd757197ed0724107a66ec">PWRENIOS</a>: 1</td></tr>
<tr class="separator:a8d2e769a14fd757197ed0724107a66ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8dab42bf582e6c8ab0c90a51bf0cfa6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa8dab42bf582e6c8ab0c90a51bf0cfa6">PWRENIOM0</a>: 1</td></tr>
<tr class="separator:aa8dab42bf582e6c8ab0c90a51bf0cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eae387ceb522c85d3628d8e8e011ec4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2eae387ceb522c85d3628d8e8e011ec4">PWRENIOM1</a>: 1</td></tr>
<tr class="separator:a2eae387ceb522c85d3628d8e8e011ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e834a81af86585b6ab4f3573cb8fc65"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8e834a81af86585b6ab4f3573cb8fc65">PWRENIOM2</a>: 1</td></tr>
<tr class="separator:a8e834a81af86585b6ab4f3573cb8fc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0ddc96dcbb75f443461a94ad58a8ac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acd0ddc96dcbb75f443461a94ad58a8ac">PWRENIOM3</a>: 1</td></tr>
<tr class="separator:acd0ddc96dcbb75f443461a94ad58a8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9147854529ac679b2e2948a1e71e0169"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9147854529ac679b2e2948a1e71e0169">PWRENIOM4</a>: 1</td></tr>
<tr class="separator:a9147854529ac679b2e2948a1e71e0169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f33743c6c669042029868b040062b1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8f33743c6c669042029868b040062b1f">PWRENIOM5</a>: 1</td></tr>
<tr class="separator:a8f33743c6c669042029868b040062b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e568645637ff4e9072f7446ba00c70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab7e568645637ff4e9072f7446ba00c70">PWRENIOM6</a>: 1</td></tr>
<tr class="separator:ab7e568645637ff4e9072f7446ba00c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b90033c20fe0dd6c72c42b9869d930b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6b90033c20fe0dd6c72c42b9869d930b">PWRENIOM7</a>: 1</td></tr>
<tr class="separator:a6b90033c20fe0dd6c72c42b9869d930b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b3dd751b8ebdcffd8efb2ca3c80540"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a31b3dd751b8ebdcffd8efb2ca3c80540">PWRENUART0</a>: 1</td></tr>
<tr class="separator:a31b3dd751b8ebdcffd8efb2ca3c80540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac685206b3c70923d48255ca1c81122bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac685206b3c70923d48255ca1c81122bc">PWRENUART1</a>: 1</td></tr>
<tr class="separator:ac685206b3c70923d48255ca1c81122bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989156d1149e9d0715655f10f94e60aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a989156d1149e9d0715655f10f94e60aa">PWRENUART2</a>: 1</td></tr>
<tr class="separator:a989156d1149e9d0715655f10f94e60aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8de029b1906bc492ab6bb7f90228da"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ade8de029b1906bc492ab6bb7f90228da">PWRENUART3</a>: 1</td></tr>
<tr class="separator:ade8de029b1906bc492ab6bb7f90228da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf2a1b8b695f698f88baa06c4431bfd8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adf2a1b8b695f698f88baa06c4431bfd8">PWRENADC</a>: 1</td></tr>
<tr class="separator:adf2a1b8b695f698f88baa06c4431bfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fac5c6caba8e74b112d83b2e216f025"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2fac5c6caba8e74b112d83b2e216f025">PWRENMSPI0</a>: 1</td></tr>
<tr class="separator:a2fac5c6caba8e74b112d83b2e216f025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c64e96b9253c2c6b46ce8394f6b9f16"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7c64e96b9253c2c6b46ce8394f6b9f16">PWRENMSPI1</a>: 1</td></tr>
<tr class="separator:a7c64e96b9253c2c6b46ce8394f6b9f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30bd5fb8d4ab3ebe7e3809ad548d829"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa30bd5fb8d4ab3ebe7e3809ad548d829">PWRENMSPI2</a>: 1</td></tr>
<tr class="separator:aa30bd5fb8d4ab3ebe7e3809ad548d829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffe8471df740321fb13cd759f3843fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acffe8471df740321fb13cd759f3843fc">PWRENGFX</a>: 1</td></tr>
<tr class="separator:acffe8471df740321fb13cd759f3843fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0472b6eae63a60044d9910ec01bf3830"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0472b6eae63a60044d9910ec01bf3830">PWRENDISP</a>: 1</td></tr>
<tr class="separator:a0472b6eae63a60044d9910ec01bf3830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0aec7fce98bd86773b6daf3c60dc4ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab0aec7fce98bd86773b6daf3c60dc4ec">PWRENDISPPHY</a>: 1</td></tr>
<tr class="separator:ab0aec7fce98bd86773b6daf3c60dc4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c512c3aa5cf50e2893f8c19603c1aca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0c512c3aa5cf50e2893f8c19603c1aca">PWRENCRYPTO</a>: 1</td></tr>
<tr class="separator:a0c512c3aa5cf50e2893f8c19603c1aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b7fa78721a0e7108093f7aceaabe1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a00b7fa78721a0e7108093f7aceaabe1d">PWRENSDIO</a>: 1</td></tr>
<tr class="separator:a00b7fa78721a0e7108093f7aceaabe1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77cbcfe84992ff8817126b5849e08998"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a77cbcfe84992ff8817126b5849e08998">PWRENUSB</a>: 1</td></tr>
<tr class="separator:a77cbcfe84992ff8817126b5849e08998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b01cff6cc706f0c4a1b165689f1770"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a94b01cff6cc706f0c4a1b165689f1770">PWRENUSBPHY</a>: 1</td></tr>
<tr class="separator:a94b01cff6cc706f0c4a1b165689f1770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54832f1763b54827090692f49c91f312"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a54832f1763b54827090692f49c91f312">PWRENDBG</a>: 1</td></tr>
<tr class="separator:a54832f1763b54827090692f49c91f312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1eb813e3062bd590ee761ddd842759"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abc1eb813e3062bd590ee761ddd842759">PWRENI3C0</a>: 1</td></tr>
<tr class="separator:abc1eb813e3062bd590ee761ddd842759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a1f081f77788873cbe5a1dc2c96c61f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8a1f081f77788873cbe5a1dc2c96c61f">PWRENI3C1</a>: 1</td></tr>
<tr class="separator:a8a1f081f77788873cbe5a1dc2c96c61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 5</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdd192ac9397688402868d1fe949e3b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7bdd192ac9397688402868d1fe949e3b">DEVPWREN_b</a></td></tr>
<tr class="separator:a7bdd192ac9397688402868d1fe949e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0ad135ab1bf65c2e12abe4685703f9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afc0ad135ab1bf65c2e12abe4685703f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d5279bc1bccc469dcc0cee3e26a552"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4192b0a26cae1965b037f940dfd2142e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4192b0a26cae1965b037f940dfd2142e">DEVPWRSTATUS</a></td></tr>
<tr class="separator:a4192b0a26cae1965b037f940dfd2142e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13af27a729dbb5fe46f71b87e454c8a5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afe1969266a351399f26c97673694bc8d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afe1969266a351399f26c97673694bc8d">PWRSTIOS</a>: 1</td></tr>
<tr class="separator:afe1969266a351399f26c97673694bc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae819984baf1bc6aa1daf21e19de577c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae819984baf1bc6aa1daf21e19de577c5">PWRSTIOM0</a>: 1</td></tr>
<tr class="separator:ae819984baf1bc6aa1daf21e19de577c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f85bcd6baf9af4c7b4900dd060acf7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a96f85bcd6baf9af4c7b4900dd060acf7">PWRSTIOM1</a>: 1</td></tr>
<tr class="separator:a96f85bcd6baf9af4c7b4900dd060acf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543dcbb95b1af2e0e94a2b491f63cb68"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a543dcbb95b1af2e0e94a2b491f63cb68">PWRSTIOM2</a>: 1</td></tr>
<tr class="separator:a543dcbb95b1af2e0e94a2b491f63cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4711c9dc046e03648774443dfbbdbc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aae4711c9dc046e03648774443dfbbdbc">PWRSTIOM3</a>: 1</td></tr>
<tr class="separator:aae4711c9dc046e03648774443dfbbdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0aa84807bf40b27c038554c7e5c3ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0f0aa84807bf40b27c038554c7e5c3ec">PWRSTIOM4</a>: 1</td></tr>
<tr class="separator:a0f0aa84807bf40b27c038554c7e5c3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d73e9aaa63759c5101463e40d5adbe"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab9d73e9aaa63759c5101463e40d5adbe">PWRSTIOM5</a>: 1</td></tr>
<tr class="separator:ab9d73e9aaa63759c5101463e40d5adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90bd9e3f3fcbdd52c7b04670cfa2bc08"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a90bd9e3f3fcbdd52c7b04670cfa2bc08">PWRSTIOM6</a>: 1</td></tr>
<tr class="separator:a90bd9e3f3fcbdd52c7b04670cfa2bc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4621590e5fefd639a6ac9afbdad96e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab4621590e5fefd639a6ac9afbdad96e6">PWRSTIOM7</a>: 1</td></tr>
<tr class="separator:ab4621590e5fefd639a6ac9afbdad96e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805281f762b9bb22138f48e554091f24"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a805281f762b9bb22138f48e554091f24">PWRSTUART0</a>: 1</td></tr>
<tr class="separator:a805281f762b9bb22138f48e554091f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ba1aa6e086d88ee758ae0f8c125ff8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a63ba1aa6e086d88ee758ae0f8c125ff8">PWRSTUART1</a>: 1</td></tr>
<tr class="separator:a63ba1aa6e086d88ee758ae0f8c125ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee47d456a205f015ddff7c78a9af9d32"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aee47d456a205f015ddff7c78a9af9d32">PWRSTUART2</a>: 1</td></tr>
<tr class="separator:aee47d456a205f015ddff7c78a9af9d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab111335a1b2734965628f4ad45b5bf8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab111335a1b2734965628f4ad45b5bf8e">PWRSTUART3</a>: 1</td></tr>
<tr class="separator:ab111335a1b2734965628f4ad45b5bf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463ed18371a8a2c17976b27a031fca06"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a463ed18371a8a2c17976b27a031fca06">PWRSTADC</a>: 1</td></tr>
<tr class="separator:a463ed18371a8a2c17976b27a031fca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac028fd7691abd35947a3f4bdddc96d5d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac028fd7691abd35947a3f4bdddc96d5d">PWRSTMSPI0</a>: 1</td></tr>
<tr class="separator:ac028fd7691abd35947a3f4bdddc96d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bee0bc000d5964358a8f9000e062053"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9bee0bc000d5964358a8f9000e062053">PWRSTMSPI1</a>: 1</td></tr>
<tr class="separator:a9bee0bc000d5964358a8f9000e062053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86115a4944b1e9b98680062e16efe806"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a86115a4944b1e9b98680062e16efe806">PWRSTMSPI2</a>: 1</td></tr>
<tr class="separator:a86115a4944b1e9b98680062e16efe806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31eddfae7809d627bac410221dae47f4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a31eddfae7809d627bac410221dae47f4">PWRSTGFX</a>: 1</td></tr>
<tr class="separator:a31eddfae7809d627bac410221dae47f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efd3aad777a409cdd7ade127d47a83e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6efd3aad777a409cdd7ade127d47a83e">PWRSTDISP</a>: 1</td></tr>
<tr class="separator:a6efd3aad777a409cdd7ade127d47a83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad932cb0882a4ed6adac94deecf2b1f05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad932cb0882a4ed6adac94deecf2b1f05">PWRSTDISPPHY</a>: 1</td></tr>
<tr class="separator:ad932cb0882a4ed6adac94deecf2b1f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d47afba3dded81f212132144f6fc92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a53d47afba3dded81f212132144f6fc92">PWRSTCRYPTO</a>: 1</td></tr>
<tr class="separator:a53d47afba3dded81f212132144f6fc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7468aca4dbe3dbbf342b5c7654196c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afb7468aca4dbe3dbbf342b5c7654196c">PWRSTSDIO</a>: 1</td></tr>
<tr class="separator:afb7468aca4dbe3dbbf342b5c7654196c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f2832e081ca4aa448dc58eb0addb59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae1f2832e081ca4aa448dc58eb0addb59">PWRSTUSB</a>: 1</td></tr>
<tr class="separator:ae1f2832e081ca4aa448dc58eb0addb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3119d407a960748fe2d9c316f3082d8a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3119d407a960748fe2d9c316f3082d8a">PWRSTUSBPHY</a>: 1</td></tr>
<tr class="separator:a3119d407a960748fe2d9c316f3082d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abafb8a826819450edae722d006738a03"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abafb8a826819450edae722d006738a03">PWRSTDBG</a>: 1</td></tr>
<tr class="separator:abafb8a826819450edae722d006738a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12716a154d790bd5a77f50394b8d6d1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a12716a154d790bd5a77f50394b8d6d1a">PWRSTI3C0</a>: 1</td></tr>
<tr class="separator:a12716a154d790bd5a77f50394b8d6d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01d2d91eb631e9939cbccb73514b4b1e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a01d2d91eb631e9939cbccb73514b4b1e">PWRSTI3C1</a>: 1</td></tr>
<tr class="separator:a01d2d91eb631e9939cbccb73514b4b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 5</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13af27a729dbb5fe46f71b87e454c8a5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a13af27a729dbb5fe46f71b87e454c8a5">DEVPWRSTATUS_b</a></td></tr>
<tr class="separator:a13af27a729dbb5fe46f71b87e454c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d5279bc1bccc469dcc0cee3e26a552"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac0d5279bc1bccc469dcc0cee3e26a552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a759dfffbdce797b670c734bd4f263"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac45ffba0b273fd280dea92979d9ceaa8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac45ffba0b273fd280dea92979d9ceaa8">AUDSSPWREN</a></td></tr>
<tr class="separator:ac45ffba0b273fd280dea92979d9ceaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009fac2f80092119f6aa24ace7acb73b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a38c37a9eb11465dfb44dbf8656a9552d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a38c37a9eb11465dfb44dbf8656a9552d">PWRENAUDREC</a>: 1</td></tr>
<tr class="separator:a38c37a9eb11465dfb44dbf8656a9552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81cf6c8821598b4ab87dcb611eb39936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a81cf6c8821598b4ab87dcb611eb39936">PWRENAUDPB</a>: 1</td></tr>
<tr class="separator:a81cf6c8821598b4ab87dcb611eb39936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c91bbee1f45027399fedeb0fa398106"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1c91bbee1f45027399fedeb0fa398106">PWRENPDM0</a>: 1</td></tr>
<tr class="separator:a1c91bbee1f45027399fedeb0fa398106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ef09f8ecc1d99ff0ce0ca606b27e5f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa7ef09f8ecc1d99ff0ce0ca606b27e5f">PWRENPDM1</a>: 1</td></tr>
<tr class="separator:aa7ef09f8ecc1d99ff0ce0ca606b27e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04cb3fc1b0c0c6f986450665d338554"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab04cb3fc1b0c0c6f986450665d338554">PWRENPDM2</a>: 1</td></tr>
<tr class="separator:ab04cb3fc1b0c0c6f986450665d338554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e6da4f76c488903fedb1476c91f374e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8e6da4f76c488903fedb1476c91f374e">PWRENPDM3</a>: 1</td></tr>
<tr class="separator:a8e6da4f76c488903fedb1476c91f374e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7c82663ff436b6825e2a2f29adb3dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e7c82663ff436b6825e2a2f29adb3dd">PWRENI2S0</a>: 1</td></tr>
<tr class="separator:a9e7c82663ff436b6825e2a2f29adb3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1944d395e740532f368cd832dc1846d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1944d395e740532f368cd832dc1846d3">PWRENI2S1</a>: 1</td></tr>
<tr class="separator:a1944d395e740532f368cd832dc1846d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9e218926f853bbfacefc050769954ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa9e218926f853bbfacefc050769954ff">PWRENAUDADC</a>: 1</td></tr>
<tr class="separator:aa9e218926f853bbfacefc050769954ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac579de310a013139fb105c390940b8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac579de310a013139fb105c390940b8f3">PWRENDSPA</a>: 1</td></tr>
<tr class="separator:ac579de310a013139fb105c390940b8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 20</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009fac2f80092119f6aa24ace7acb73b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a009fac2f80092119f6aa24ace7acb73b">AUDSSPWREN_b</a></td></tr>
<tr class="separator:a009fac2f80092119f6aa24ace7acb73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a759dfffbdce797b670c734bd4f263"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a26a759dfffbdce797b670c734bd4f263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559448abbbb42999b226a2e7f209b52b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a587ec7f184cdda5fea036f8707af9ba9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a587ec7f184cdda5fea036f8707af9ba9">AUDSSPWRSTATUS</a></td></tr>
<tr class="separator:a587ec7f184cdda5fea036f8707af9ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04460feb018cc1c890717a2ec8aca1ff"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aef3e6fb9c5ddf3c8fff39751bdafa5d8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aef3e6fb9c5ddf3c8fff39751bdafa5d8">PWRSTAUDREC</a>: 1</td></tr>
<tr class="separator:aef3e6fb9c5ddf3c8fff39751bdafa5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cad02d9f12b209db7cc6a2cbb6a410"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a44cad02d9f12b209db7cc6a2cbb6a410">PWRSTAUDPB</a>: 1</td></tr>
<tr class="separator:a44cad02d9f12b209db7cc6a2cbb6a410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a6e38c10343b1b4d236f83e22346e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab2a6e38c10343b1b4d236f83e22346e6">PWRSTPDM0</a>: 1</td></tr>
<tr class="separator:ab2a6e38c10343b1b4d236f83e22346e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23b2d25b0f7caa0b9c51457ddf18886"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab23b2d25b0f7caa0b9c51457ddf18886">PWRSTPDM1</a>: 1</td></tr>
<tr class="separator:ab23b2d25b0f7caa0b9c51457ddf18886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af42d9feef7e2b99cd768a4d48d1bf30c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af42d9feef7e2b99cd768a4d48d1bf30c">PWRSTPDM2</a>: 1</td></tr>
<tr class="separator:af42d9feef7e2b99cd768a4d48d1bf30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e95b3bc7f2d01119b5a7e9cb9b0fa4c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7e95b3bc7f2d01119b5a7e9cb9b0fa4c">PWRSTPDM3</a>: 1</td></tr>
<tr class="separator:a7e95b3bc7f2d01119b5a7e9cb9b0fa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909f44c1860ebd27cd4d9ab50b021146"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a909f44c1860ebd27cd4d9ab50b021146">PWRSTI2S0</a>: 1</td></tr>
<tr class="separator:a909f44c1860ebd27cd4d9ab50b021146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6e6c145a44d8be9b8746e79700d002"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aae6e6c145a44d8be9b8746e79700d002">PWRSTI2S1</a>: 1</td></tr>
<tr class="separator:aae6e6c145a44d8be9b8746e79700d002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ca4830940fa52afc989a56e1fb940b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab5ca4830940fa52afc989a56e1fb940b">PWRSTAUDADC</a>: 1</td></tr>
<tr class="separator:ab5ca4830940fa52afc989a56e1fb940b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925fa6f3b5b45c4730b7fca3529077be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a925fa6f3b5b45c4730b7fca3529077be">PWRSTDSPA</a>: 1</td></tr>
<tr class="separator:a925fa6f3b5b45c4730b7fca3529077be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 20</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04460feb018cc1c890717a2ec8aca1ff"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a04460feb018cc1c890717a2ec8aca1ff">AUDSSPWRSTATUS_b</a></td></tr>
<tr class="separator:a04460feb018cc1c890717a2ec8aca1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a559448abbbb42999b226a2e7f209b52b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a559448abbbb42999b226a2e7f209b52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3332604f93393bca8685ec9a4d1e85"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaf525f9d51ed60ceaa5f09cf973c7603"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aaf525f9d51ed60ceaa5f09cf973c7603">MEMPWREN</a></td></tr>
<tr class="separator:aaf525f9d51ed60ceaa5f09cf973c7603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1198ae1290c02d7426ad7b38f900a37"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af98503a5c5fa49d132d52488d47ecb40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af98503a5c5fa49d132d52488d47ecb40">PWRENDTCM</a>: 3</td></tr>
<tr class="separator:af98503a5c5fa49d132d52488d47ecb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfaad12c7ede6147c4cabadf15bd52e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0bfaad12c7ede6147c4cabadf15bd52e">PWRENNVM0</a>: 1</td></tr>
<tr class="separator:a0bfaad12c7ede6147c4cabadf15bd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef92e0aaa24b7d7f40a131f7158b0789"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aef92e0aaa24b7d7f40a131f7158b0789">PWRENCACHEB0</a>: 1</td></tr>
<tr class="separator:aef92e0aaa24b7d7f40a131f7158b0789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4941f1f1be1ab13bb41dd685a83fbf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7f4941f1f1be1ab13bb41dd685a83fbf">PWRENCACHEB2</a>: 1</td></tr>
<tr class="separator:a7f4941f1f1be1ab13bb41dd685a83fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1198ae1290c02d7426ad7b38f900a37"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa1198ae1290c02d7426ad7b38f900a37">MEMPWREN_b</a></td></tr>
<tr class="separator:aa1198ae1290c02d7426ad7b38f900a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3332604f93393bca8685ec9a4d1e85"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:add3332604f93393bca8685ec9a4d1e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b3b3f4b60e10057df6d898cc530655"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a87713e9a0e44825140b703a00b5eb73a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a87713e9a0e44825140b703a00b5eb73a">MEMPWRSTATUS</a></td></tr>
<tr class="separator:a87713e9a0e44825140b703a00b5eb73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d39cc25af8c04e67cefcb1cbd742ce1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a135b5a00e7c0ea2d5d3b1abff1849d59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a135b5a00e7c0ea2d5d3b1abff1849d59">PWRSTDTCM</a>: 3</td></tr>
<tr class="separator:a135b5a00e7c0ea2d5d3b1abff1849d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6fd71ab5d389edd32a3f0dc2ffc06b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af6fd71ab5d389edd32a3f0dc2ffc06b0">PWRSTNVM0</a>: 1</td></tr>
<tr class="separator:af6fd71ab5d389edd32a3f0dc2ffc06b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add69519097b0cb7fef25250353b57978"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#add69519097b0cb7fef25250353b57978">PWRSTCACHEB0</a>: 1</td></tr>
<tr class="separator:add69519097b0cb7fef25250353b57978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1361190ec0dbce3bf4ccbf5776c5a78"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af1361190ec0dbce3bf4ccbf5776c5a78">PWRSTCACHEB2</a>: 1</td></tr>
<tr class="separator:af1361190ec0dbce3bf4ccbf5776c5a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d39cc25af8c04e67cefcb1cbd742ce1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7d39cc25af8c04e67cefcb1cbd742ce1">MEMPWRSTATUS_b</a></td></tr>
<tr class="separator:a7d39cc25af8c04e67cefcb1cbd742ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b3b3f4b60e10057df6d898cc530655"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af0b3b3f4b60e10057df6d898cc530655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc3e5f3230cfa9e78d9531c5dbcbf94"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6898ca585a466bfb34669d87efa53b7a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6898ca585a466bfb34669d87efa53b7a">MEMRETCFG</a></td></tr>
<tr class="separator:a6898ca585a466bfb34669d87efa53b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a47646efe2bcc07e57e301e032cb5b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4ced158dd3d579fed9bb416f98a7e339"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4ced158dd3d579fed9bb416f98a7e339">DTCMPWDSLP</a>: 3</td></tr>
<tr class="separator:a4ced158dd3d579fed9bb416f98a7e339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86973683a5e56666891441f04fc63983"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a86973683a5e56666891441f04fc63983">NVM0PWDSLP</a>: 1</td></tr>
<tr class="separator:a86973683a5e56666891441f04fc63983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0a7dd96492a2941ea55d4591455d44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3d0a7dd96492a2941ea55d4591455d44">CACHEPWDSLP</a>: 1</td></tr>
<tr class="separator:a3d0a7dd96492a2941ea55d4591455d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a47646efe2bcc07e57e301e032cb5b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab2a47646efe2bcc07e57e301e032cb5b">MEMRETCFG_b</a></td></tr>
<tr class="separator:ab2a47646efe2bcc07e57e301e032cb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc3e5f3230cfa9e78d9531c5dbcbf94"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acfc3e5f3230cfa9e78d9531c5dbcbf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc29c8ed94d26a258043c1edb5ffbbe9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adeec5b5265a72e5ee473bf25efd01727"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adeec5b5265a72e5ee473bf25efd01727">SYSPWRSTATUS</a></td></tr>
<tr class="separator:adeec5b5265a72e5ee473bf25efd01727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb14f1b4a240ac161a06ce47b81327a6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8baaa0c94304a58f9891cd9a794a0988"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8baaa0c94304a58f9891cd9a794a0988">PWRSTMCUL</a>: 1</td></tr>
<tr class="separator:a8baaa0c94304a58f9891cd9a794a0988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a14d698aec650d0fe407a3cb3fa135"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af9a14d698aec650d0fe407a3cb3fa135">PWRSTMCUH</a>: 1</td></tr>
<tr class="separator:af9a14d698aec650d0fe407a3cb3fa135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acafac2002d6c098a7297ac595e751575"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acafac2002d6c098a7297ac595e751575">PWRSTDSP0H</a>: 1</td></tr>
<tr class="separator:acafac2002d6c098a7297ac595e751575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c841b566aa5bb4ecb29231e2f3d1d98"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9c841b566aa5bb4ecb29231e2f3d1d98">PWRSTDSP1H</a>: 1</td></tr>
<tr class="separator:a9c841b566aa5bb4ecb29231e2f3d1d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 25</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebd412359118f8c006c8c348cff7821"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acebd412359118f8c006c8c348cff7821">CORESLEEP</a>: 1</td></tr>
<tr class="separator:acebd412359118f8c006c8c348cff7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef72e951654df3ca28343a8f8857f5bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aef72e951654df3ca28343a8f8857f5bf">COREDEEPSLEEP</a>: 1</td></tr>
<tr class="separator:aef72e951654df3ca28343a8f8857f5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80301f3e671e7319e76a47d8f07db3cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a80301f3e671e7319e76a47d8f07db3cc">SYSDEEPSLEEP</a>: 1</td></tr>
<tr class="separator:a80301f3e671e7319e76a47d8f07db3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb14f1b4a240ac161a06ce47b81327a6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afb14f1b4a240ac161a06ce47b81327a6">SYSPWRSTATUS_b</a></td></tr>
<tr class="separator:afb14f1b4a240ac161a06ce47b81327a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc29c8ed94d26a258043c1edb5ffbbe9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afc29c8ed94d26a258043c1edb5ffbbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be09c419cac0febbf0b505b762506c6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a22b9e3ee0699484f96d54f9fc410b3b3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a22b9e3ee0699484f96d54f9fc410b3b3">SSRAMPWREN</a></td></tr>
<tr class="separator:a22b9e3ee0699484f96d54f9fc410b3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e827454d85fb55e63993514c397999"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7a9cf7da36821c0dc07f1b9e03ae258e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7a9cf7da36821c0dc07f1b9e03ae258e">PWRENSSRAM</a>: 2</td></tr>
<tr class="separator:a7a9cf7da36821c0dc07f1b9e03ae258e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e827454d85fb55e63993514c397999"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a88e827454d85fb55e63993514c397999">SSRAMPWREN_b</a></td></tr>
<tr class="separator:a88e827454d85fb55e63993514c397999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be09c419cac0febbf0b505b762506c6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0be09c419cac0febbf0b505b762506c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001e01a2e0566595ed22bb013447fd4a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d5cfcb10fd91374910c5ff466f4bc40"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9d5cfcb10fd91374910c5ff466f4bc40">SSRAMPWRST</a></td></tr>
<tr class="separator:a9d5cfcb10fd91374910c5ff466f4bc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c445738550cfe205f92b1ec25fd7692"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9d5cfcb10fd91374910c5ff466f4bc40"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9d5cfcb10fd91374910c5ff466f4bc40">SSRAMPWRST</a>: 2</td></tr>
<tr class="separator:a9d5cfcb10fd91374910c5ff466f4bc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c445738550cfe205f92b1ec25fd7692"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3c445738550cfe205f92b1ec25fd7692">SSRAMPWRST_b</a></td></tr>
<tr class="separator:a3c445738550cfe205f92b1ec25fd7692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a001e01a2e0566595ed22bb013447fd4a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a001e01a2e0566595ed22bb013447fd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b3cfe30e87f789cb905e9e200e1b6e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a75c1fe163fc8a9482072a06efa6d8559"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a75c1fe163fc8a9482072a06efa6d8559">SSRAMRETCFG</a></td></tr>
<tr class="separator:a75c1fe163fc8a9482072a06efa6d8559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05743d63d939340be267b7f143dc01d2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a302d62405bdee6161499707405cfadca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a302d62405bdee6161499707405cfadca">SSRAMPWDSLP</a>: 2</td></tr>
<tr class="separator:a302d62405bdee6161499707405cfadca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37df51d9e9b123aecb9cb52299be77d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a37df51d9e9b123aecb9cb52299be77d4">SSRAMACTMCU</a>: 2</td></tr>
<tr class="separator:a37df51d9e9b123aecb9cb52299be77d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a577a151cea9ebda93c94dd4a043352"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9a577a151cea9ebda93c94dd4a043352">SSRAMACTDSP</a>: 2</td></tr>
<tr class="separator:a9a577a151cea9ebda93c94dd4a043352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3189095f900abb4bed3a6394d27d5b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6d3189095f900abb4bed3a6394d27d5b">SSRAMACTGFX</a>: 2</td></tr>
<tr class="separator:a6d3189095f900abb4bed3a6394d27d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0dd7bcbef05e5b21f8069b1d50bb8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5b0dd7bcbef05e5b21f8069b1d50bb8e">SSRAMACTDISP</a>: 2</td></tr>
<tr class="separator:a5b0dd7bcbef05e5b21f8069b1d50bb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 22</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05743d63d939340be267b7f143dc01d2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a05743d63d939340be267b7f143dc01d2">SSRAMRETCFG_b</a></td></tr>
<tr class="separator:a05743d63d939340be267b7f143dc01d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b3cfe30e87f789cb905e9e200e1b6e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a43b3cfe30e87f789cb905e9e200e1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaca73c7cb706aaf1d0b79fcf96e4610"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3ee3c836455a6a19b5d012f88f457c1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3ee3c836455a6a19b5d012f88f457c1e">DEVPWREVENTEN</a></td></tr>
<tr class="separator:a3ee3c836455a6a19b5d012f88f457c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ab7e6600664cdd4b27c26530e3d00c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acb557af508d6244ceba0d80aef1f4a3e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acb557af508d6244ceba0d80aef1f4a3e">MCULEVEN</a>: 1</td></tr>
<tr class="separator:acb557af508d6244ceba0d80aef1f4a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63d0333e0bd6c9c1aa2ca7823889c2f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac63d0333e0bd6c9c1aa2ca7823889c2f">MCUHEVEN</a>: 1</td></tr>
<tr class="separator:ac63d0333e0bd6c9c1aa2ca7823889c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fde75f50c7ae61b147371fbc86d2478"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0fde75f50c7ae61b147371fbc86d2478">HCPAEVEN</a>: 1</td></tr>
<tr class="separator:a0fde75f50c7ae61b147371fbc86d2478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc07a313d8d5dcfd03ee6a0302d0c022"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abc07a313d8d5dcfd03ee6a0302d0c022">HCPBEVEN</a>: 1</td></tr>
<tr class="separator:abc07a313d8d5dcfd03ee6a0302d0c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a4b95bfb7440f6500f102fb19e9190"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a38a4b95bfb7440f6500f102fb19e9190">HCPCEVEN</a>: 1</td></tr>
<tr class="separator:a38a4b95bfb7440f6500f102fb19e9190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f9f91848814ff8cef975807f8495c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a56f9f91848814ff8cef975807f8495c5">ADCEVEN</a>: 1</td></tr>
<tr class="separator:a56f9f91848814ff8cef975807f8495c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94519946866ea72b1cf46e930263fcb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a94519946866ea72b1cf46e930263fcb0">MSPIEVEN</a>: 1</td></tr>
<tr class="separator:a94519946866ea72b1cf46e930263fcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9537ec2a28b934ce4b86bf8c110073dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9537ec2a28b934ce4b86bf8c110073dc">AUDEVEN</a>: 1</td></tr>
<tr class="separator:a9537ec2a28b934ce4b86bf8c110073dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ab7e6600664cdd4b27c26530e3d00c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a31ab7e6600664cdd4b27c26530e3d00c">DEVPWREVENTEN_b</a></td></tr>
<tr class="separator:a31ab7e6600664cdd4b27c26530e3d00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaca73c7cb706aaf1d0b79fcf96e4610"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acaca73c7cb706aaf1d0b79fcf96e4610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b912450d6fe4010c98eedec695c36b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8fc50df410e765300a94a059eedeb8a1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8fc50df410e765300a94a059eedeb8a1">MEMPWREVENTEN</a></td></tr>
<tr class="separator:a8fc50df410e765300a94a059eedeb8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef00c65c6120fcc54baf798ba8afa961"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a62594ca8e10df53d304de3f9df6e8f3d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a62594ca8e10df53d304de3f9df6e8f3d">DTCMEN</a>: 3</td></tr>
<tr class="separator:a62594ca8e10df53d304de3f9df6e8f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51951fc09f5e4bab4244bb16da459ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad51951fc09f5e4bab4244bb16da459ab">NVM0EN</a>: 1</td></tr>
<tr class="separator:ad51951fc09f5e4bab4244bb16da459ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31489252d10068faf9549ab40538582"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae31489252d10068faf9549ab40538582">CACHEB0EN</a>: 1</td></tr>
<tr class="separator:ae31489252d10068faf9549ab40538582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64175f83690e0de12a478c8e2650806c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a64175f83690e0de12a478c8e2650806c">CACHEB2EN</a>: 1</td></tr>
<tr class="separator:a64175f83690e0de12a478c8e2650806c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef00c65c6120fcc54baf798ba8afa961"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aef00c65c6120fcc54baf798ba8afa961">MEMPWREVENTEN_b</a></td></tr>
<tr class="separator:aef00c65c6120fcc54baf798ba8afa961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b912450d6fe4010c98eedec695c36b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a53b912450d6fe4010c98eedec695c36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebac12244d411d92ca955de613ff447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#acebac12244d411d92ca955de613ff447">RESERVED</a> [2]</td></tr>
<tr class="separator:acebac12244d411d92ca955de613ff447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45f484613619a6013d85658e4f8bb49"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af50d64b87456df2dcac42fda9e0f60ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af50d64b87456df2dcac42fda9e0f60ac">MMSOVERRIDE</a></td></tr>
<tr class="separator:af50d64b87456df2dcac42fda9e0f60ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed142321dd26ea32c86f96f7cf02e944"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aba41a26c505fd793f2e2f0ebeff6e33c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aba41a26c505fd793f2e2f0ebeff6e33c">MMSOVRMCULDISP</a>: 1</td></tr>
<tr class="separator:aba41a26c505fd793f2e2f0ebeff6e33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993a110d5b6a754e89ac072c6edcb289"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a993a110d5b6a754e89ac072c6edcb289">MMSOVRMCULGFX</a>: 1</td></tr>
<tr class="separator:a993a110d5b6a754e89ac072c6edcb289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87c22a18b1f1e8e2b9a55cb6bb6f881"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae87c22a18b1f1e8e2b9a55cb6bb6f881">MMSOVRSSRAMDISP</a>: 1</td></tr>
<tr class="separator:ae87c22a18b1f1e8e2b9a55cb6bb6f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f04fa0ff3881f923ed00048d2c6496f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4f04fa0ff3881f923ed00048d2c6496f">MMSOVRSSRAMGFX</a>: 1</td></tr>
<tr class="separator:a4f04fa0ff3881f923ed00048d2c6496f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440033f1c667949e48c6301c924ebf08"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a440033f1c667949e48c6301c924ebf08">MMSOVRDSPRAMRETDISP</a>: 2</td></tr>
<tr class="separator:a440033f1c667949e48c6301c924ebf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73cdb55d6ccde24b1a536cf2488ef62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af73cdb55d6ccde24b1a536cf2488ef62">MMSOVRDSPRAMRETGFX</a>: 2</td></tr>
<tr class="separator:af73cdb55d6ccde24b1a536cf2488ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f92bca3c49f9815b8007836aa0fc63f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2f92bca3c49f9815b8007836aa0fc63f">MMSOVRSSRAMRETDISP</a>: 2</td></tr>
<tr class="separator:a2f92bca3c49f9815b8007836aa0fc63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af585e46b307479622f1ff407fd98705c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af585e46b307479622f1ff407fd98705c">MMSOVRSSRAMRETGFX</a>: 2</td></tr>
<tr class="separator:af585e46b307479622f1ff407fd98705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed142321dd26ea32c86f96f7cf02e944"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aed142321dd26ea32c86f96f7cf02e944">MMSOVERRIDE_b</a></td></tr>
<tr class="separator:aed142321dd26ea32c86f96f7cf02e944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45f484613619a6013d85658e4f8bb49"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa45f484613619a6013d85658e4f8bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ccc14416eb95508223a9bd13962d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#a14ccc14416eb95508223a9bd13962d2e">RESERVED1</a> [3]</td></tr>
<tr class="separator:a14ccc14416eb95508223a9bd13962d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac217ab587cd2148f0e22ff6fa98d0c8b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c20740617565359935383deb180cdc1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8c20740617565359935383deb180cdc1">DSP0PWRCTRL</a></td></tr>
<tr class="separator:a8c20740617565359935383deb180cdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fd36908d1e0dd6f0ce994abf03b014"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abc96da71ec8b7b7bda0ceb20b04cf87f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abc96da71ec8b7b7bda0ceb20b04cf87f">DSP0PCMRSTDLY</a>: 4</td></tr>
<tr class="separator:abc96da71ec8b7b7bda0ceb20b04cf87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1939f65286d799e2363123cf62ddfa4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af1939f65286d799e2363123cf62ddfa4">DSP0PCMRSTOR</a>: 1</td></tr>
<tr class="separator:af1939f65286d799e2363123cf62ddfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fd36908d1e0dd6f0ce994abf03b014"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac6fd36908d1e0dd6f0ce994abf03b014">DSP0PWRCTRL_b</a></td></tr>
<tr class="separator:ac6fd36908d1e0dd6f0ce994abf03b014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac217ab587cd2148f0e22ff6fa98d0c8b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac217ab587cd2148f0e22ff6fa98d0c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b1a99a4a3d14aae6d921d0707886a9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a83d170fd836b7d54c8c9105a35b10067"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a83d170fd836b7d54c8c9105a35b10067">DSP0PERFREQ</a></td></tr>
<tr class="separator:a83d170fd836b7d54c8c9105a35b10067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8c3d46a4ab9626136d3d2f5f32ee5d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a83d170fd836b7d54c8c9105a35b10067"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a83d170fd836b7d54c8c9105a35b10067">DSP0PERFREQ</a>: 2</td></tr>
<tr class="separator:a83d170fd836b7d54c8c9105a35b10067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d649ae74d02f4ee22a6360803f481f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a94d649ae74d02f4ee22a6360803f481f">DSP0PERFACK</a>: 1</td></tr>
<tr class="separator:a94d649ae74d02f4ee22a6360803f481f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9882c9fafb979d635b07fc753c072af6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9882c9fafb979d635b07fc753c072af6">DSP0PERFSTATUS</a>: 2</td></tr>
<tr class="separator:a9882c9fafb979d635b07fc753c072af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8c3d46a4ab9626136d3d2f5f32ee5d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aef8c3d46a4ab9626136d3d2f5f32ee5d">DSP0PERFREQ_b</a></td></tr>
<tr class="separator:aef8c3d46a4ab9626136d3d2f5f32ee5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b1a99a4a3d14aae6d921d0707886a9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac1b1a99a4a3d14aae6d921d0707886a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6805c50364f47ca0f0d71a731576f6d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a07633469e560af86296e0862859798b7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a07633469e560af86296e0862859798b7">DSP0MEMPWREN</a></td></tr>
<tr class="separator:a07633469e560af86296e0862859798b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6256779b07fbeea33f9a7c7a70a19c1b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abd751b8638bcee9566c7afa0d5250fae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abd751b8638bcee9566c7afa0d5250fae">PWRENDSP0RAM</a>: 1</td></tr>
<tr class="separator:abd751b8638bcee9566c7afa0d5250fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40b6e96022f1013d7f2e6947190a0d3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af40b6e96022f1013d7f2e6947190a0d3">PWRENDSP0ICACHE</a>: 1</td></tr>
<tr class="separator:af40b6e96022f1013d7f2e6947190a0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6256779b07fbeea33f9a7c7a70a19c1b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6256779b07fbeea33f9a7c7a70a19c1b">DSP0MEMPWREN_b</a></td></tr>
<tr class="separator:a6256779b07fbeea33f9a7c7a70a19c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6805c50364f47ca0f0d71a731576f6d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae6805c50364f47ca0f0d71a731576f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8bebc9f6dfdeec1c2a6faa255172020"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9d8cf5657c8cdb358a440641aeb5e350"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9d8cf5657c8cdb358a440641aeb5e350">DSP0MEMPWRST</a></td></tr>
<tr class="separator:a9d8cf5657c8cdb358a440641aeb5e350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649e3ab4cae0efb38cfc857ef0205d9b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad7cdbb520f88ddb276505901a612281f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad7cdbb520f88ddb276505901a612281f">PWRSTDSP0RAM</a>: 1</td></tr>
<tr class="separator:ad7cdbb520f88ddb276505901a612281f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04466a203ceea953089a259d8d123d05"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a04466a203ceea953089a259d8d123d05">PWRSTDSP0ICACHE</a>: 1</td></tr>
<tr class="separator:a04466a203ceea953089a259d8d123d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649e3ab4cae0efb38cfc857ef0205d9b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a649e3ab4cae0efb38cfc857ef0205d9b">DSP0MEMPWRST_b</a></td></tr>
<tr class="separator:a649e3ab4cae0efb38cfc857ef0205d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8bebc9f6dfdeec1c2a6faa255172020"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad8bebc9f6dfdeec1c2a6faa255172020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5490600950aac314e55937cdd99c0dd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acae01d0b76879eb7b298f070756636c1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acae01d0b76879eb7b298f070756636c1">DSP0MEMRETCFG</a></td></tr>
<tr class="separator:acae01d0b76879eb7b298f070756636c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23b86e6282d1a14ee886bf4d408cf72"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3f1620f20dcd9ab4fcf3ebfd723d87ff"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3f1620f20dcd9ab4fcf3ebfd723d87ff">RAMPWDDSP0OFF</a>: 1</td></tr>
<tr class="separator:a3f1620f20dcd9ab4fcf3ebfd723d87ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29593e81f37e73ad928f7746f5cf238"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa29593e81f37e73ad928f7746f5cf238">DSP0RAMACTMCU</a>: 1</td></tr>
<tr class="separator:aa29593e81f37e73ad928f7746f5cf238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d300a65f0147def674ece3eac49e41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab3d300a65f0147def674ece3eac49e41">ICACHEPWDDSP0OFF</a>: 1</td></tr>
<tr class="separator:ab3d300a65f0147def674ece3eac49e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fcb547668993dd1c6d211dba953943f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0fcb547668993dd1c6d211dba953943f">DSP0RAMACTDISP</a>: 1</td></tr>
<tr class="separator:a0fcb547668993dd1c6d211dba953943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67c4dd759726a8070988378726aba90"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa67c4dd759726a8070988378726aba90">DSP0RAMACTGFX</a>: 1</td></tr>
<tr class="separator:aa67c4dd759726a8070988378726aba90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23b86e6282d1a14ee886bf4d408cf72"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad23b86e6282d1a14ee886bf4d408cf72">DSP0MEMRETCFG_b</a></td></tr>
<tr class="separator:ad23b86e6282d1a14ee886bf4d408cf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5490600950aac314e55937cdd99c0dd"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa5490600950aac314e55937cdd99c0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65112b2c826796588ec9d61166c2e7a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#a65112b2c826796588ec9d61166c2e7a1">RESERVED2</a> [3]</td></tr>
<tr class="separator:a65112b2c826796588ec9d61166c2e7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab292f72e59854195560595bcd405ae0f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:add785d6d399279023449ec86c2e102ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#add785d6d399279023449ec86c2e102ad">DSP1PWRCTRL</a></td></tr>
<tr class="separator:add785d6d399279023449ec86c2e102ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3870c6c4bc991f30a18c9923cf8eb4d7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:adffd6da94d6950ae8167eefb840f79bb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adffd6da94d6950ae8167eefb840f79bb">DSP1PCMRSTDLY</a>: 4</td></tr>
<tr class="separator:adffd6da94d6950ae8167eefb840f79bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a0d14354071a9d3cd1f67ae4df2efa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa0a0d14354071a9d3cd1f67ae4df2efa">DSP1PCMRSTOR</a>: 1</td></tr>
<tr class="separator:aa0a0d14354071a9d3cd1f67ae4df2efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3870c6c4bc991f30a18c9923cf8eb4d7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3870c6c4bc991f30a18c9923cf8eb4d7">DSP1PWRCTRL_b</a></td></tr>
<tr class="separator:a3870c6c4bc991f30a18c9923cf8eb4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab292f72e59854195560595bcd405ae0f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab292f72e59854195560595bcd405ae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27dac71e9b25b38a5abd4fe618d69b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9e068515460d4c1b742b27288d69a50e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e068515460d4c1b742b27288d69a50e">DSP1PERFREQ</a></td></tr>
<tr class="separator:a9e068515460d4c1b742b27288d69a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930f69614ff28c535b10d8ccff70e781"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9e068515460d4c1b742b27288d69a50e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e068515460d4c1b742b27288d69a50e">DSP1PERFREQ</a>: 2</td></tr>
<tr class="separator:a9e068515460d4c1b742b27288d69a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6395ac47e76a9dbe1deed41a3ab9f5f7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6395ac47e76a9dbe1deed41a3ab9f5f7">DSP1PERFACK</a>: 1</td></tr>
<tr class="separator:a6395ac47e76a9dbe1deed41a3ab9f5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b771d3e6b0c6c8f97cc321aba58ce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae2b771d3e6b0c6c8f97cc321aba58ce9">DSP1PERFSTATUS</a>: 2</td></tr>
<tr class="separator:ae2b771d3e6b0c6c8f97cc321aba58ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930f69614ff28c535b10d8ccff70e781"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a930f69614ff28c535b10d8ccff70e781">DSP1PERFREQ_b</a></td></tr>
<tr class="separator:a930f69614ff28c535b10d8ccff70e781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc27dac71e9b25b38a5abd4fe618d69b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adc27dac71e9b25b38a5abd4fe618d69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b402ed04e06281c20cd279cd33c85db"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a98db1ffa5bb6ef3d0951a065b95d5b0e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a98db1ffa5bb6ef3d0951a065b95d5b0e">DSP1MEMPWREN</a></td></tr>
<tr class="separator:a98db1ffa5bb6ef3d0951a065b95d5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7ed27693598b008e8d1b7c94a7a839"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a404b5b5683611b8bdb46e837e0825728"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a404b5b5683611b8bdb46e837e0825728">PWRENDSP1RAM</a>: 1</td></tr>
<tr class="separator:a404b5b5683611b8bdb46e837e0825728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3114624c07b8c6bb517e6f3285d48e9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3114624c07b8c6bb517e6f3285d48e9d">PWRENDSP1ICACHE</a>: 1</td></tr>
<tr class="separator:a3114624c07b8c6bb517e6f3285d48e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7ed27693598b008e8d1b7c94a7a839"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aed7ed27693598b008e8d1b7c94a7a839">DSP1MEMPWREN_b</a></td></tr>
<tr class="separator:aed7ed27693598b008e8d1b7c94a7a839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b402ed04e06281c20cd279cd33c85db"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1b402ed04e06281c20cd279cd33c85db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a38e105e91f7c5c8f31d18c2118c13"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a081092e53be104484057d4f126e0f4a2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a081092e53be104484057d4f126e0f4a2">DSP1MEMPWRST</a></td></tr>
<tr class="separator:a081092e53be104484057d4f126e0f4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8823f2f36ef35631247868d77ef45f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5612f5986b6d3daf9ad6ec233752cf63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5612f5986b6d3daf9ad6ec233752cf63">PWRSTDSP1RAM</a>: 1</td></tr>
<tr class="separator:a5612f5986b6d3daf9ad6ec233752cf63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf38c031073f4946e06a0c7592289ee8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abf38c031073f4946e06a0c7592289ee8">PWRSTDSP1ICACHE</a>: 1</td></tr>
<tr class="separator:abf38c031073f4946e06a0c7592289ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8823f2f36ef35631247868d77ef45f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac8823f2f36ef35631247868d77ef45f7">DSP1MEMPWRST_b</a></td></tr>
<tr class="separator:ac8823f2f36ef35631247868d77ef45f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a38e105e91f7c5c8f31d18c2118c13"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a46a38e105e91f7c5c8f31d18c2118c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e825de377ab9d5c33e891eae8bdf3c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1f58575090fbca1e0983d66d1ffa1300"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1f58575090fbca1e0983d66d1ffa1300">DSP1MEMRETCFG</a></td></tr>
<tr class="separator:a1f58575090fbca1e0983d66d1ffa1300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867a50b2ea4df2e5219469759374b7bd"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae8a5505030447e491176cabf5b27c683"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae8a5505030447e491176cabf5b27c683">RAMPWDDSP1OFF</a>: 1</td></tr>
<tr class="separator:ae8a5505030447e491176cabf5b27c683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32d127784d8848fe51affabe1f7929e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa32d127784d8848fe51affabe1f7929e">DSP1RAMACTMCU</a>: 1</td></tr>
<tr class="separator:aa32d127784d8848fe51affabe1f7929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c248cb1eba46cd850d0da40a201d4a0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3c248cb1eba46cd850d0da40a201d4a0">ICACHEPWDDSP1OFF</a>: 1</td></tr>
<tr class="separator:a3c248cb1eba46cd850d0da40a201d4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17f556e060e1f61e593e18504a5f731"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af17f556e060e1f61e593e18504a5f731">DSP1RAMACTDISP</a>: 1</td></tr>
<tr class="separator:af17f556e060e1f61e593e18504a5f731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32021d11e3580c06cb63bdc6c1d0bac"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad32021d11e3580c06cb63bdc6c1d0bac">DSP1RAMACTGFX</a>: 1</td></tr>
<tr class="separator:ad32021d11e3580c06cb63bdc6c1d0bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 27</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a867a50b2ea4df2e5219469759374b7bd"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a867a50b2ea4df2e5219469759374b7bd">DSP1MEMRETCFG_b</a></td></tr>
<tr class="separator:a867a50b2ea4df2e5219469759374b7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e825de377ab9d5c33e891eae8bdf3c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae9e825de377ab9d5c33e891eae8bdf3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae731c731158747260e67b3c4928a7bfe"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad9b479819e0ad205353f839635659355"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad9b479819e0ad205353f839635659355">PWRACKOVR</a></td></tr>
<tr class="separator:ad9b479819e0ad205353f839635659355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac480473b6028f8a24e52b7516884a58"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4bb5d6077b0c1d4d5aeaa8c8fa0158c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4bb5d6077b0c1d4d5aeaa8c8fa0158c2">PWRACKOVERRIDEADC</a>: 1</td></tr>
<tr class="separator:a4bb5d6077b0c1d4d5aeaa8c8fa0158c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8412211b82cf0dc4ea9f584c69544e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aec8412211b82cf0dc4ea9f584c69544e">PWRACKOVERRIDEAUD</a>: 1</td></tr>
<tr class="separator:aec8412211b82cf0dc4ea9f584c69544e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65c0d89f18d334724ff3f6d8ce981b5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad65c0d89f18d334724ff3f6d8ce981b5">PWRACKOVERRIDEAUDADC</a>: 1</td></tr>
<tr class="separator:ad65c0d89f18d334724ff3f6d8ce981b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8e7e84acb920a6df6e95ef14386197"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3c8e7e84acb920a6df6e95ef14386197">PWRACKOVERRIDECRYPTO</a>: 1</td></tr>
<tr class="separator:a3c8e7e84acb920a6df6e95ef14386197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab77c01543176e203c124bc73c5adf21"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aab77c01543176e203c124bc73c5adf21">PWRACKOVERRIDEDBG</a>: 1</td></tr>
<tr class="separator:aab77c01543176e203c124bc73c5adf21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac7d97fc1ce526ab39e8d251311b25a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afac7d97fc1ce526ab39e8d251311b25a">PWRACKOVERRIDEDISP</a>: 1</td></tr>
<tr class="separator:afac7d97fc1ce526ab39e8d251311b25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3058ed5c40d1f5f7ed9a81415ddc4e7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3058ed5c40d1f5f7ed9a81415ddc4e7f">PWRACKOVERRIDEDISPPHY</a>: 1</td></tr>
<tr class="separator:a3058ed5c40d1f5f7ed9a81415ddc4e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb9d4cf6d1c3f8f806da56c9c9229f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afbb9d4cf6d1c3f8f806da56c9c9229f1">PWRACKOVERRIDEGFX</a>: 1</td></tr>
<tr class="separator:afbb9d4cf6d1c3f8f806da56c9c9229f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13defb80f1beaec79f7ad68cb464857f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a13defb80f1beaec79f7ad68cb464857f">PWRACKOVERRIDEHCPA</a>: 1</td></tr>
<tr class="separator:a13defb80f1beaec79f7ad68cb464857f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cddc246aecd5ac37ada6fa611f0e6b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a55cddc246aecd5ac37ada6fa611f0e6b">PWRACKOVERRIDEHCPB</a>: 1</td></tr>
<tr class="separator:a55cddc246aecd5ac37ada6fa611f0e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb85a7b03f5fd9f7adf7abcd65064c2d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abb85a7b03f5fd9f7adf7abcd65064c2d">PWRACKOVERRIDEHCPC</a>: 1</td></tr>
<tr class="separator:abb85a7b03f5fd9f7adf7abcd65064c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35aacb6f8515580d867b31e6741ae9cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a35aacb6f8515580d867b31e6741ae9cf">PWRACKOVERRIDEIOS</a>: 1</td></tr>
<tr class="separator:a35aacb6f8515580d867b31e6741ae9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7234dd5706a1ea4bfb533d71e2c50e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af7234dd5706a1ea4bfb533d71e2c50e2">PWRACKOVERRIDEMCUL</a>: 1</td></tr>
<tr class="separator:af7234dd5706a1ea4bfb533d71e2c50e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c54b360cbc90371a188e4064ad53a53"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6c54b360cbc90371a188e4064ad53a53">PWRACKOVERRIDEMSPI</a>: 1</td></tr>
<tr class="separator:a6c54b360cbc90371a188e4064ad53a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204f2cd922081daecf421e476c840f22"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a204f2cd922081daecf421e476c840f22">PWRACKOVERRIDESDIO</a>: 1</td></tr>
<tr class="separator:a204f2cd922081daecf421e476c840f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405e772eb5793f829970e0120756799f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a405e772eb5793f829970e0120756799f">PWRACKOVERRIDEUSB</a>: 1</td></tr>
<tr class="separator:a405e772eb5793f829970e0120756799f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94aa041fd632c1cdd9b75b2c31924c34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a94aa041fd632c1cdd9b75b2c31924c34">PWRACKOVERRIDEUSBPHY</a>: 1</td></tr>
<tr class="separator:a94aa041fd632c1cdd9b75b2c31924c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d28423c9253bec3cb13c777c815e3d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7d28423c9253bec3cb13c777c815e3d0">PWRACKOVERRIDEDSPA</a>: 1</td></tr>
<tr class="separator:a7d28423c9253bec3cb13c777c815e3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 14</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac480473b6028f8a24e52b7516884a58"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aac480473b6028f8a24e52b7516884a58">PWRACKOVR_b</a></td></tr>
<tr class="separator:aac480473b6028f8a24e52b7516884a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae731c731158747260e67b3c4928a7bfe"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae731c731158747260e67b3c4928a7bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d62435333be180d07b5b37c065de910"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8ba1cd0a422359464b76fb30464f2521"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8ba1cd0a422359464b76fb30464f2521">PWRCNTDEFVAL</a></td></tr>
<tr class="separator:a8ba1cd0a422359464b76fb30464f2521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5202d797059c4b245d51c97d09b940f0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2ae3bc4324cf9a095467dde874b563e6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2ae3bc4324cf9a095467dde874b563e6">PWRDEFVALDEVSTMC</a>: 6</td></tr>
<tr class="separator:a2ae3bc4324cf9a095467dde874b563e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa31557344b9f0ddf8f4af8d99091f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aafa31557344b9f0ddf8f4af8d99091f0">PWRACKWAITDELSIMOSTMC</a>: 10</td></tr>
<tr class="separator:aafa31557344b9f0ddf8f4af8d99091f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5202d797059c4b245d51c97d09b940f0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5202d797059c4b245d51c97d09b940f0">PWRCNTDEFVAL_b</a></td></tr>
<tr class="separator:a5202d797059c4b245d51c97d09b940f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d62435333be180d07b5b37c065de910"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2d62435333be180d07b5b37c065de910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a396b908001bc1b2c42b8460326b811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7a396b908001bc1b2c42b8460326b811">RESERVED3</a> [29]</td></tr>
<tr class="separator:a7a396b908001bc1b2c42b8460326b811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a8143520dfa1ec31cd34411a0b7515"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a644503116f10aa76df22024c7d81c27b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a644503116f10aa76df22024c7d81c27b">VRCTRL</a></td></tr>
<tr class="separator:a644503116f10aa76df22024c7d81c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aac2957fb06d4f7351b0ac5ac9ea64d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7cf47289a0caf613bcb2423cc317b76f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7cf47289a0caf613bcb2423cc317b76f">SIMOBUCKEN</a>: 1</td></tr>
<tr class="separator:a7cf47289a0caf613bcb2423cc317b76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aac2957fb06d4f7351b0ac5ac9ea64d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0aac2957fb06d4f7351b0ac5ac9ea64d">VRCTRL_b</a></td></tr>
<tr class="separator:a0aac2957fb06d4f7351b0ac5ac9ea64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a8143520dfa1ec31cd34411a0b7515"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a13a8143520dfa1ec31cd34411a0b7515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4ae64a604b89d293f1a3ce5c5463f2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7172e54c2ee2f2b66ec42800c84e5035"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7172e54c2ee2f2b66ec42800c84e5035">LEGACYVRLPOVR</a></td></tr>
<tr class="separator:a7172e54c2ee2f2b66ec42800c84e5035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2edede57bc0c331febcd1f8659335f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a169f8783150fcf239e002a97fb08807e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a169f8783150fcf239e002a97fb08807e">IGNOREIOS</a>: 1</td></tr>
<tr class="separator:a169f8783150fcf239e002a97fb08807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab39935e7ebf7c9818497d3bb799fde3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aab39935e7ebf7c9818497d3bb799fde3">IGNOREHCPA</a>: 1</td></tr>
<tr class="separator:aab39935e7ebf7c9818497d3bb799fde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ae7844c60eea51ed3f9493161a7e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a58ae7844c60eea51ed3f9493161a7e59">IGNOREHCPB</a>: 1</td></tr>
<tr class="separator:a58ae7844c60eea51ed3f9493161a7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15038056c7687021f1e0fc111e9dd81f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a15038056c7687021f1e0fc111e9dd81f">IGNOREHCPC</a>: 1</td></tr>
<tr class="separator:a15038056c7687021f1e0fc111e9dd81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0a02dc8b7c7a921c2ab7adc7434190"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abe0a02dc8b7c7a921c2ab7adc7434190">IGNOREHCPD</a>: 1</td></tr>
<tr class="separator:abe0a02dc8b7c7a921c2ab7adc7434190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaacfea4e773b20c5ac5cc50ff962e793"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aaacfea4e773b20c5ac5cc50ff962e793">IGNOREHCPE</a>: 1</td></tr>
<tr class="separator:aaacfea4e773b20c5ac5cc50ff962e793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4503d107047be009bf503909299a513"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad4503d107047be009bf503909299a513">IGNOREMSPI</a>: 1</td></tr>
<tr class="separator:ad4503d107047be009bf503909299a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf410c2f454b97add51128c97f6f9d14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acf410c2f454b97add51128c97f6f9d14">IGNOREGFX</a>: 1</td></tr>
<tr class="separator:acf410c2f454b97add51128c97f6f9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524e44f3a30baebc03b29f6eff711cf1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a524e44f3a30baebc03b29f6eff711cf1">IGNOREDISP</a>: 1</td></tr>
<tr class="separator:a524e44f3a30baebc03b29f6eff711cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5be76cb02de15fae97dbf90166cf6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8a5be76cb02de15fae97dbf90166cf6f">IGNOREDISPPHY</a>: 1</td></tr>
<tr class="separator:a8a5be76cb02de15fae97dbf90166cf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728d05744397f2abc28488c79245684c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a728d05744397f2abc28488c79245684c">IGNORECRYPTO</a>: 1</td></tr>
<tr class="separator:a728d05744397f2abc28488c79245684c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0088f2c20509ac6950cd93ec14e8717"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa0088f2c20509ac6950cd93ec14e8717">IGNORESDIO</a>: 1</td></tr>
<tr class="separator:aa0088f2c20509ac6950cd93ec14e8717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa555095b1a7b3415222252d2a5348cbb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa555095b1a7b3415222252d2a5348cbb">IGNOREUSB</a>: 1</td></tr>
<tr class="separator:aa555095b1a7b3415222252d2a5348cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d2a221af2b4be7cff5aae7690c0a8d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad9d2a221af2b4be7cff5aae7690c0a8d">IGNOREUSBPHY</a>: 1</td></tr>
<tr class="separator:ad9d2a221af2b4be7cff5aae7690c0a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae920bc3ca118a0fe9f46ca6918dd56d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae920bc3ca118a0fe9f46ca6918dd56d9">IGNOREAUD</a>: 1</td></tr>
<tr class="separator:ae920bc3ca118a0fe9f46ca6918dd56d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fe5dd05c7387e7583a0c5bbbf1aa1f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a65fe5dd05c7387e7583a0c5bbbf1aa1f">IGNOREDSPA</a>: 1</td></tr>
<tr class="separator:a65fe5dd05c7387e7583a0c5bbbf1aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ebece5eaa0e84abc22bc4199ff65e0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a38ebece5eaa0e84abc22bc4199ff65e0">IGNOREDSP0H</a>: 1</td></tr>
<tr class="separator:a38ebece5eaa0e84abc22bc4199ff65e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d2e0b2bc67f436c649ef0db6a0a3f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a00d2e0b2bc67f436c649ef0db6a0a3f5">IGNOREDSP1H</a>: 1</td></tr>
<tr class="separator:a00d2e0b2bc67f436c649ef0db6a0a3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef6bd96eaeeca45a70ca3a4e5827559"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abef6bd96eaeeca45a70ca3a4e5827559">IGNOREDBG</a>: 1</td></tr>
<tr class="separator:abef6bd96eaeeca45a70ca3a4e5827559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 13</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2edede57bc0c331febcd1f8659335f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aea2edede57bc0c331febcd1f8659335f">LEGACYVRLPOVR_b</a></td></tr>
<tr class="separator:aea2edede57bc0c331febcd1f8659335f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4ae64a604b89d293f1a3ce5c5463f2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6a4ae64a604b89d293f1a3ce5c5463f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bcca6bbb196249d47f3370076de12f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3e9eaaf7546a3f6b8a17c94e083b6b66"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e9eaaf7546a3f6b8a17c94e083b6b66">VRSTATUS</a></td></tr>
<tr class="separator:a3e9eaaf7546a3f6b8a17c94e083b6b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3072799fd8b16c198b213f24ce28d91"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad02c68b323832ac0660dce23f8bfe4dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad02c68b323832ac0660dce23f8bfe4dc">CORELDOST</a>: 2</td></tr>
<tr class="separator:ad02c68b323832ac0660dce23f8bfe4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7f26d991e9f4f47271ac30e6bc161a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4c7f26d991e9f4f47271ac30e6bc161a">MEMLDOST</a>: 2</td></tr>
<tr class="separator:a4c7f26d991e9f4f47271ac30e6bc161a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa4507a9328eace37d141ae9c07aa69"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4fa4507a9328eace37d141ae9c07aa69">SIMOBUCKST</a>: 2</td></tr>
<tr class="separator:a4fa4507a9328eace37d141ae9c07aa69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3072799fd8b16c198b213f24ce28d91"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af3072799fd8b16c198b213f24ce28d91">VRSTATUS_b</a></td></tr>
<tr class="separator:af3072799fd8b16c198b213f24ce28d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bcca6bbb196249d47f3370076de12f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a99bcca6bbb196249d47f3370076de12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2d03a1fed8472fe6e5c8ea12fd6ba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3f2d03a1fed8472fe6e5c8ea12fd6ba4">RESERVED4</a> [13]</td></tr>
<tr class="separator:a3f2d03a1fed8472fe6e5c8ea12fd6ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c1027996f093a0e8242eb1451d1f62"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2e7ef9c85e9563b136a5f08b8aa86287"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2e7ef9c85e9563b136a5f08b8aa86287">PWRWEIGHTULP0</a></td></tr>
<tr class="separator:a2e7ef9c85e9563b136a5f08b8aa86287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355bbb4e70fb5ef49d8164d96b9c226d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4dbfa63ea42578ec34e6e43b094ddf9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4dbfa63ea42578ec34e6e43b094ddf9d">WTULPMCU</a>: 4</td></tr>
<tr class="separator:a4dbfa63ea42578ec34e6e43b094ddf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f520cac04f11d0ff8f364ae34a4e12"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae7f520cac04f11d0ff8f364ae34a4e12">WTULPDSP0</a>: 4</td></tr>
<tr class="separator:ae7f520cac04f11d0ff8f364ae34a4e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8530204981cc85499e459d448a9c06"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6e8530204981cc85499e459d448a9c06">WTULPDSP1</a>: 4</td></tr>
<tr class="separator:a6e8530204981cc85499e459d448a9c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9872dbd6598cfb345ccd73b8d7199da"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab9872dbd6598cfb345ccd73b8d7199da">WTULPIOS</a>: 4</td></tr>
<tr class="separator:ab9872dbd6598cfb345ccd73b8d7199da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf945696fe5a824d4d3bc750f8a08e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4cf945696fe5a824d4d3bc750f8a08e7">WTULPUART0</a>: 4</td></tr>
<tr class="separator:a4cf945696fe5a824d4d3bc750f8a08e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40cbd9e26dc0d975fc73828d292041fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a40cbd9e26dc0d975fc73828d292041fd">WTULPUART1</a>: 4</td></tr>
<tr class="separator:a40cbd9e26dc0d975fc73828d292041fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63c828e4f87a516f65b5203252eef43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa63c828e4f87a516f65b5203252eef43">WTULPUART2</a>: 4</td></tr>
<tr class="separator:aa63c828e4f87a516f65b5203252eef43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a459dcc5253b0c9f49f124e707e7da9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6a459dcc5253b0c9f49f124e707e7da9">WTULPUART3</a>: 4</td></tr>
<tr class="separator:a6a459dcc5253b0c9f49f124e707e7da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355bbb4e70fb5ef49d8164d96b9c226d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a355bbb4e70fb5ef49d8164d96b9c226d">PWRWEIGHTULP0_b</a></td></tr>
<tr class="separator:a355bbb4e70fb5ef49d8164d96b9c226d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c1027996f093a0e8242eb1451d1f62"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a82c1027996f093a0e8242eb1451d1f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace03ac7dd61462b72ce335e635ae1da3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac4fb99d7ea6992d6c8da909a5995a125"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac4fb99d7ea6992d6c8da909a5995a125">PWRWEIGHTULP1</a></td></tr>
<tr class="separator:ac4fb99d7ea6992d6c8da909a5995a125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4824aea8a0de9693ccd3ab2b1cf9b89"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a381acfa5746fa28d7763fde191e58f92"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a381acfa5746fa28d7763fde191e58f92">WTULPIOM0</a>: 4</td></tr>
<tr class="separator:a381acfa5746fa28d7763fde191e58f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef99e811252d2c45b15f5b176c3a7236"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aef99e811252d2c45b15f5b176c3a7236">WTULPIOM1</a>: 4</td></tr>
<tr class="separator:aef99e811252d2c45b15f5b176c3a7236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf19d9af6124a3edd1870f360299512"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abaf19d9af6124a3edd1870f360299512">WTULPIOM2</a>: 4</td></tr>
<tr class="separator:abaf19d9af6124a3edd1870f360299512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0944ed2bee80216d7f6b972291ca0d0c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0944ed2bee80216d7f6b972291ca0d0c">WTULPIOM3</a>: 4</td></tr>
<tr class="separator:a0944ed2bee80216d7f6b972291ca0d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f6b8392ab902d2f500e6d496b3cdee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a00f6b8392ab902d2f500e6d496b3cdee">WTULPIOM4</a>: 4</td></tr>
<tr class="separator:a00f6b8392ab902d2f500e6d496b3cdee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f857bc3c58c2bf9b474c54ba626153b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7f857bc3c58c2bf9b474c54ba626153b">WTULPIOM5</a>: 4</td></tr>
<tr class="separator:a7f857bc3c58c2bf9b474c54ba626153b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807bdba1e77d88a203231451266f62dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a807bdba1e77d88a203231451266f62dc">WTULPIOM6</a>: 4</td></tr>
<tr class="separator:a807bdba1e77d88a203231451266f62dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8efc9931e7ae109e6bb5b281b1a82f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac8efc9931e7ae109e6bb5b281b1a82f8">WTULPIOM7</a>: 4</td></tr>
<tr class="separator:ac8efc9931e7ae109e6bb5b281b1a82f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4824aea8a0de9693ccd3ab2b1cf9b89"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa4824aea8a0de9693ccd3ab2b1cf9b89">PWRWEIGHTULP1_b</a></td></tr>
<tr class="separator:aa4824aea8a0de9693ccd3ab2b1cf9b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace03ac7dd61462b72ce335e635ae1da3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ace03ac7dd61462b72ce335e635ae1da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5219d41ee57cbadc08b61b29a81e150b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae82366b86c7d14adb4d5533456b9b48d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae82366b86c7d14adb4d5533456b9b48d">PWRWEIGHTULP2</a></td></tr>
<tr class="separator:ae82366b86c7d14adb4d5533456b9b48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d14e52f136f81f63cf5a4001b32789"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7623b2b62487e7820604009e08ceb4de"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7623b2b62487e7820604009e08ceb4de">WTULPADC</a>: 4</td></tr>
<tr class="separator:a7623b2b62487e7820604009e08ceb4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25cc01f3fee2780e777777f8ed0f02c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac25cc01f3fee2780e777777f8ed0f02c">WTULPMSPI0</a>: 4</td></tr>
<tr class="separator:ac25cc01f3fee2780e777777f8ed0f02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23b718049be0e7250660346f0c2b1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1b23b718049be0e7250660346f0c2b1d">WTULPMSPI1</a>: 4</td></tr>
<tr class="separator:a1b23b718049be0e7250660346f0c2b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fff2ebf1523724ee736fc0ddc57644"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af2fff2ebf1523724ee736fc0ddc57644">WTULPGFX</a>: 4</td></tr>
<tr class="separator:af2fff2ebf1523724ee736fc0ddc57644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d371f1e81d39bbeec80962ae45b979c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2d371f1e81d39bbeec80962ae45b979c">WTULPDISP</a>: 4</td></tr>
<tr class="separator:a2d371f1e81d39bbeec80962ae45b979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f66ec55c7388359e0b78fb1ea48465"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a46f66ec55c7388359e0b78fb1ea48465">WTULPCRYPTO</a>: 4</td></tr>
<tr class="separator:a46f66ec55c7388359e0b78fb1ea48465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4764b579186ab61fbee9d570cf22e0d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4764b579186ab61fbee9d570cf22e0d9">WTULPSDIO</a>: 4</td></tr>
<tr class="separator:a4764b579186ab61fbee9d570cf22e0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac028b1381433c6e5fa674e6a8ffd957e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac028b1381433c6e5fa674e6a8ffd957e">WTULPUSB</a>: 4</td></tr>
<tr class="separator:ac028b1381433c6e5fa674e6a8ffd957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d14e52f136f81f63cf5a4001b32789"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad3d14e52f136f81f63cf5a4001b32789">PWRWEIGHTULP2_b</a></td></tr>
<tr class="separator:ad3d14e52f136f81f63cf5a4001b32789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5219d41ee57cbadc08b61b29a81e150b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5219d41ee57cbadc08b61b29a81e150b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd2bad24fcb613767da734c765969d0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aefa618aadf37f5602b7d24c6c8cb4660"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aefa618aadf37f5602b7d24c6c8cb4660">PWRWEIGHTULP3</a></td></tr>
<tr class="separator:aefa618aadf37f5602b7d24c6c8cb4660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedbf8978d0218fb9ec7b819fcb2dbc8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6614176436eadef326575c12dbd5fec1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6614176436eadef326575c12dbd5fec1">WTULPDSPA</a>: 4</td></tr>
<tr class="separator:a6614176436eadef326575c12dbd5fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128223e4978e4ec50d40bf7848eea480"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a128223e4978e4ec50d40bf7848eea480">WTULPDBG</a>: 4</td></tr>
<tr class="separator:a128223e4978e4ec50d40bf7848eea480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0d0a52a507474d0a3a3c2d3ad6ebb0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7b0d0a52a507474d0a3a3c2d3ad6ebb0">WTULPAUDREC</a>: 4</td></tr>
<tr class="separator:a7b0d0a52a507474d0a3a3c2d3ad6ebb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613473985f8b23fc005ce1129020db9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a613473985f8b23fc005ce1129020db9d">WTULPAUDPB</a>: 4</td></tr>
<tr class="separator:a613473985f8b23fc005ce1129020db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6969460461ef5d50a96a6e9b2d9641"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e6969460461ef5d50a96a6e9b2d9641">WTULPAUDADC</a>: 4</td></tr>
<tr class="separator:a9e6969460461ef5d50a96a6e9b2d9641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec706e1d88504b6db00c94c6249d494"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8ec706e1d88504b6db00c94c6249d494">WTULPI3C0</a>: 4</td></tr>
<tr class="separator:a8ec706e1d88504b6db00c94c6249d494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a4f6f6bd036fb35ea104fd4e88a8c9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae7a4f6f6bd036fb35ea104fd4e88a8c9">WTULPI3C1</a>: 4</td></tr>
<tr class="separator:ae7a4f6f6bd036fb35ea104fd4e88a8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfe091c1f582e63a4e53783303420d96"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adfe091c1f582e63a4e53783303420d96">WTULPMSPI2</a>: 4</td></tr>
<tr class="separator:adfe091c1f582e63a4e53783303420d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedbf8978d0218fb9ec7b819fcb2dbc8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aeedbf8978d0218fb9ec7b819fcb2dbc8">PWRWEIGHTULP3_b</a></td></tr>
<tr class="separator:aeedbf8978d0218fb9ec7b819fcb2dbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd2bad24fcb613767da734c765969d0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3fd2bad24fcb613767da734c765969d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71b19428114b47752fa67f77272fff3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abf22006f51d0880c4e40d0bd4038139a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abf22006f51d0880c4e40d0bd4038139a">PWRWEIGHTULP4</a></td></tr>
<tr class="separator:abf22006f51d0880c4e40d0bd4038139a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13dfc5a1707cc097fd5e407c82a91c0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1b16866fc6d1a7b2d529f8d42a0a042a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1b16866fc6d1a7b2d529f8d42a0a042a">WTULPI2S0</a>: 4</td></tr>
<tr class="separator:a1b16866fc6d1a7b2d529f8d42a0a042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05ff007669ad76e4b8f27af9c39705d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac05ff007669ad76e4b8f27af9c39705d">WTULPI2S1</a>: 4</td></tr>
<tr class="separator:ac05ff007669ad76e4b8f27af9c39705d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c529893a39f307a99c02cf96392145c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9c529893a39f307a99c02cf96392145c">WTULPPDM0</a>: 4</td></tr>
<tr class="separator:a9c529893a39f307a99c02cf96392145c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e20978908598b4618c6db85006f15e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a68e20978908598b4618c6db85006f15e">WTULPPDM1</a>: 4</td></tr>
<tr class="separator:a68e20978908598b4618c6db85006f15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1557ba5ad7fe32e410288e520d904a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afc1557ba5ad7fe32e410288e520d904a">WTULPPDM2</a>: 4</td></tr>
<tr class="separator:afc1557ba5ad7fe32e410288e520d904a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b86ac96fb51cb69127ea8249d9576d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af0b86ac96fb51cb69127ea8249d9576d">WTULPPDM3</a>: 4</td></tr>
<tr class="separator:af0b86ac96fb51cb69127ea8249d9576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13dfc5a1707cc097fd5e407c82a91c0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab13dfc5a1707cc097fd5e407c82a91c0">PWRWEIGHTULP4_b</a></td></tr>
<tr class="separator:ab13dfc5a1707cc097fd5e407c82a91c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71b19428114b47752fa67f77272fff3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad71b19428114b47752fa67f77272fff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9795cc97af6e960f7465c0bdbf512579"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9c8498eaeabba29bcc1fe00c39495a90"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9c8498eaeabba29bcc1fe00c39495a90">PWRWEIGHTULP5</a></td></tr>
<tr class="separator:a9c8498eaeabba29bcc1fe00c39495a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ca09ccb3bcf848010196e4af7ff5ab"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a89cebc726ae86641f6c43ac5604eeb61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a89cebc726ae86641f6c43ac5604eeb61">WTULPDISPPHY</a>: 4</td></tr>
<tr class="separator:a89cebc726ae86641f6c43ac5604eeb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4152e6dade36d3dcbd5f85c6449fcd0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4152e6dade36d3dcbd5f85c6449fcd0a">WTULPUSBPHY</a>: 4</td></tr>
<tr class="separator:a4152e6dade36d3dcbd5f85c6449fcd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ca09ccb3bcf848010196e4af7ff5ab"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a32ca09ccb3bcf848010196e4af7ff5ab">PWRWEIGHTULP5_b</a></td></tr>
<tr class="separator:a32ca09ccb3bcf848010196e4af7ff5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9795cc97af6e960f7465c0bdbf512579"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9795cc97af6e960f7465c0bdbf512579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a05b119e01a6a88652056f30a08e12"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adcd2a2f823d458d8a72d2629d9d55c30"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adcd2a2f823d458d8a72d2629d9d55c30">PWRWEIGHTLP0</a></td></tr>
<tr class="separator:adcd2a2f823d458d8a72d2629d9d55c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d42eb1467c50478747b7167aec6a4e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a305041a6a88c3e49cabb4baa3d7c2d70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a305041a6a88c3e49cabb4baa3d7c2d70">WTLPMCU</a>: 4</td></tr>
<tr class="separator:a305041a6a88c3e49cabb4baa3d7c2d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebe9f2359387d3ab5c566a217773507"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4ebe9f2359387d3ab5c566a217773507">WTLPDSP0</a>: 4</td></tr>
<tr class="separator:a4ebe9f2359387d3ab5c566a217773507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5460dff824584f4cee18d48b232f9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#abb5460dff824584f4cee18d48b232f9d">WTLPDSP1</a>: 4</td></tr>
<tr class="separator:abb5460dff824584f4cee18d48b232f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3addfffa1bc1cdb542eb5564915a187"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac3addfffa1bc1cdb542eb5564915a187">WTLPIOS</a>: 4</td></tr>
<tr class="separator:ac3addfffa1bc1cdb542eb5564915a187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9d3ce32f6b8266fea359ad3d69ef44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#add9d3ce32f6b8266fea359ad3d69ef44">WTLPUART0</a>: 4</td></tr>
<tr class="separator:add9d3ce32f6b8266fea359ad3d69ef44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ac50092d59a37909c92a64cc3a5eba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae5ac50092d59a37909c92a64cc3a5eba">WTLPUART1</a>: 4</td></tr>
<tr class="separator:ae5ac50092d59a37909c92a64cc3a5eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd107179f28d57a12d89c70633a9035"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4cd107179f28d57a12d89c70633a9035">WTLPUART2</a>: 4</td></tr>
<tr class="separator:a4cd107179f28d57a12d89c70633a9035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7e0fcc8f732db4b720b930db65d971"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9f7e0fcc8f732db4b720b930db65d971">WTLPUART3</a>: 4</td></tr>
<tr class="separator:a9f7e0fcc8f732db4b720b930db65d971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d42eb1467c50478747b7167aec6a4e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab7d42eb1467c50478747b7167aec6a4e">PWRWEIGHTLP0_b</a></td></tr>
<tr class="separator:ab7d42eb1467c50478747b7167aec6a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a05b119e01a6a88652056f30a08e12"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a35a05b119e01a6a88652056f30a08e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fae7d381cf5c4b8a23c598b06c78f7e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a21bae1bf5d27158e4d6ec1bd0df7d5fd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a21bae1bf5d27158e4d6ec1bd0df7d5fd">PWRWEIGHTLP1</a></td></tr>
<tr class="separator:a21bae1bf5d27158e4d6ec1bd0df7d5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f822b81c97080affac0ae5721dd454"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aff4d7384e0674c27520facb7ec64c93f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aff4d7384e0674c27520facb7ec64c93f">WTLPIOM0</a>: 4</td></tr>
<tr class="separator:aff4d7384e0674c27520facb7ec64c93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb2283394605178e79c5461d01ab7cd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#addb2283394605178e79c5461d01ab7cd">WTLPIOM1</a>: 4</td></tr>
<tr class="separator:addb2283394605178e79c5461d01ab7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a73fe9d3fe7e7fd3151f6872dfd869a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9a73fe9d3fe7e7fd3151f6872dfd869a">WTLPIOM2</a>: 4</td></tr>
<tr class="separator:a9a73fe9d3fe7e7fd3151f6872dfd869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be5dedc1f9e6f547a9482e74086912e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2be5dedc1f9e6f547a9482e74086912e">WTLPIOM3</a>: 4</td></tr>
<tr class="separator:a2be5dedc1f9e6f547a9482e74086912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986f19114601c99efa08cf5e8178b017"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a986f19114601c99efa08cf5e8178b017">WTLPIOM4</a>: 4</td></tr>
<tr class="separator:a986f19114601c99efa08cf5e8178b017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6ba5ff5152bb63faa5c7ecdabd24e4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4e6ba5ff5152bb63faa5c7ecdabd24e4">WTLPIOM5</a>: 4</td></tr>
<tr class="separator:a4e6ba5ff5152bb63faa5c7ecdabd24e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5234630b8032d53c1c827ed559c526f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5234630b8032d53c1c827ed559c526f1">WTLPIOM6</a>: 4</td></tr>
<tr class="separator:a5234630b8032d53c1c827ed559c526f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6190d713eefd3e80a1310c2ee5c75575"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6190d713eefd3e80a1310c2ee5c75575">WTLPIOM7</a>: 4</td></tr>
<tr class="separator:a6190d713eefd3e80a1310c2ee5c75575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f822b81c97080affac0ae5721dd454"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a40f822b81c97080affac0ae5721dd454">PWRWEIGHTLP1_b</a></td></tr>
<tr class="separator:a40f822b81c97080affac0ae5721dd454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fae7d381cf5c4b8a23c598b06c78f7e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6fae7d381cf5c4b8a23c598b06c78f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8ced26b06b75ca11d359dcb10dc715"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0001a5cf40a2803f15faa4d0a17e2ecb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0001a5cf40a2803f15faa4d0a17e2ecb">PWRWEIGHTLP2</a></td></tr>
<tr class="separator:a0001a5cf40a2803f15faa4d0a17e2ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87336740e54b1224953b2d98e0ff9044"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a026079466494020bf6822c4e668bb674"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a026079466494020bf6822c4e668bb674">WTLPADC</a>: 4</td></tr>
<tr class="separator:a026079466494020bf6822c4e668bb674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4262b53a8c3c155f3774f595bb922c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af4262b53a8c3c155f3774f595bb922c2">WTLPMSPI0</a>: 4</td></tr>
<tr class="separator:af4262b53a8c3c155f3774f595bb922c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3cb513d660c8c4d946a62ea886900e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1d3cb513d660c8c4d946a62ea886900e">WTLPMSPI1</a>: 4</td></tr>
<tr class="separator:a1d3cb513d660c8c4d946a62ea886900e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1efb0238eeb6da0aa328ce5722cb1a2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1efb0238eeb6da0aa328ce5722cb1a2c">WTLPGFX</a>: 4</td></tr>
<tr class="separator:a1efb0238eeb6da0aa328ce5722cb1a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e427987f1f6650641b07dd4cd99327"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a79e427987f1f6650641b07dd4cd99327">WTLPDISP</a>: 4</td></tr>
<tr class="separator:a79e427987f1f6650641b07dd4cd99327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca312831d4acc7b102c583f76bb839bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aca312831d4acc7b102c583f76bb839bc">WTLPCRYPTO</a>: 4</td></tr>
<tr class="separator:aca312831d4acc7b102c583f76bb839bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8bcb269c3769b95652d304d41aed3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2a8bcb269c3769b95652d304d41aed3c">WTLPSDIO</a>: 4</td></tr>
<tr class="separator:a2a8bcb269c3769b95652d304d41aed3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67573ad464be840a88312db9b7bcc670"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a67573ad464be840a88312db9b7bcc670">WTLPUSB</a>: 4</td></tr>
<tr class="separator:a67573ad464be840a88312db9b7bcc670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87336740e54b1224953b2d98e0ff9044"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a87336740e54b1224953b2d98e0ff9044">PWRWEIGHTLP2_b</a></td></tr>
<tr class="separator:a87336740e54b1224953b2d98e0ff9044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8ced26b06b75ca11d359dcb10dc715"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1e8ced26b06b75ca11d359dcb10dc715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102934f4400d5b0424be527c98b35378"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa5f8f9f867afb8869755c6965f6164f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa5f8f9f867afb8869755c6965f6164f5">PWRWEIGHTLP3</a></td></tr>
<tr class="separator:aa5f8f9f867afb8869755c6965f6164f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492ce00331e7e2e4dd3a3f084a9d0f2d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5d52ea1a520d160c02e8ceec3e3ef354"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5d52ea1a520d160c02e8ceec3e3ef354">WTLPDSPA</a>: 4</td></tr>
<tr class="separator:a5d52ea1a520d160c02e8ceec3e3ef354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebf02ac24c533ff496363ad7dbdc21b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4ebf02ac24c533ff496363ad7dbdc21b">WTLPDBG</a>: 4</td></tr>
<tr class="separator:a4ebf02ac24c533ff496363ad7dbdc21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9334e82c87c55497ef1cd26e39c5fa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adf9334e82c87c55497ef1cd26e39c5fa">WTLPAUDREC</a>: 4</td></tr>
<tr class="separator:adf9334e82c87c55497ef1cd26e39c5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e496e7269e7e345258bd9b2c52ca9bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0e496e7269e7e345258bd9b2c52ca9bc">WTLPAUDPB</a>: 4</td></tr>
<tr class="separator:a0e496e7269e7e345258bd9b2c52ca9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e50326f990344988f1b82ffd32ca168"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7e50326f990344988f1b82ffd32ca168">WTLPAUDADC</a>: 4</td></tr>
<tr class="separator:a7e50326f990344988f1b82ffd32ca168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916324da48069187574af621b1373307"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a916324da48069187574af621b1373307">WTLPI3C0</a>: 4</td></tr>
<tr class="separator:a916324da48069187574af621b1373307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129030849553233fd0f642d84b5225a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a129030849553233fd0f642d84b5225a1">WTLPI3C1</a>: 4</td></tr>
<tr class="separator:a129030849553233fd0f642d84b5225a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380ab38010579bf7f33826313d91660b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a380ab38010579bf7f33826313d91660b">WTLPMSPI2</a>: 4</td></tr>
<tr class="separator:a380ab38010579bf7f33826313d91660b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492ce00331e7e2e4dd3a3f084a9d0f2d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a492ce00331e7e2e4dd3a3f084a9d0f2d">PWRWEIGHTLP3_b</a></td></tr>
<tr class="separator:a492ce00331e7e2e4dd3a3f084a9d0f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102934f4400d5b0424be527c98b35378"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a102934f4400d5b0424be527c98b35378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5057b444a99b9226d68903a44f24d7f4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a12d95b59e168de68d864c4c59ef65689"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a12d95b59e168de68d864c4c59ef65689">PWRWEIGHTLP4</a></td></tr>
<tr class="separator:a12d95b59e168de68d864c4c59ef65689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24e0e62e3fd4002955cfc0057b21b72"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a56b0b46e2459f6f5114f88578becde2b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a56b0b46e2459f6f5114f88578becde2b">WTLPI2S0</a>: 4</td></tr>
<tr class="separator:a56b0b46e2459f6f5114f88578becde2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d2237c7a514a8810291bf41353e0a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a38d2237c7a514a8810291bf41353e0a3">WTLPI2S1</a>: 4</td></tr>
<tr class="separator:a38d2237c7a514a8810291bf41353e0a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b8ada5f13afe326a87dc9235f29b23"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a72b8ada5f13afe326a87dc9235f29b23">WTLPPDM0</a>: 4</td></tr>
<tr class="separator:a72b8ada5f13afe326a87dc9235f29b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d3e92571562f8e831f37d1c84b6ba4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a79d3e92571562f8e831f37d1c84b6ba4">WTLPPDM1</a>: 4</td></tr>
<tr class="separator:a79d3e92571562f8e831f37d1c84b6ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73ffe7e4342231b55f0a06bb61cc43c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad73ffe7e4342231b55f0a06bb61cc43c">WTLPPDM2</a>: 4</td></tr>
<tr class="separator:ad73ffe7e4342231b55f0a06bb61cc43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4655916d2e0d24c1b2f04c224982830"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab4655916d2e0d24c1b2f04c224982830">WTLPPDM3</a>: 4</td></tr>
<tr class="separator:ab4655916d2e0d24c1b2f04c224982830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24e0e62e3fd4002955cfc0057b21b72"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae24e0e62e3fd4002955cfc0057b21b72">PWRWEIGHTLP4_b</a></td></tr>
<tr class="separator:ae24e0e62e3fd4002955cfc0057b21b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5057b444a99b9226d68903a44f24d7f4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5057b444a99b9226d68903a44f24d7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf704e3cd3fe2c6f1c440059edc17d5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4bdb432bfd581c73612b2ebb0c223251"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4bdb432bfd581c73612b2ebb0c223251">PWRWEIGHTLP5</a></td></tr>
<tr class="separator:a4bdb432bfd581c73612b2ebb0c223251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053dcaf1a8d5d7ad1ecc2d80bcc04bae"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa8e98b9a2aa9ce1b44bc6cab64a58763"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa8e98b9a2aa9ce1b44bc6cab64a58763">WTLPDISPPHY</a>: 4</td></tr>
<tr class="separator:aa8e98b9a2aa9ce1b44bc6cab64a58763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4270410b583d9b4e1119f727ff775f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7b4270410b583d9b4e1119f727ff775f">WTLPUSBPHY</a>: 4</td></tr>
<tr class="separator:a7b4270410b583d9b4e1119f727ff775f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053dcaf1a8d5d7ad1ecc2d80bcc04bae"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a053dcaf1a8d5d7ad1ecc2d80bcc04bae">PWRWEIGHTLP5_b</a></td></tr>
<tr class="separator:a053dcaf1a8d5d7ad1ecc2d80bcc04bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf704e3cd3fe2c6f1c440059edc17d5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aabf704e3cd3fe2c6f1c440059edc17d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b59ee3af6c3874bec838216fcba1312"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8cd487c3fb8eca6e73b3f9a54a9360f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8cd487c3fb8eca6e73b3f9a54a9360f4">PWRWEIGHTHP0</a></td></tr>
<tr class="separator:a8cd487c3fb8eca6e73b3f9a54a9360f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a6943004706ff09c120198140f14bc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0355ce452d0487f9e337f74b73cc1298"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0355ce452d0487f9e337f74b73cc1298">WTHPMCU</a>: 4</td></tr>
<tr class="separator:a0355ce452d0487f9e337f74b73cc1298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a501ccb28ce9a2586458eabde7ad773c4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a501ccb28ce9a2586458eabde7ad773c4">WTHPDSP0</a>: 4</td></tr>
<tr class="separator:a501ccb28ce9a2586458eabde7ad773c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8400925ff531aed721fad2cd0891be3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8400925ff531aed721fad2cd0891be3c">WTHPDSP1</a>: 4</td></tr>
<tr class="separator:a8400925ff531aed721fad2cd0891be3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed7b95afb9f6b86eb78a541368839b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5ed7b95afb9f6b86eb78a541368839b8">WTHPIOS</a>: 4</td></tr>
<tr class="separator:a5ed7b95afb9f6b86eb78a541368839b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d00bb98638e25ce8d4d1e99f628fc67"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0d00bb98638e25ce8d4d1e99f628fc67">WTHPUART0</a>: 4</td></tr>
<tr class="separator:a0d00bb98638e25ce8d4d1e99f628fc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63db3a34fc3ad89f1fc90a4de89eb17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae63db3a34fc3ad89f1fc90a4de89eb17">WTHPUART1</a>: 4</td></tr>
<tr class="separator:ae63db3a34fc3ad89f1fc90a4de89eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082a491eb70a239c88ed79cdd91d950e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a082a491eb70a239c88ed79cdd91d950e">WTHPUART2</a>: 4</td></tr>
<tr class="separator:a082a491eb70a239c88ed79cdd91d950e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5d33be537c0ef7cc7039061a9f782b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8d5d33be537c0ef7cc7039061a9f782b">WTHPUART3</a>: 4</td></tr>
<tr class="separator:a8d5d33be537c0ef7cc7039061a9f782b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a6943004706ff09c120198140f14bc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a95a6943004706ff09c120198140f14bc">PWRWEIGHTHP0_b</a></td></tr>
<tr class="separator:a95a6943004706ff09c120198140f14bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b59ee3af6c3874bec838216fcba1312"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5b59ee3af6c3874bec838216fcba1312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55a0165417228063ffd09bec4629f7d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa17d012d1faefd02b1bb692eb4187ba4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa17d012d1faefd02b1bb692eb4187ba4">PWRWEIGHTHP1</a></td></tr>
<tr class="separator:aa17d012d1faefd02b1bb692eb4187ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0a590402bc777d40722c579ac2faeb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac19ba008cba4071aa5be94e152f5a76d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac19ba008cba4071aa5be94e152f5a76d">WTHPIOM0</a>: 4</td></tr>
<tr class="separator:ac19ba008cba4071aa5be94e152f5a76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56cd2e12d6f3551ed7bba88657bbf3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acf56cd2e12d6f3551ed7bba88657bbf3">WTHPIOM1</a>: 4</td></tr>
<tr class="separator:acf56cd2e12d6f3551ed7bba88657bbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b63b4de63b5701c453184c59bc0244"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a96b63b4de63b5701c453184c59bc0244">WTHPIOM2</a>: 4</td></tr>
<tr class="separator:a96b63b4de63b5701c453184c59bc0244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa989578074c8ca6cf9daae2c484216a4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa989578074c8ca6cf9daae2c484216a4">WTHPIOM3</a>: 4</td></tr>
<tr class="separator:aa989578074c8ca6cf9daae2c484216a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35bad80a8f13ce2f6807ac5f5a81211"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac35bad80a8f13ce2f6807ac5f5a81211">WTHPIOM4</a>: 4</td></tr>
<tr class="separator:ac35bad80a8f13ce2f6807ac5f5a81211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73d240c0f1a6570db276646b4bcfd44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad73d240c0f1a6570db276646b4bcfd44">WTHPIOM5</a>: 4</td></tr>
<tr class="separator:ad73d240c0f1a6570db276646b4bcfd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef7987906955cd995a3811b5aebaee9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7ef7987906955cd995a3811b5aebaee9">WTHPIOM6</a>: 4</td></tr>
<tr class="separator:a7ef7987906955cd995a3811b5aebaee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a303ecc51f1494aca15c55fbb9a49dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0a303ecc51f1494aca15c55fbb9a49dc">WTHPIOM7</a>: 4</td></tr>
<tr class="separator:a0a303ecc51f1494aca15c55fbb9a49dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e0a590402bc777d40722c579ac2faeb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e0a590402bc777d40722c579ac2faeb">PWRWEIGHTHP1_b</a></td></tr>
<tr class="separator:a9e0a590402bc777d40722c579ac2faeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55a0165417228063ffd09bec4629f7d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af55a0165417228063ffd09bec4629f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c9c9de1ee357d11237b6ce690d208d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adab3bdda5dd571e5217336f9ee87fcab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adab3bdda5dd571e5217336f9ee87fcab">PWRWEIGHTHP2</a></td></tr>
<tr class="separator:adab3bdda5dd571e5217336f9ee87fcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1afa4ed74dc847a322f98588f3f087"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac04f2cd987d3cd2b7c378ece9b85d069"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac04f2cd987d3cd2b7c378ece9b85d069">WTHPADC</a>: 4</td></tr>
<tr class="separator:ac04f2cd987d3cd2b7c378ece9b85d069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e707b1a422c30db5760161bf0364f3c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4e707b1a422c30db5760161bf0364f3c">WTHPMSPI0</a>: 4</td></tr>
<tr class="separator:a4e707b1a422c30db5760161bf0364f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020a580365c7de586511700f07fb21bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a020a580365c7de586511700f07fb21bf">WTHPMSPI1</a>: 4</td></tr>
<tr class="separator:a020a580365c7de586511700f07fb21bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab7fdafb927b70f5ad18c32ed21af27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aeab7fdafb927b70f5ad18c32ed21af27">WTHPGFX</a>: 4</td></tr>
<tr class="separator:aeab7fdafb927b70f5ad18c32ed21af27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad517052ac02548af2548e154f95da17"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aad517052ac02548af2548e154f95da17">WTHPDISP</a>: 4</td></tr>
<tr class="separator:aad517052ac02548af2548e154f95da17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4661488822fdf1bf5bcb0e8e4df4b8b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af4661488822fdf1bf5bcb0e8e4df4b8b">WTHPCRYPTO</a>: 4</td></tr>
<tr class="separator:af4661488822fdf1bf5bcb0e8e4df4b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8345b8197bc832297dbd4e306153156c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8345b8197bc832297dbd4e306153156c">WTHPSDIO</a>: 4</td></tr>
<tr class="separator:a8345b8197bc832297dbd4e306153156c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cdedd8598c8fec93adc339a26407250"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4cdedd8598c8fec93adc339a26407250">WTHPUSB</a>: 4</td></tr>
<tr class="separator:a4cdedd8598c8fec93adc339a26407250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1afa4ed74dc847a322f98588f3f087"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6f1afa4ed74dc847a322f98588f3f087">PWRWEIGHTHP2_b</a></td></tr>
<tr class="separator:a6f1afa4ed74dc847a322f98588f3f087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c9c9de1ee357d11237b6ce690d208d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a42c9c9de1ee357d11237b6ce690d208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e8348a4b02757a75309d31c96887db"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a558bf2cd39f4f57921ae35ce25f4c9e0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a558bf2cd39f4f57921ae35ce25f4c9e0">PWRWEIGHTHP3</a></td></tr>
<tr class="separator:a558bf2cd39f4f57921ae35ce25f4c9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9012db3675c258ef4f6718ec070fbf"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1968de28a6f98cf804a06a88b262ff74"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1968de28a6f98cf804a06a88b262ff74">WTHPDSPA</a>: 4</td></tr>
<tr class="separator:a1968de28a6f98cf804a06a88b262ff74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5aedc0a54c7c50398e0ffbf43c7ce6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8d5aedc0a54c7c50398e0ffbf43c7ce6">WTHPDBG</a>: 4</td></tr>
<tr class="separator:a8d5aedc0a54c7c50398e0ffbf43c7ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626e1818abd26bb125e147dc4b2c9e21"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a626e1818abd26bb125e147dc4b2c9e21">WTHPAUDREC</a>: 4</td></tr>
<tr class="separator:a626e1818abd26bb125e147dc4b2c9e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f950be2dae736fe4107c57cf226e428"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1f950be2dae736fe4107c57cf226e428">WTHPAUDPB</a>: 4</td></tr>
<tr class="separator:a1f950be2dae736fe4107c57cf226e428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b2a06f6476b398566f5c084ca8d04c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa6b2a06f6476b398566f5c084ca8d04c">WTHPAUDADC</a>: 4</td></tr>
<tr class="separator:aa6b2a06f6476b398566f5c084ca8d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0592b419c146360f33a8328404a822a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a0592b419c146360f33a8328404a822a8">WTHPI3C0</a>: 4</td></tr>
<tr class="separator:a0592b419c146360f33a8328404a822a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136a38d661075d39b79402ee42939899"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a136a38d661075d39b79402ee42939899">WTHPI3C1</a>: 4</td></tr>
<tr class="separator:a136a38d661075d39b79402ee42939899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac44877966b189d776ecd1352ae5f5ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac44877966b189d776ecd1352ae5f5ac0">WTHPMSPI2</a>: 4</td></tr>
<tr class="separator:ac44877966b189d776ecd1352ae5f5ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9012db3675c258ef4f6718ec070fbf"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6e9012db3675c258ef4f6718ec070fbf">PWRWEIGHTHP3_b</a></td></tr>
<tr class="separator:a6e9012db3675c258ef4f6718ec070fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e8348a4b02757a75309d31c96887db"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a65e8348a4b02757a75309d31c96887db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b22419163e53124510e45f8c15d7ae"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9870e1e349422dc2a4a5021a9177aca8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9870e1e349422dc2a4a5021a9177aca8">PWRWEIGHTHP4</a></td></tr>
<tr class="separator:a9870e1e349422dc2a4a5021a9177aca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fd959fb955e4be237690ef6c247faf"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a21026ba4f96c9e74132c13b82d94a62a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a21026ba4f96c9e74132c13b82d94a62a">WTHPI2S0</a>: 4</td></tr>
<tr class="separator:a21026ba4f96c9e74132c13b82d94a62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e95b2b700850d8e9d90b72fa1cace28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a7e95b2b700850d8e9d90b72fa1cace28">WTHPI2S1</a>: 4</td></tr>
<tr class="separator:a7e95b2b700850d8e9d90b72fa1cace28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 8</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59cc218077e0bbd7cdd897260a1b3b7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac59cc218077e0bbd7cdd897260a1b3b7">WTHPPDM0</a>: 4</td></tr>
<tr class="separator:ac59cc218077e0bbd7cdd897260a1b3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aec72e2248b886953c91b2951029b1a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3aec72e2248b886953c91b2951029b1a">WTHPPDM1</a>: 4</td></tr>
<tr class="separator:a3aec72e2248b886953c91b2951029b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390cf192bdc1a04f0a14f5309d50af14"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a390cf192bdc1a04f0a14f5309d50af14">WTHPPDM2</a>: 4</td></tr>
<tr class="separator:a390cf192bdc1a04f0a14f5309d50af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab184119876fcbedac24bce60ff6f57ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab184119876fcbedac24bce60ff6f57ae">WTHPPDM3</a>: 4</td></tr>
<tr class="separator:ab184119876fcbedac24bce60ff6f57ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93fd959fb955e4be237690ef6c247faf"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a93fd959fb955e4be237690ef6c247faf">PWRWEIGHTHP4_b</a></td></tr>
<tr class="separator:a93fd959fb955e4be237690ef6c247faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b22419163e53124510e45f8c15d7ae"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a88b22419163e53124510e45f8c15d7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e39f593b0ec7149221003de8fa92b4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3fb2bda3b13c11908f68001431c466e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3fb2bda3b13c11908f68001431c466e9">PWRWEIGHTHP5</a></td></tr>
<tr class="separator:a3fb2bda3b13c11908f68001431c466e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5cc481b08d3e01101503892b78878b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab11426e5a9881f247b3a173522292b87"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab11426e5a9881f247b3a173522292b87">WTHPDISPPHY</a>: 4</td></tr>
<tr class="separator:ab11426e5a9881f247b3a173522292b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4a126ea12a5b0e312b0a61d309ba46"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5b4a126ea12a5b0e312b0a61d309ba46">WTHPUSBPHY</a>: 4</td></tr>
<tr class="separator:a5b4a126ea12a5b0e312b0a61d309ba46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5cc481b08d3e01101503892b78878b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4f5cc481b08d3e01101503892b78878b">PWRWEIGHTHP5_b</a></td></tr>
<tr class="separator:a4f5cc481b08d3e01101503892b78878b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e39f593b0ec7149221003de8fa92b4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a75e39f593b0ec7149221003de8fa92b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b339df1aa03d93df32b0b872304fe3d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a942e32199e04ac6e57d3165f70044cc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a942e32199e04ac6e57d3165f70044cc9">PWRWEIGHTSLP</a></td></tr>
<tr class="separator:a942e32199e04ac6e57d3165f70044cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94cd698153cbc60829cc4eebcae60ce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a792901625b443cefd3ff8a917e88ef60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a792901625b443cefd3ff8a917e88ef60">WTDSMCU</a>: 4</td></tr>
<tr class="separator:a792901625b443cefd3ff8a917e88ef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94cd698153cbc60829cc4eebcae60ce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae94cd698153cbc60829cc4eebcae60ce">PWRWEIGHTSLP_b</a></td></tr>
<tr class="separator:ae94cd698153cbc60829cc4eebcae60ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b339df1aa03d93df32b0b872304fe3d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3b339df1aa03d93df32b0b872304fe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc3abce06efc1f6e032a20b02d87854"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a334144cb67f35d9bceeb2bb91bcbc740"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a334144cb67f35d9bceeb2bb91bcbc740">VRDEMOTIONTHR</a></td></tr>
<tr class="separator:a334144cb67f35d9bceeb2bb91bcbc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa146168ce2430173021789b11f23451e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a334144cb67f35d9bceeb2bb91bcbc740"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a334144cb67f35d9bceeb2bb91bcbc740">VRDEMOTIONTHR</a>: 32</td></tr>
<tr class="separator:a334144cb67f35d9bceeb2bb91bcbc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa146168ce2430173021789b11f23451e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa146168ce2430173021789b11f23451e">VRDEMOTIONTHR_b</a></td></tr>
<tr class="separator:aa146168ce2430173021789b11f23451e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc3abce06efc1f6e032a20b02d87854"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9dc3abce06efc1f6e032a20b02d87854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192dbd6f469c43506d82635b24357dff"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a20b15416455c7b6b43caac14a38b6dc8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a20b15416455c7b6b43caac14a38b6dc8">SRAMCTRL</a></td></tr>
<tr class="separator:a20b15416455c7b6b43caac14a38b6dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab38178eb9cb8a3296674a17ebc9a65"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc34fc4794016e4fbc3856bef6df27ab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#adc34fc4794016e4fbc3856bef6df27ab">SRAMCLKGATE</a>: 1</td></tr>
<tr class="separator:adc34fc4794016e4fbc3856bef6df27ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb53bbc54d726bf10b4d9a042b590e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aafb53bbc54d726bf10b4d9a042b590e1">SRAMMASTERCLKGATE</a>: 1</td></tr>
<tr class="separator:aafb53bbc54d726bf10b4d9a042b590e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8d836f1a04b7c476f26579bddc9889"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aac8d836f1a04b7c476f26579bddc9889">SRAMLIGHTSLEEP</a>: 12</td></tr>
<tr class="separator:aac8d836f1a04b7c476f26579bddc9889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 12</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab38178eb9cb8a3296674a17ebc9a65"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a5ab38178eb9cb8a3296674a17ebc9a65">SRAMCTRL_b</a></td></tr>
<tr class="separator:a5ab38178eb9cb8a3296674a17ebc9a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192dbd6f469c43506d82635b24357dff"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a192dbd6f469c43506d82635b24357dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e79709ab9953e7f62a7dcf53795ec7c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae0699b5c6dd38194439b991508d1f96a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae0699b5c6dd38194439b991508d1f96a">ADCSTATUS</a></td></tr>
<tr class="separator:ae0699b5c6dd38194439b991508d1f96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5679d95f9165c80beeb3ffb74a80e14"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1ddd6e06995c2c1bc091c85e964e1c0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1ddd6e06995c2c1bc091c85e964e1c0b">ADCPWD</a>: 1</td></tr>
<tr class="separator:a1ddd6e06995c2c1bc091c85e964e1c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3899bdcb5aa9308765aa1f006cab3826"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3899bdcb5aa9308765aa1f006cab3826">BGTPWD</a>: 1</td></tr>
<tr class="separator:a3899bdcb5aa9308765aa1f006cab3826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2afe7de76d64c3b270b72b5e99bdc6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afd2afe7de76d64c3b270b72b5e99bdc6">VPTATPWD</a>: 1</td></tr>
<tr class="separator:afd2afe7de76d64c3b270b72b5e99bdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b405b2d0db3fff056cec5157255b19"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a69b405b2d0db3fff056cec5157255b19">VBATPWD</a>: 1</td></tr>
<tr class="separator:a69b405b2d0db3fff056cec5157255b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ef74ec6c1b841dd7aefcb3417919a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a21ef74ec6c1b841dd7aefcb3417919a9">REFKEEPPWD</a>: 1</td></tr>
<tr class="separator:a21ef74ec6c1b841dd7aefcb3417919a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e13e09779a4a2bee9f465882a80ca87"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e13e09779a4a2bee9f465882a80ca87">REFBUFPWD</a>: 1</td></tr>
<tr class="separator:a9e13e09779a4a2bee9f465882a80ca87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5679d95f9165c80beeb3ffb74a80e14"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa5679d95f9165c80beeb3ffb74a80e14">ADCSTATUS_b</a></td></tr>
<tr class="separator:aa5679d95f9165c80beeb3ffb74a80e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e79709ab9953e7f62a7dcf53795ec7c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3e79709ab9953e7f62a7dcf53795ec7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b449a0bc64c80d96c52fc8e83f7e44f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af83e2a826041a46c7ab5f92572360950"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af83e2a826041a46c7ab5f92572360950">AUDADCSTATUS</a></td></tr>
<tr class="separator:af83e2a826041a46c7ab5f92572360950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efebb1f614cf5fff52fc5de9d907569"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afd0bb059313b6e9b64d6cb27ba61357a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afd0bb059313b6e9b64d6cb27ba61357a">AUDADCPWD</a>: 1</td></tr>
<tr class="separator:afd0bb059313b6e9b64d6cb27ba61357a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8446bf6970622a64316bacd2d83e6ba6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8446bf6970622a64316bacd2d83e6ba6">AUDBGTPWD</a>: 1</td></tr>
<tr class="separator:a8446bf6970622a64316bacd2d83e6ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf5eec0e4a0d1be4d4513e8089f2c86d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#acf5eec0e4a0d1be4d4513e8089f2c86d">AUDVPTATPWD</a>: 1</td></tr>
<tr class="separator:acf5eec0e4a0d1be4d4513e8089f2c86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19505a9a8b681ab97e16c9cfd35c0e51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a19505a9a8b681ab97e16c9cfd35c0e51">AUDVBATPWD</a>: 1</td></tr>
<tr class="separator:a19505a9a8b681ab97e16c9cfd35c0e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacba7b1ac7b72273aceac7ba1fd6d28f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aacba7b1ac7b72273aceac7ba1fd6d28f">AUDREFKEEPPWD</a>: 1</td></tr>
<tr class="separator:aacba7b1ac7b72273aceac7ba1fd6d28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6be0a831ffcbb6eaf5bd63528c89e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9b6be0a831ffcbb6eaf5bd63528c89e7">AUDREFBUFPWD</a>: 1</td></tr>
<tr class="separator:a9b6be0a831ffcbb6eaf5bd63528c89e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efebb1f614cf5fff52fc5de9d907569"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8efebb1f614cf5fff52fc5de9d907569">AUDADCSTATUS_b</a></td></tr>
<tr class="separator:a8efebb1f614cf5fff52fc5de9d907569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b449a0bc64c80d96c52fc8e83f7e44f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1b449a0bc64c80d96c52fc8e83f7e44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831d811d8c0ed62f37efe43fdf69eaad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#a831d811d8c0ed62f37efe43fdf69eaad">RESERVED5</a> [25]</td></tr>
<tr class="separator:a831d811d8c0ed62f37efe43fdf69eaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d11a64326eedb3eabf96014a2c019b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac34a5d66173a130e9d247e5a95edfec3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac34a5d66173a130e9d247e5a95edfec3">EMONCTRL</a></td></tr>
<tr class="separator:ac34a5d66173a130e9d247e5a95edfec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d210fcee67841e5cbf4c11e5190f9e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af4f43866e3ea69d418da3786bef27182"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af4f43866e3ea69d418da3786bef27182">FREEZE</a>: 8</td></tr>
<tr class="separator:af4f43866e3ea69d418da3786bef27182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026ae5957284348fe4c2e6e1993cab16"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a026ae5957284348fe4c2e6e1993cab16">CLEAR</a>: 8</td></tr>
<tr class="separator:a026ae5957284348fe4c2e6e1993cab16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d210fcee67841e5cbf4c11e5190f9e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad4d210fcee67841e5cbf4c11e5190f9e">EMONCTRL_b</a></td></tr>
<tr class="separator:ad4d210fcee67841e5cbf4c11e5190f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d11a64326eedb3eabf96014a2c019b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae5d11a64326eedb3eabf96014a2c019b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9408f3d04d4a093de072708076c78067"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab7f4b918daf5b4b8b9cb87174febed81"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab7f4b918daf5b4b8b9cb87174febed81">EMONCFG0</a></td></tr>
<tr class="separator:ab7f4b918daf5b4b8b9cb87174febed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1e8a9c15ac938889f78c0e2477985d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aeec8b770f4d8e68fb6de5c6ca6e5eb88"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aeec8b770f4d8e68fb6de5c6ca6e5eb88">EMONSEL0</a>: 8</td></tr>
<tr class="separator:aeec8b770f4d8e68fb6de5c6ca6e5eb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1e8a9c15ac938889f78c0e2477985d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3a1e8a9c15ac938889f78c0e2477985d">EMONCFG0_b</a></td></tr>
<tr class="separator:a3a1e8a9c15ac938889f78c0e2477985d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9408f3d04d4a093de072708076c78067"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9408f3d04d4a093de072708076c78067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c83d41509302d2268702c88bdf24e0d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aaa53a6e67a988ea7f81ffc62bae3a660"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aaa53a6e67a988ea7f81ffc62bae3a660">EMONCFG1</a></td></tr>
<tr class="separator:aaa53a6e67a988ea7f81ffc62bae3a660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e31dcbc1c1e4965219e2c6c9a2de39"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9e40b3c8ec10e269ac919b9a3f75a42b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9e40b3c8ec10e269ac919b9a3f75a42b">EMONSEL1</a>: 8</td></tr>
<tr class="separator:a9e40b3c8ec10e269ac919b9a3f75a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e31dcbc1c1e4965219e2c6c9a2de39"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a23e31dcbc1c1e4965219e2c6c9a2de39">EMONCFG1_b</a></td></tr>
<tr class="separator:a23e31dcbc1c1e4965219e2c6c9a2de39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c83d41509302d2268702c88bdf24e0d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1c83d41509302d2268702c88bdf24e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3531c8e535fed59d7bacc78f32ba667e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab40b838663615131ff36dd9f8b5aa3b8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab40b838663615131ff36dd9f8b5aa3b8">EMONCFG2</a></td></tr>
<tr class="separator:ab40b838663615131ff36dd9f8b5aa3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28dcba5119010b7451a3ccdbbdfd34b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a622f78f004a2b424268e9b502210f8b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a622f78f004a2b424268e9b502210f8b6">EMONSEL2</a>: 8</td></tr>
<tr class="separator:a622f78f004a2b424268e9b502210f8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28dcba5119010b7451a3ccdbbdfd34b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad28dcba5119010b7451a3ccdbbdfd34b">EMONCFG2_b</a></td></tr>
<tr class="separator:ad28dcba5119010b7451a3ccdbbdfd34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3531c8e535fed59d7bacc78f32ba667e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3531c8e535fed59d7bacc78f32ba667e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278c374465a805610e19d5b43a891839"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afca27034089a0e3d2b6e2c9098a4bf2c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afca27034089a0e3d2b6e2c9098a4bf2c">EMONCFG3</a></td></tr>
<tr class="separator:afca27034089a0e3d2b6e2c9098a4bf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8837e7194a2c94d872647c8276b5632"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae435bceb07cced1db6ed6d0fea577ec4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae435bceb07cced1db6ed6d0fea577ec4">EMONSEL3</a>: 8</td></tr>
<tr class="separator:ae435bceb07cced1db6ed6d0fea577ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8837e7194a2c94d872647c8276b5632"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ac8837e7194a2c94d872647c8276b5632">EMONCFG3_b</a></td></tr>
<tr class="separator:ac8837e7194a2c94d872647c8276b5632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278c374465a805610e19d5b43a891839"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a278c374465a805610e19d5b43a891839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2bbea881fb0d9eea46b7caa1d05ffc7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4fe4ebb530f463f481294a83edc69fd2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4fe4ebb530f463f481294a83edc69fd2">EMONCFG4</a></td></tr>
<tr class="separator:a4fe4ebb530f463f481294a83edc69fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae152485e4935b0a8fc50fe2a63feeb2a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a06542f8c56e7b95a72cf8c48f7ef448f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a06542f8c56e7b95a72cf8c48f7ef448f">EMONSEL4</a>: 8</td></tr>
<tr class="separator:a06542f8c56e7b95a72cf8c48f7ef448f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae152485e4935b0a8fc50fe2a63feeb2a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ae152485e4935b0a8fc50fe2a63feeb2a">EMONCFG4_b</a></td></tr>
<tr class="separator:ae152485e4935b0a8fc50fe2a63feeb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2bbea881fb0d9eea46b7caa1d05ffc7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa2bbea881fb0d9eea46b7caa1d05ffc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ff89c66e0cddbeafcb90979cc5d541"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a24ce56846a257cf2cd44fdd68a9d0d3b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a24ce56846a257cf2cd44fdd68a9d0d3b">EMONCFG5</a></td></tr>
<tr class="separator:a24ce56846a257cf2cd44fdd68a9d0d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21bc25bdbe015f72e9bd6bfa52c9e5b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a007398f3fc0abc3183448399bc4c8b80"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a007398f3fc0abc3183448399bc4c8b80">EMONSEL5</a>: 8</td></tr>
<tr class="separator:a007398f3fc0abc3183448399bc4c8b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21bc25bdbe015f72e9bd6bfa52c9e5b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af21bc25bdbe015f72e9bd6bfa52c9e5b">EMONCFG5_b</a></td></tr>
<tr class="separator:af21bc25bdbe015f72e9bd6bfa52c9e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ff89c66e0cddbeafcb90979cc5d541"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a26ff89c66e0cddbeafcb90979cc5d541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e15a494d3b6ac5d39b0462522eea50"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9302620f30cda0df3bc7eeb249009eaa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a9302620f30cda0df3bc7eeb249009eaa">EMONCFG6</a></td></tr>
<tr class="separator:a9302620f30cda0df3bc7eeb249009eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cfef5a1955f991bf94e22f27f38f4b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a26e1d5703fa3dea120b6966065e7f967"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a26e1d5703fa3dea120b6966065e7f967">EMONSEL6</a>: 8</td></tr>
<tr class="separator:a26e1d5703fa3dea120b6966065e7f967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cfef5a1955f991bf94e22f27f38f4b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa3cfef5a1955f991bf94e22f27f38f4b">EMONCFG6_b</a></td></tr>
<tr class="separator:aa3cfef5a1955f991bf94e22f27f38f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e15a494d3b6ac5d39b0462522eea50"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a33e15a494d3b6ac5d39b0462522eea50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c670977d517ef3f114fca70be515f9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c0e9ea91b93ac645e408bac3c4f0d31"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8c0e9ea91b93ac645e408bac3c4f0d31">EMONCFG7</a></td></tr>
<tr class="separator:a8c0e9ea91b93ac645e408bac3c4f0d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a62649465e11d819df6763ea8f7a21"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8c4ccf7459618a5fc7b2301b424b3175"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8c4ccf7459618a5fc7b2301b424b3175">EMONSEL7</a>: 8</td></tr>
<tr class="separator:a8c4ccf7459618a5fc7b2301b424b3175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a62649465e11d819df6763ea8f7a21"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a31a62649465e11d819df6763ea8f7a21">EMONCFG7_b</a></td></tr>
<tr class="separator:a31a62649465e11d819df6763ea8f7a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c670977d517ef3f114fca70be515f9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a32c670977d517ef3f114fca70be515f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0da5582219488da4ca46eb41f6fa74f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#ad0da5582219488da4ca46eb41f6fa74f">RESERVED6</a></td></tr>
<tr class="separator:ad0da5582219488da4ca46eb41f6fa74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2978f6b60e020d1d2a6dfcc2799a91"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aea74b0fb6609e69797ce7d39120dbc50"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aea74b0fb6609e69797ce7d39120dbc50">EMONCOUNT0</a></td></tr>
<tr class="separator:aea74b0fb6609e69797ce7d39120dbc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4477acf05dae40a5f40f6dec8afe2ddb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aea74b0fb6609e69797ce7d39120dbc50"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aea74b0fb6609e69797ce7d39120dbc50">EMONCOUNT0</a>: 32</td></tr>
<tr class="separator:aea74b0fb6609e69797ce7d39120dbc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4477acf05dae40a5f40f6dec8afe2ddb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4477acf05dae40a5f40f6dec8afe2ddb">EMONCOUNT0_b</a></td></tr>
<tr class="separator:a4477acf05dae40a5f40f6dec8afe2ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2978f6b60e020d1d2a6dfcc2799a91"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aee2978f6b60e020d1d2a6dfcc2799a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8927b39262ffb0701eaee271c7712c7e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2779278b66ec3a5536ee9b1a8f85dce9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2779278b66ec3a5536ee9b1a8f85dce9">EMONCOUNT1</a></td></tr>
<tr class="separator:a2779278b66ec3a5536ee9b1a8f85dce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640aef63169f8692124da4bb47a5f3ce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2779278b66ec3a5536ee9b1a8f85dce9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2779278b66ec3a5536ee9b1a8f85dce9">EMONCOUNT1</a>: 32</td></tr>
<tr class="separator:a2779278b66ec3a5536ee9b1a8f85dce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640aef63169f8692124da4bb47a5f3ce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a640aef63169f8692124da4bb47a5f3ce">EMONCOUNT1_b</a></td></tr>
<tr class="separator:a640aef63169f8692124da4bb47a5f3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8927b39262ffb0701eaee271c7712c7e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8927b39262ffb0701eaee271c7712c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091072a1e73b227b920ea3a012558ff7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a358b3d24f328403e49993dee7742a573"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a358b3d24f328403e49993dee7742a573">EMONCOUNT2</a></td></tr>
<tr class="separator:a358b3d24f328403e49993dee7742a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ddf632cbfabf8a4470797e19cd0168"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a358b3d24f328403e49993dee7742a573"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a358b3d24f328403e49993dee7742a573">EMONCOUNT2</a>: 32</td></tr>
<tr class="separator:a358b3d24f328403e49993dee7742a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34ddf632cbfabf8a4470797e19cd0168"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a34ddf632cbfabf8a4470797e19cd0168">EMONCOUNT2_b</a></td></tr>
<tr class="separator:a34ddf632cbfabf8a4470797e19cd0168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091072a1e73b227b920ea3a012558ff7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a091072a1e73b227b920ea3a012558ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d28625ce8689b26c689972725081ea3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3a501576a984714c511b8ee506677875"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3a501576a984714c511b8ee506677875">EMONCOUNT3</a></td></tr>
<tr class="separator:a3a501576a984714c511b8ee506677875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b57b78034ee685fbce9df6fec94a8cb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3a501576a984714c511b8ee506677875"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3a501576a984714c511b8ee506677875">EMONCOUNT3</a>: 32</td></tr>
<tr class="separator:a3a501576a984714c511b8ee506677875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b57b78034ee685fbce9df6fec94a8cb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2b57b78034ee685fbce9df6fec94a8cb">EMONCOUNT3_b</a></td></tr>
<tr class="separator:a2b57b78034ee685fbce9df6fec94a8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d28625ce8689b26c689972725081ea3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3d28625ce8689b26c689972725081ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7466d400943e6a5d0b3584769c0d04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a134946430b6fff2d635b7876e4df01f8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a134946430b6fff2d635b7876e4df01f8">EMONCOUNT4</a></td></tr>
<tr class="separator:a134946430b6fff2d635b7876e4df01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa259dc158734806ed9f05d66cc880474"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a134946430b6fff2d635b7876e4df01f8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a134946430b6fff2d635b7876e4df01f8">EMONCOUNT4</a>: 32</td></tr>
<tr class="separator:a134946430b6fff2d635b7876e4df01f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa259dc158734806ed9f05d66cc880474"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aa259dc158734806ed9f05d66cc880474">EMONCOUNT4_b</a></td></tr>
<tr class="separator:aa259dc158734806ed9f05d66cc880474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7466d400943e6a5d0b3584769c0d04"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9c7466d400943e6a5d0b3584769c0d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f6c51d9bc99444d5d6ea946ba090af"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4f19c075b865ae9f6e980d00fa1b4644"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4f19c075b865ae9f6e980d00fa1b4644">EMONCOUNT5</a></td></tr>
<tr class="separator:a4f19c075b865ae9f6e980d00fa1b4644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574ddd5a403d8da01af0a89ed25d7fe6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4f19c075b865ae9f6e980d00fa1b4644"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a4f19c075b865ae9f6e980d00fa1b4644">EMONCOUNT5</a>: 32</td></tr>
<tr class="separator:a4f19c075b865ae9f6e980d00fa1b4644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574ddd5a403d8da01af0a89ed25d7fe6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a574ddd5a403d8da01af0a89ed25d7fe6">EMONCOUNT5_b</a></td></tr>
<tr class="separator:a574ddd5a403d8da01af0a89ed25d7fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f6c51d9bc99444d5d6ea946ba090af"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a61f6c51d9bc99444d5d6ea946ba090af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fddbd21d882727848ba51f151ecf359"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a585a0911aa3fca6f09cc5b9ae5f8fd21"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a585a0911aa3fca6f09cc5b9ae5f8fd21">EMONCOUNT6</a></td></tr>
<tr class="separator:a585a0911aa3fca6f09cc5b9ae5f8fd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4fd8937e84acd1a2ba887d7e9fb8fe"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a585a0911aa3fca6f09cc5b9ae5f8fd21"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a585a0911aa3fca6f09cc5b9ae5f8fd21">EMONCOUNT6</a>: 32</td></tr>
<tr class="separator:a585a0911aa3fca6f09cc5b9ae5f8fd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4fd8937e84acd1a2ba887d7e9fb8fe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1b4fd8937e84acd1a2ba887d7e9fb8fe">EMONCOUNT6_b</a></td></tr>
<tr class="separator:a1b4fd8937e84acd1a2ba887d7e9fb8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fddbd21d882727848ba51f151ecf359"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1fddbd21d882727848ba51f151ecf359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbe2192889903de4e8eb95051bd268d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a10d3de4e6ec54b1d23f198604df25274"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a10d3de4e6ec54b1d23f198604df25274">EMONCOUNT7</a></td></tr>
<tr class="separator:a10d3de4e6ec54b1d23f198604df25274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea87e1a1451aed4a96c283200d6d49af"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a10d3de4e6ec54b1d23f198604df25274"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a10d3de4e6ec54b1d23f198604df25274">EMONCOUNT7</a>: 32</td></tr>
<tr class="separator:a10d3de4e6ec54b1d23f198604df25274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea87e1a1451aed4a96c283200d6d49af"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#aea87e1a1451aed4a96c283200d6d49af">EMONCOUNT7_b</a></td></tr>
<tr class="separator:aea87e1a1451aed4a96c283200d6d49af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbe2192889903de4e8eb95051bd268d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adcbe2192889903de4e8eb95051bd268d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706f356db0076a44685c0e4caa8eaf8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r_c_t_r_l___type.html#a706f356db0076a44685c0e4caa8eaf8f">RESERVED7</a></td></tr>
<tr class="separator:a706f356db0076a44685c0e4caa8eaf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c62533e40ecf93f7a38a5efeb38067"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af297bad2ac7fca8256e572dc617532f3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#af297bad2ac7fca8256e572dc617532f3">EMONSTATUS</a></td></tr>
<tr class="separator:af297bad2ac7fca8256e572dc617532f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9c45e0700f002852d000d218d1856f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6081355a1aae3454519c4e807f9c86d7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a6081355a1aae3454519c4e807f9c86d7">EMONOVERFLOW0</a>: 1</td></tr>
<tr class="separator:a6081355a1aae3454519c4e807f9c86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042a8969fb5fc64f6c6277cc511d0f41"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a042a8969fb5fc64f6c6277cc511d0f41">EMONOVERFLOW1</a>: 1</td></tr>
<tr class="separator:a042a8969fb5fc64f6c6277cc511d0f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37d942fb7f13b03c48cd646278009e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#ab37d942fb7f13b03c48cd646278009e5">EMONOVERFLOW2</a>: 1</td></tr>
<tr class="separator:ab37d942fb7f13b03c48cd646278009e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8730d0fa16c4ff18a0650348e6d54573"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a8730d0fa16c4ff18a0650348e6d54573">EMONOVERFLOW3</a>: 1</td></tr>
<tr class="separator:a8730d0fa16c4ff18a0650348e6d54573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48413015adc56c8a2efe36b415bf1491"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a48413015adc56c8a2efe36b415bf1491">EMONOVERFLOW4</a>: 1</td></tr>
<tr class="separator:a48413015adc56c8a2efe36b415bf1491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fab92e60d1af15eda3d8dfa079189e1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a1fab92e60d1af15eda3d8dfa079189e1">EMONOVERFLOW5</a>: 1</td></tr>
<tr class="separator:a1fab92e60d1af15eda3d8dfa079189e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5d63d7366862d70228bc9fa62560c8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a2b5d63d7366862d70228bc9fa62560c8">EMONOVERFLOW6</a>: 1</td></tr>
<tr class="separator:a2b5d63d7366862d70228bc9fa62560c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929855e97327fa2b70e3b1eb120da11a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a929855e97327fa2b70e3b1eb120da11a">EMONOVERFLOW7</a>: 1</td></tr>
<tr class="separator:a929855e97327fa2b70e3b1eb120da11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9c45e0700f002852d000d218d1856f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_p_w_r_c_t_r_l___type.html#afd9c45e0700f002852d000d218d1856f">EMONSTATUS_b</a></td></tr>
<tr class="separator:afd9c45e0700f002852d000d218d1856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c62533e40ecf93f7a38a5efeb38067"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa1c62533e40ecf93f7a38a5efeb38067"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >PWR Controller Register Bank (PWRCTRL) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a39f8c51af0e940a02b7037dd1511ed17" name="a39f8c51af0e940a02b7037dd1511ed17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f8c51af0e940a02b7037dd1511ed17">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3451</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40021000) PWRCTRL Structure <br  />
 </p>

</div>
</div>
<a id="afc0ad135ab1bf65c2e12abe4685703f9" name="afc0ad135ab1bf65c2e12abe4685703f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0ad135ab1bf65c2e12abe4685703f9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3453</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d5279bc1bccc469dcc0cee3e26a552" name="ac0d5279bc1bccc469dcc0cee3e26a552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d5279bc1bccc469dcc0cee3e26a552">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3455</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a759dfffbdce797b670c734bd4f263" name="a26a759dfffbdce797b670c734bd4f263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a759dfffbdce797b670c734bd4f263">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3457</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a559448abbbb42999b226a2e7f209b52b" name="a559448abbbb42999b226a2e7f209b52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a559448abbbb42999b226a2e7f209b52b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3459</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add3332604f93393bca8685ec9a4d1e85" name="add3332604f93393bca8685ec9a4d1e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3332604f93393bca8685ec9a4d1e85">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3461</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b3b3f4b60e10057df6d898cc530655" name="af0b3b3f4b60e10057df6d898cc530655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b3b3f4b60e10057df6d898cc530655">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3463</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfc3e5f3230cfa9e78d9531c5dbcbf94" name="acfc3e5f3230cfa9e78d9531c5dbcbf94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc3e5f3230cfa9e78d9531c5dbcbf94">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3465</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc29c8ed94d26a258043c1edb5ffbbe9" name="afc29c8ed94d26a258043c1edb5ffbbe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc29c8ed94d26a258043c1edb5ffbbe9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3467</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0be09c419cac0febbf0b505b762506c6" name="a0be09c419cac0febbf0b505b762506c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be09c419cac0febbf0b505b762506c6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3469</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a001e01a2e0566595ed22bb013447fd4a" name="a001e01a2e0566595ed22bb013447fd4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a001e01a2e0566595ed22bb013447fd4a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3471</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43b3cfe30e87f789cb905e9e200e1b6e" name="a43b3cfe30e87f789cb905e9e200e1b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b3cfe30e87f789cb905e9e200e1b6e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3473</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaca73c7cb706aaf1d0b79fcf96e4610" name="acaca73c7cb706aaf1d0b79fcf96e4610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaca73c7cb706aaf1d0b79fcf96e4610">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3475</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53b912450d6fe4010c98eedec695c36b" name="a53b912450d6fe4010c98eedec695c36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53b912450d6fe4010c98eedec695c36b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3477</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa45f484613619a6013d85658e4f8bb49" name="aa45f484613619a6013d85658e4f8bb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45f484613619a6013d85658e4f8bb49">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3479</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac217ab587cd2148f0e22ff6fa98d0c8b" name="ac217ab587cd2148f0e22ff6fa98d0c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac217ab587cd2148f0e22ff6fa98d0c8b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3481</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1b1a99a4a3d14aae6d921d0707886a9" name="ac1b1a99a4a3d14aae6d921d0707886a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b1a99a4a3d14aae6d921d0707886a9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3483</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6805c50364f47ca0f0d71a731576f6d" name="ae6805c50364f47ca0f0d71a731576f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6805c50364f47ca0f0d71a731576f6d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3485</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8bebc9f6dfdeec1c2a6faa255172020" name="ad8bebc9f6dfdeec1c2a6faa255172020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8bebc9f6dfdeec1c2a6faa255172020">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3487</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5490600950aac314e55937cdd99c0dd" name="aa5490600950aac314e55937cdd99c0dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5490600950aac314e55937cdd99c0dd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3489</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab292f72e59854195560595bcd405ae0f" name="ab292f72e59854195560595bcd405ae0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab292f72e59854195560595bcd405ae0f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3491</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc27dac71e9b25b38a5abd4fe618d69b" name="adc27dac71e9b25b38a5abd4fe618d69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc27dac71e9b25b38a5abd4fe618d69b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3493</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b402ed04e06281c20cd279cd33c85db" name="a1b402ed04e06281c20cd279cd33c85db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b402ed04e06281c20cd279cd33c85db">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3495</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46a38e105e91f7c5c8f31d18c2118c13" name="a46a38e105e91f7c5c8f31d18c2118c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a38e105e91f7c5c8f31d18c2118c13">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3497</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9e825de377ab9d5c33e891eae8bdf3c" name="ae9e825de377ab9d5c33e891eae8bdf3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e825de377ab9d5c33e891eae8bdf3c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3499</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae731c731158747260e67b3c4928a7bfe" name="ae731c731158747260e67b3c4928a7bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae731c731158747260e67b3c4928a7bfe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3501</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d62435333be180d07b5b37c065de910" name="a2d62435333be180d07b5b37c065de910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d62435333be180d07b5b37c065de910">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3503</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13a8143520dfa1ec31cd34411a0b7515" name="a13a8143520dfa1ec31cd34411a0b7515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a8143520dfa1ec31cd34411a0b7515">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3505</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a4ae64a604b89d293f1a3ce5c5463f2" name="a6a4ae64a604b89d293f1a3ce5c5463f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4ae64a604b89d293f1a3ce5c5463f2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3507</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99bcca6bbb196249d47f3370076de12f" name="a99bcca6bbb196249d47f3370076de12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bcca6bbb196249d47f3370076de12f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3509</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c1027996f093a0e8242eb1451d1f62" name="a82c1027996f093a0e8242eb1451d1f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c1027996f093a0e8242eb1451d1f62">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3511</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace03ac7dd61462b72ce335e635ae1da3" name="ace03ac7dd61462b72ce335e635ae1da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace03ac7dd61462b72ce335e635ae1da3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3513</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5219d41ee57cbadc08b61b29a81e150b" name="a5219d41ee57cbadc08b61b29a81e150b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5219d41ee57cbadc08b61b29a81e150b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3515</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fd2bad24fcb613767da734c765969d0" name="a3fd2bad24fcb613767da734c765969d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd2bad24fcb613767da734c765969d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3517</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad71b19428114b47752fa67f77272fff3" name="ad71b19428114b47752fa67f77272fff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71b19428114b47752fa67f77272fff3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3519</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9795cc97af6e960f7465c0bdbf512579" name="a9795cc97af6e960f7465c0bdbf512579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9795cc97af6e960f7465c0bdbf512579">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3521</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35a05b119e01a6a88652056f30a08e12" name="a35a05b119e01a6a88652056f30a08e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a05b119e01a6a88652056f30a08e12">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3523</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fae7d381cf5c4b8a23c598b06c78f7e" name="a6fae7d381cf5c4b8a23c598b06c78f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fae7d381cf5c4b8a23c598b06c78f7e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3525</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8ced26b06b75ca11d359dcb10dc715" name="a1e8ced26b06b75ca11d359dcb10dc715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8ced26b06b75ca11d359dcb10dc715">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3527</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a102934f4400d5b0424be527c98b35378" name="a102934f4400d5b0424be527c98b35378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a102934f4400d5b0424be527c98b35378">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3529</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5057b444a99b9226d68903a44f24d7f4" name="a5057b444a99b9226d68903a44f24d7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5057b444a99b9226d68903a44f24d7f4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3531</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabf704e3cd3fe2c6f1c440059edc17d5" name="aabf704e3cd3fe2c6f1c440059edc17d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf704e3cd3fe2c6f1c440059edc17d5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3533</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b59ee3af6c3874bec838216fcba1312" name="a5b59ee3af6c3874bec838216fcba1312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b59ee3af6c3874bec838216fcba1312">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3535</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af55a0165417228063ffd09bec4629f7d" name="af55a0165417228063ffd09bec4629f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55a0165417228063ffd09bec4629f7d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3537</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42c9c9de1ee357d11237b6ce690d208d" name="a42c9c9de1ee357d11237b6ce690d208d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c9c9de1ee357d11237b6ce690d208d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3539</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e8348a4b02757a75309d31c96887db" name="a65e8348a4b02757a75309d31c96887db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e8348a4b02757a75309d31c96887db">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3541</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88b22419163e53124510e45f8c15d7ae" name="a88b22419163e53124510e45f8c15d7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b22419163e53124510e45f8c15d7ae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3543</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75e39f593b0ec7149221003de8fa92b4" name="a75e39f593b0ec7149221003de8fa92b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e39f593b0ec7149221003de8fa92b4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3545</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b339df1aa03d93df32b0b872304fe3d" name="a3b339df1aa03d93df32b0b872304fe3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b339df1aa03d93df32b0b872304fe3d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3547</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dc3abce06efc1f6e032a20b02d87854" name="a9dc3abce06efc1f6e032a20b02d87854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc3abce06efc1f6e032a20b02d87854">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3549</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a192dbd6f469c43506d82635b24357dff" name="a192dbd6f469c43506d82635b24357dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192dbd6f469c43506d82635b24357dff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3551</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e79709ab9953e7f62a7dcf53795ec7c" name="a3e79709ab9953e7f62a7dcf53795ec7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e79709ab9953e7f62a7dcf53795ec7c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3553</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b449a0bc64c80d96c52fc8e83f7e44f" name="a1b449a0bc64c80d96c52fc8e83f7e44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b449a0bc64c80d96c52fc8e83f7e44f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3555</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5d11a64326eedb3eabf96014a2c019b" name="ae5d11a64326eedb3eabf96014a2c019b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d11a64326eedb3eabf96014a2c019b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3557</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9408f3d04d4a093de072708076c78067" name="a9408f3d04d4a093de072708076c78067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9408f3d04d4a093de072708076c78067">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3559</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c83d41509302d2268702c88bdf24e0d" name="a1c83d41509302d2268702c88bdf24e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c83d41509302d2268702c88bdf24e0d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3561</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3531c8e535fed59d7bacc78f32ba667e" name="a3531c8e535fed59d7bacc78f32ba667e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3531c8e535fed59d7bacc78f32ba667e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3563</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a278c374465a805610e19d5b43a891839" name="a278c374465a805610e19d5b43a891839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a278c374465a805610e19d5b43a891839">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3565</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2bbea881fb0d9eea46b7caa1d05ffc7" name="aa2bbea881fb0d9eea46b7caa1d05ffc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2bbea881fb0d9eea46b7caa1d05ffc7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3567</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ff89c66e0cddbeafcb90979cc5d541" name="a26ff89c66e0cddbeafcb90979cc5d541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ff89c66e0cddbeafcb90979cc5d541">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3569</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e15a494d3b6ac5d39b0462522eea50" name="a33e15a494d3b6ac5d39b0462522eea50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e15a494d3b6ac5d39b0462522eea50">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3571</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32c670977d517ef3f114fca70be515f9" name="a32c670977d517ef3f114fca70be515f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c670977d517ef3f114fca70be515f9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3573</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee2978f6b60e020d1d2a6dfcc2799a91" name="aee2978f6b60e020d1d2a6dfcc2799a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2978f6b60e020d1d2a6dfcc2799a91">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3575</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8927b39262ffb0701eaee271c7712c7e" name="a8927b39262ffb0701eaee271c7712c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8927b39262ffb0701eaee271c7712c7e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3577</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091072a1e73b227b920ea3a012558ff7" name="a091072a1e73b227b920ea3a012558ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091072a1e73b227b920ea3a012558ff7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3579</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d28625ce8689b26c689972725081ea3" name="a3d28625ce8689b26c689972725081ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d28625ce8689b26c689972725081ea3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3581</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c7466d400943e6a5d0b3584769c0d04" name="a9c7466d400943e6a5d0b3584769c0d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7466d400943e6a5d0b3584769c0d04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3583</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61f6c51d9bc99444d5d6ea946ba090af" name="a61f6c51d9bc99444d5d6ea946ba090af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f6c51d9bc99444d5d6ea946ba090af">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3585</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fddbd21d882727848ba51f151ecf359" name="a1fddbd21d882727848ba51f151ecf359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fddbd21d882727848ba51f151ecf359">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3587</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcbe2192889903de4e8eb95051bd268d" name="adcbe2192889903de4e8eb95051bd268d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcbe2192889903de4e8eb95051bd268d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3589</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1c62533e40ecf93f7a38a5efeb38067" name="aa1c62533e40ecf93f7a38a5efeb38067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c62533e40ecf93f7a38a5efeb38067">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @3591</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f9f91848814ff8cef975807f8495c5" name="a56f9f91848814ff8cef975807f8495c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f9f91848814ff8cef975807f8495c5">&#9670;&nbsp;</a></span>ADCEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Control ADC power-on status event <br  />
 </p>

</div>
</div>
<a id="a1ddd6e06995c2c1bc091c85e964e1c0b" name="a1ddd6e06995c2c1bc091c85e964e1c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ddd6e06995c2c1bc091c85e964e1c0b">&#9670;&nbsp;</a></span>ADCPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit indicates that the ADC is powered down <br  />
 </p>

</div>
</div>
<a id="ae0699b5c6dd38194439b991508d1f96a" name="ae0699b5c6dd38194439b991508d1f96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0699b5c6dd38194439b991508d1f96a">&#9670;&nbsp;</a></span>ADCSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000194) This provides the power status for various blocks within the ADC. These status comes directly from the ADC module and is captured through this interface. <br  />
 </p>

</div>
</div>
<a id="aa5679d95f9165c80beeb3ffb74a80e14" name="aa5679d95f9165c80beeb3ffb74a80e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5679d95f9165c80beeb3ffb74a80e14">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ADCSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0bb059313b6e9b64d6cb27ba61357a" name="afd0bb059313b6e9b64d6cb27ba61357a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0bb059313b6e9b64d6cb27ba61357a">&#9670;&nbsp;</a></span>AUDADCPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit indicates that the ADC is powered down <br  />
 </p>

</div>
</div>
<a id="af83e2a826041a46c7ab5f92572360950" name="af83e2a826041a46c7ab5f92572360950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83e2a826041a46c7ab5f92572360950">&#9670;&nbsp;</a></span>AUDADCSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDADCSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000198) This provides the power status for various blocks within the audio ADC. These status comes directly from the audio ADC module and is captured through this interface. <br  />
 </p>

</div>
</div>
<a id="a8efebb1f614cf5fff52fc5de9d907569" name="a8efebb1f614cf5fff52fc5de9d907569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efebb1f614cf5fff52fc5de9d907569">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUDADCSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8446bf6970622a64316bacd2d83e6ba6" name="a8446bf6970622a64316bacd2d83e6ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8446bf6970622a64316bacd2d83e6ba6">&#9670;&nbsp;</a></span>AUDBGTPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDBGTPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit indicates that the ADC Band Gap is powered down <br  />
 </p>

</div>
</div>
<a id="a9537ec2a28b934ce4b86bf8c110073dc" name="a9537ec2a28b934ce4b86bf8c110073dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9537ec2a28b934ce4b86bf8c110073dc">&#9670;&nbsp;</a></span>AUDEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Control AUD power-on status event <br  />
 </p>

</div>
</div>
<a id="a9b6be0a831ffcbb6eaf5bd63528c89e7" name="a9b6be0a831ffcbb6eaf5bd63528c89e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6be0a831ffcbb6eaf5bd63528c89e7">&#9670;&nbsp;</a></span>AUDREFBUFPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDREFBUFPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit indicates that the ADC REFBUF is powered down <br  />
 </p>

</div>
</div>
<a id="aacba7b1ac7b72273aceac7ba1fd6d28f" name="aacba7b1ac7b72273aceac7ba1fd6d28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacba7b1ac7b72273aceac7ba1fd6d28f">&#9670;&nbsp;</a></span>AUDREFKEEPPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDREFKEEPPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit indicates that the ADC REFKEEP is powered down <br  />
 </p>

</div>
</div>
<a id="ac45ffba0b273fd280dea92979d9ceaa8" name="ac45ffba0b273fd280dea92979d9ceaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45ffba0b273fd280dea92979d9ceaa8">&#9670;&nbsp;</a></span>AUDSSPWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDSSPWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) This enables various power domains in audio subsystem. <br  />
 </p>

</div>
</div>
<a id="a009fac2f80092119f6aa24ace7acb73b" name="a009fac2f80092119f6aa24ace7acb73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009fac2f80092119f6aa24ace7acb73b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUDSSPWREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a587ec7f184cdda5fea036f8707af9ba9" name="a587ec7f184cdda5fea036f8707af9ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587ec7f184cdda5fea036f8707af9ba9">&#9670;&nbsp;</a></span>AUDSSPWRSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDSSPWRSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) This provides the power status for the peripheral domains controlled through AUDSSPWREN register. Value of 1 means the device is powred up and ready to be used and 0 means its not powered up. <br  />
 </p>

</div>
</div>
<a id="a04460feb018cc1c890717a2ec8aca1ff" name="a04460feb018cc1c890717a2ec8aca1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04460feb018cc1c890717a2ec8aca1ff">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  AUDSSPWRSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19505a9a8b681ab97e16c9cfd35c0e51" name="a19505a9a8b681ab97e16c9cfd35c0e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19505a9a8b681ab97e16c9cfd35c0e51">&#9670;&nbsp;</a></span>AUDVBATPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDVBATPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit indicates that the ADC VBAT resistor divider is powered down <br  />
 </p>

</div>
</div>
<a id="acf5eec0e4a0d1be4d4513e8089f2c86d" name="acf5eec0e4a0d1be4d4513e8089f2c86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf5eec0e4a0d1be4d4513e8089f2c86d">&#9670;&nbsp;</a></span>AUDVPTATPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t AUDVPTATPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit indicates that the ADC temperature sensor input buffer is powered down <br  />
 </p>

</div>
</div>
<a id="a3899bdcb5aa9308765aa1f006cab3826" name="a3899bdcb5aa9308765aa1f006cab3826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3899bdcb5aa9308765aa1f006cab3826">&#9670;&nbsp;</a></span>BGTPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BGTPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit indicates that the ADC Band Gap is powered down <br  />
 </p>

</div>
</div>
<a id="ae31489252d10068faf9549ab40538582" name="ae31489252d10068faf9549ab40538582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae31489252d10068faf9549ab40538582">&#9670;&nbsp;</a></span>CACHEB0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACHEB0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Control CACHE BANK 0 power-on status event <br  />
 </p>

</div>
</div>
<a id="a64175f83690e0de12a478c8e2650806c" name="a64175f83690e0de12a478c8e2650806c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64175f83690e0de12a478c8e2650806c">&#9670;&nbsp;</a></span>CACHEB2EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACHEB2EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Control CACHEB2 power-on status event <br  />
 </p>

</div>
</div>
<a id="a3d0a7dd96492a2941ea55d4591455d44" name="a3d0a7dd96492a2941ea55d4591455d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0a7dd96492a2941ea55d4591455d44">&#9670;&nbsp;</a></span>CACHEPWDSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CACHEPWDSLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] power down cache in deep sleep <br  />
 </p>

</div>
</div>
<a id="a026ae5957284348fe4c2e6e1993cab16" name="a026ae5957284348fe4c2e6e1993cab16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026ae5957284348fe4c2e6e1993cab16">&#9670;&nbsp;</a></span>CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..8] Clear the counter. Each bit corresponds to a counter. 0: Let the counter run run on its input clk. 1: Clear the counter <br  />
 </p>

</div>
</div>
<a id="aef72e951654df3ca28343a8f8857f5bf" name="aef72e951654df3ca28343a8f8857f5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef72e951654df3ca28343a8f8857f5bf">&#9670;&nbsp;</a></span>COREDEEPSLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t COREDEEPSLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..30] Indicates MCU entered DEEPSLEEP state since it was last cleared. Write 1 to to clear it. <br  />
 </p>

</div>
</div>
<a id="ad02c68b323832ac0660dce23f8bfe4dc" name="ad02c68b323832ac0660dce23f8bfe4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02c68b323832ac0660dce23f8bfe4dc">&#9670;&nbsp;</a></span>CORELDOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORELDOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] Indicates CORELDO status. bit[1] indicates ON/OFF and bit[0] indicates ACT/LP. <br  />
 </p>

</div>
</div>
<a id="acebd412359118f8c006c8c348cff7821" name="acebd412359118f8c006c8c348cff7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebd412359118f8c006c8c348cff7821">&#9670;&nbsp;</a></span>CORESLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CORESLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[29..29] Indicates MCU entered SLEEP state since it was last cleared. Write 1 to to clear it. <br  />
 </p>

</div>
</div>
<a id="ae6f5b6630fdc8fa70e4613959b37f7d8" name="ae6f5b6630fdc8fa70e4613959b37f7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f5b6630fdc8fa70e4613959b37f7d8">&#9670;&nbsp;</a></span>DEVPWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVPWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) This enables various peripherals power domains. <br  />
 </p>

</div>
</div>
<a id="a7bdd192ac9397688402868d1fe949e3b" name="a7bdd192ac9397688402868d1fe949e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdd192ac9397688402868d1fe949e3b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEVPWREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ee3c836455a6a19b5d012f88f457c1e" name="a3ee3c836455a6a19b5d012f88f457c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee3c836455a6a19b5d012f88f457c1e">&#9670;&nbsp;</a></span>DEVPWREVENTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVPWREVENTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) This register controls which feature trigger will result in an event to the CPU. It includes all the power on status for the core domains. If any bits are set, then if the domain is turned on, it will result in an event to the ARM core. <br  />
 </p>

</div>
</div>
<a id="a31ab7e6600664cdd4b27c26530e3d00c" name="a31ab7e6600664cdd4b27c26530e3d00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ab7e6600664cdd4b27c26530e3d00c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEVPWREVENTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4192b0a26cae1965b037f940dfd2142e" name="a4192b0a26cae1965b037f940dfd2142e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4192b0a26cae1965b037f940dfd2142e">&#9670;&nbsp;</a></span>DEVPWRSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DEVPWRSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) This provides the power status for the peripheral device domains controlled through DEVPWREN register. Value of 1 means the device is powred up and ready to be used and 0 means its not powered up. <br  />
 </p>

</div>
</div>
<a id="a13af27a729dbb5fe46f71b87e454c8a5" name="a13af27a729dbb5fe46f71b87e454c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13af27a729dbb5fe46f71b87e454c8a5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DEVPWRSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07633469e560af86296e0862859798b7" name="a07633469e560af86296e0862859798b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07633469e560af86296e0862859798b7">&#9670;&nbsp;</a></span>DSP0MEMPWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0MEMPWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000058) This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the DSP0MEMRETCFG register when DSP0 is OFF. <br  />
 </p>

</div>
</div>
<a id="a6256779b07fbeea33f9a7c7a70a19c1b" name="a6256779b07fbeea33f9a7c7a70a19c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6256779b07fbeea33f9a7c7a70a19c1b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0MEMPWREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d8cf5657c8cdb358a440641aeb5e350" name="a9d8cf5657c8cdb358a440641aeb5e350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d8cf5657c8cdb358a440641aeb5e350">&#9670;&nbsp;</a></span>DSP0MEMPWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0MEMPWRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000005C) It provides the power status for all the memories of DSP0 subsystem <br  />
 </p>

</div>
</div>
<a id="a649e3ab4cae0efb38cfc857ef0205d9b" name="a649e3ab4cae0efb38cfc857ef0205d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a649e3ab4cae0efb38cfc857ef0205d9b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0MEMPWRST_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acae01d0b76879eb7b298f070756636c1" name="acae01d0b76879eb7b298f070756636c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae01d0b76879eb7b298f070756636c1">&#9670;&nbsp;</a></span>DSP0MEMRETCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0MEMRETCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) This controls the power down of the DRAM/IRAM/CACHE banks when DSP0 is powered off. If this is set, then the power for that corresponding SRAM bank will be gated when the DSP0 is powered off and data is erased. If this is not set, retention voltage will be applied when DSP0 is powered off. Do not set this if the SRAM bank is used as the target for DMA transfer while DSP0 is powered off. <br  />
 </p>

</div>
</div>
<a id="ad23b86e6282d1a14ee886bf4d408cf72" name="ad23b86e6282d1a14ee886bf4d408cf72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad23b86e6282d1a14ee886bf4d408cf72">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0MEMRETCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc96da71ec8b7b7bda0ceb20b04cf87f" name="abc96da71ec8b7b7bda0ceb20b04cf87f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc96da71ec8b7b7bda0ceb20b04cf87f">&#9670;&nbsp;</a></span>DSP0PCMRSTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PCMRSTDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] PCM Reset delay in number of 24MHz clocks. <br  />
 </p>

</div>
</div>
<a id="af1939f65286d799e2363123cf62ddfa4" name="af1939f65286d799e2363123cf62ddfa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1939f65286d799e2363123cf62ddfa4">&#9670;&nbsp;</a></span>DSP0PCMRSTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PCMRSTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] PCM Reset override. If this is disabled, then h/w will handle the de-assertion of pcm reset. <br  />
 </p>

</div>
</div>
<a id="a94d649ae74d02f4ee22a6360803f481f" name="a94d649ae74d02f4ee22a6360803f481f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d649ae74d02f4ee22a6360803f481f">&#9670;&nbsp;</a></span>DSP0PERFACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PERFACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Indicates the DSP0 performance status indicated in STATUS register is valid. <br  />
 </p>

</div>
</div>
<a id="a83d170fd836b7d54c8c9105a35b10067" name="a83d170fd836b7d54c8c9105a35b10067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d170fd836b7d54c8c9105a35b10067">&#9670;&nbsp;</a></span>DSP0PERFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PERFREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000054) This register provides the ferformance mode knobs for DSP0. S/w should write the *PERFREQ field to desired mode and wait for the *PERFACK and check for the *PERFSTATUS. Some times system may not allow certain modes but *PERFACK should always follow *PERFREQ change. <br  />
</p>
<p >[1..0] DSP0 Performance mode request <br  />
 </p>

</div>
</div>
<a id="aef8c3d46a4ab9626136d3d2f5f32ee5d" name="aef8c3d46a4ab9626136d3d2f5f32ee5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8c3d46a4ab9626136d3d2f5f32ee5d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0PERFREQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9882c9fafb979d635b07fc753c072af6" name="a9882c9fafb979d635b07fc753c072af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9882c9fafb979d635b07fc753c072af6">&#9670;&nbsp;</a></span>DSP0PERFSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PERFSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..3] DSP0 Performance mode request <br  />
 </p>

</div>
</div>
<a id="a8c20740617565359935383deb180cdc1" name="a8c20740617565359935383deb180cdc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c20740617565359935383deb180cdc1">&#9670;&nbsp;</a></span>DSP0PWRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0PWRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000050) Power and RST controls for DSP0 <br  />
 </p>

</div>
</div>
<a id="ac6fd36908d1e0dd6f0ce994abf03b014" name="ac6fd36908d1e0dd6f0ce994abf03b014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fd36908d1e0dd6f0ce994abf03b014">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP0PWRCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fcb547668993dd1c6d211dba953943f" name="a0fcb547668993dd1c6d211dba953943f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fcb547668993dd1c6d211dba953943f">&#9670;&nbsp;</a></span>DSP0RAMACTDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RAMACTDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Keep the memory domain active based on DISP state. <br  />
 </p>

</div>
</div>
<a id="aa67c4dd759726a8070988378726aba90" name="aa67c4dd759726a8070988378726aba90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67c4dd759726a8070988378726aba90">&#9670;&nbsp;</a></span>DSP0RAMACTGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RAMACTGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Keep the memory domain active based on GFX state. <br  />
 </p>

</div>
</div>
<a id="aa29593e81f37e73ad928f7746f5cf238" name="aa29593e81f37e73ad928f7746f5cf238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa29593e81f37e73ad928f7746f5cf238">&#9670;&nbsp;</a></span>DSP0RAMACTMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP0RAMACTMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Keep the memory domain active based on MCU state. <br  />
 </p>

</div>
</div>
<a id="a98db1ffa5bb6ef3d0951a065b95d5b0e" name="a98db1ffa5bb6ef3d0951a065b95d5b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98db1ffa5bb6ef3d0951a065b95d5b0e">&#9670;&nbsp;</a></span>DSP1MEMPWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1MEMPWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000078) This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the DSP1MEMRETCFG register when DSP1 is OFF. <br  />
 </p>

</div>
</div>
<a id="aed7ed27693598b008e8d1b7c94a7a839" name="aed7ed27693598b008e8d1b7c94a7a839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7ed27693598b008e8d1b7c94a7a839">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1MEMPWREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a081092e53be104484057d4f126e0f4a2" name="a081092e53be104484057d4f126e0f4a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081092e53be104484057d4f126e0f4a2">&#9670;&nbsp;</a></span>DSP1MEMPWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1MEMPWRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000007C) It provides the power status for all the memories of DSP1 subsystem <br  />
 </p>

</div>
</div>
<a id="ac8823f2f36ef35631247868d77ef45f7" name="ac8823f2f36ef35631247868d77ef45f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8823f2f36ef35631247868d77ef45f7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1MEMPWRST_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f58575090fbca1e0983d66d1ffa1300" name="a1f58575090fbca1e0983d66d1ffa1300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f58575090fbca1e0983d66d1ffa1300">&#9670;&nbsp;</a></span>DSP1MEMRETCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1MEMRETCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000080) This controls the power down of the DRAM/IRAM/CACHE banks when DSP1 is powered off. If this is set, then the power for that corresponding SRAM bank will be gated when the DSP1 is powered off and data is erased. If this is not set, retention voltage will be applied when DSP1 is powered off. Do not set this if the SRAM bank is used as the target for DMA transfer while DSP1 is powered off. <br  />
 </p>

</div>
</div>
<a id="a867a50b2ea4df2e5219469759374b7bd" name="a867a50b2ea4df2e5219469759374b7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a867a50b2ea4df2e5219469759374b7bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1MEMRETCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adffd6da94d6950ae8167eefb840f79bb" name="adffd6da94d6950ae8167eefb840f79bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffd6da94d6950ae8167eefb840f79bb">&#9670;&nbsp;</a></span>DSP1PCMRSTDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PCMRSTDLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] PCM Reset delay in number of 24MHz clocks. <br  />
 </p>

</div>
</div>
<a id="aa0a0d14354071a9d3cd1f67ae4df2efa" name="aa0a0d14354071a9d3cd1f67ae4df2efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a0d14354071a9d3cd1f67ae4df2efa">&#9670;&nbsp;</a></span>DSP1PCMRSTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PCMRSTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] PCM Reset override. If this is disabled, then h/w will handle the de-assertion of pcm reset. <br  />
 </p>

</div>
</div>
<a id="a6395ac47e76a9dbe1deed41a3ab9f5f7" name="a6395ac47e76a9dbe1deed41a3ab9f5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6395ac47e76a9dbe1deed41a3ab9f5f7">&#9670;&nbsp;</a></span>DSP1PERFACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PERFACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Indicates the DSP1 performance status indicated in STATUS register is valid. <br  />
 </p>

</div>
</div>
<a id="a9e068515460d4c1b742b27288d69a50e" name="a9e068515460d4c1b742b27288d69a50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e068515460d4c1b742b27288d69a50e">&#9670;&nbsp;</a></span>DSP1PERFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PERFREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000074) This register provides the ferformance mode knobs for DSP1. S/w should write the *PERFREQ field to desired mode and wait for the *PERFACK and check for the *PERFSTATUS. Some times system may not allow certain modes but *PERFACK should always follow *PERFREQ change. <br  />
</p>
<p >[1..0] DSP1 Performance mode request <br  />
 </p>

</div>
</div>
<a id="a930f69614ff28c535b10d8ccff70e781" name="a930f69614ff28c535b10d8ccff70e781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930f69614ff28c535b10d8ccff70e781">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1PERFREQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2b771d3e6b0c6c8f97cc321aba58ce9" name="ae2b771d3e6b0c6c8f97cc321aba58ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b771d3e6b0c6c8f97cc321aba58ce9">&#9670;&nbsp;</a></span>DSP1PERFSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PERFSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..3] DSP1 Performance mode request <br  />
 </p>

</div>
</div>
<a id="add785d6d399279023449ec86c2e102ad" name="add785d6d399279023449ec86c2e102ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add785d6d399279023449ec86c2e102ad">&#9670;&nbsp;</a></span>DSP1PWRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1PWRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000070) Power and RST controls for DSP1 <br  />
 </p>

</div>
</div>
<a id="a3870c6c4bc991f30a18c9923cf8eb4d7" name="a3870c6c4bc991f30a18c9923cf8eb4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3870c6c4bc991f30a18c9923cf8eb4d7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DSP1PWRCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af17f556e060e1f61e593e18504a5f731" name="af17f556e060e1f61e593e18504a5f731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17f556e060e1f61e593e18504a5f731">&#9670;&nbsp;</a></span>DSP1RAMACTDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RAMACTDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Keep the memory domain active based on DISP state. <br  />
 </p>

</div>
</div>
<a id="ad32021d11e3580c06cb63bdc6c1d0bac" name="ad32021d11e3580c06cb63bdc6c1d0bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32021d11e3580c06cb63bdc6c1d0bac">&#9670;&nbsp;</a></span>DSP1RAMACTGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RAMACTGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Keep the memory domain active based on GFX state. <br  />
 </p>

</div>
</div>
<a id="aa32d127784d8848fe51affabe1f7929e" name="aa32d127784d8848fe51affabe1f7929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32d127784d8848fe51affabe1f7929e">&#9670;&nbsp;</a></span>DSP1RAMACTMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSP1RAMACTMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Keep the memory domain active based on MCU state. <br  />
 </p>

</div>
</div>
<a id="a62594ca8e10df53d304de3f9df6e8f3d" name="a62594ca8e10df53d304de3f9df6e8f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62594ca8e10df53d304de3f9df6e8f3d">&#9670;&nbsp;</a></span>DTCMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTCMEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] Enable DTCM power-on status event <br  />
 </p>

</div>
</div>
<a id="a4ced158dd3d579fed9bb416f98a7e339" name="a4ced158dd3d579fed9bb416f98a7e339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ced158dd3d579fed9bb416f98a7e339">&#9670;&nbsp;</a></span>DTCMPWDSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTCMPWDSLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] power down DTCM in deep sleep <br  />
 </p>

</div>
</div>
<a id="ab7f4b918daf5b4b8b9cb87174febed81" name="ab7f4b918daf5b4b8b9cb87174febed81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f4b918daf5b4b8b9cb87174febed81">&#9670;&nbsp;</a></span>EMONCFG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="a3a1e8a9c15ac938889f78c0e2477985d" name="a3a1e8a9c15ac938889f78c0e2477985d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1e8a9c15ac938889f78c0e2477985d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa53a6e67a988ea7f81ffc62bae3a660" name="aaa53a6e67a988ea7f81ffc62bae3a660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa53a6e67a988ea7f81ffc62bae3a660">&#9670;&nbsp;</a></span>EMONCFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="a23e31dcbc1c1e4965219e2c6c9a2de39" name="a23e31dcbc1c1e4965219e2c6c9a2de39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e31dcbc1c1e4965219e2c6c9a2de39">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40b838663615131ff36dd9f8b5aa3b8" name="ab40b838663615131ff36dd9f8b5aa3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40b838663615131ff36dd9f8b5aa3b8">&#9670;&nbsp;</a></span>EMONCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="ad28dcba5119010b7451a3ccdbbdfd34b" name="ad28dcba5119010b7451a3ccdbbdfd34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28dcba5119010b7451a3ccdbbdfd34b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afca27034089a0e3d2b6e2c9098a4bf2c" name="afca27034089a0e3d2b6e2c9098a4bf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca27034089a0e3d2b6e2c9098a4bf2c">&#9670;&nbsp;</a></span>EMONCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000210) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="ac8837e7194a2c94d872647c8276b5632" name="ac8837e7194a2c94d872647c8276b5632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8837e7194a2c94d872647c8276b5632">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fe4ebb530f463f481294a83edc69fd2" name="a4fe4ebb530f463f481294a83edc69fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe4ebb530f463f481294a83edc69fd2">&#9670;&nbsp;</a></span>EMONCFG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000214) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="ae152485e4935b0a8fc50fe2a63feeb2a" name="ae152485e4935b0a8fc50fe2a63feeb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae152485e4935b0a8fc50fe2a63feeb2a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24ce56846a257cf2cd44fdd68a9d0d3b" name="a24ce56846a257cf2cd44fdd68a9d0d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ce56846a257cf2cd44fdd68a9d0d3b">&#9670;&nbsp;</a></span>EMONCFG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000218) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="af21bc25bdbe015f72e9bd6bfa52c9e5b" name="af21bc25bdbe015f72e9bd6bfa52c9e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21bc25bdbe015f72e9bd6bfa52c9e5b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9302620f30cda0df3bc7eeb249009eaa" name="a9302620f30cda0df3bc7eeb249009eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9302620f30cda0df3bc7eeb249009eaa">&#9670;&nbsp;</a></span>EMONCFG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000021C) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="aa3cfef5a1955f991bf94e22f27f38f4b" name="aa3cfef5a1955f991bf94e22f27f38f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cfef5a1955f991bf94e22f27f38f4b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG6_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0e9ea91b93ac645e408bac3c4f0d31" name="a8c0e9ea91b93ac645e408bac3c4f0d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0e9ea91b93ac645e408bac3c4f0d31">&#9670;&nbsp;</a></span>EMONCFG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCFG7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000220) The counter increments when the counter is enabled and the mode selected here matches the power mode. <br  />
 </p>

</div>
</div>
<a id="a31a62649465e11d819df6763ea8f7a21" name="a31a62649465e11d819df6763ea8f7a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a62649465e11d819df6763ea8f7a21">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCFG7_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea74b0fb6609e69797ce7d39120dbc50" name="aea74b0fb6609e69797ce7d39120dbc50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea74b0fb6609e69797ce7d39120dbc50">&#9670;&nbsp;</a></span>EMONCOUNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000228) Energy Monitor count value for counter 0 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 0 <br  />
 </p>

</div>
</div>
<a id="a4477acf05dae40a5f40f6dec8afe2ddb" name="a4477acf05dae40a5f40f6dec8afe2ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4477acf05dae40a5f40f6dec8afe2ddb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2779278b66ec3a5536ee9b1a8f85dce9" name="a2779278b66ec3a5536ee9b1a8f85dce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2779278b66ec3a5536ee9b1a8f85dce9">&#9670;&nbsp;</a></span>EMONCOUNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000022C) Energy Monitor count value for counter 1 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 1 <br  />
 </p>

</div>
</div>
<a id="a640aef63169f8692124da4bb47a5f3ce" name="a640aef63169f8692124da4bb47a5f3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640aef63169f8692124da4bb47a5f3ce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a358b3d24f328403e49993dee7742a573" name="a358b3d24f328403e49993dee7742a573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a358b3d24f328403e49993dee7742a573">&#9670;&nbsp;</a></span>EMONCOUNT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000230) Energy Monitor count value for counter 2 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 2 <br  />
 </p>

</div>
</div>
<a id="a34ddf632cbfabf8a4470797e19cd0168" name="a34ddf632cbfabf8a4470797e19cd0168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34ddf632cbfabf8a4470797e19cd0168">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a501576a984714c511b8ee506677875" name="a3a501576a984714c511b8ee506677875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a501576a984714c511b8ee506677875">&#9670;&nbsp;</a></span>EMONCOUNT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000234) Energy Monitor count value for counter 3 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 3 <br  />
 </p>

</div>
</div>
<a id="a2b57b78034ee685fbce9df6fec94a8cb" name="a2b57b78034ee685fbce9df6fec94a8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b57b78034ee685fbce9df6fec94a8cb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134946430b6fff2d635b7876e4df01f8" name="a134946430b6fff2d635b7876e4df01f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134946430b6fff2d635b7876e4df01f8">&#9670;&nbsp;</a></span>EMONCOUNT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000238) Energy Monitor count value for counter 4 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 4 <br  />
 </p>

</div>
</div>
<a id="aa259dc158734806ed9f05d66cc880474" name="aa259dc158734806ed9f05d66cc880474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa259dc158734806ed9f05d66cc880474">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f19c075b865ae9f6e980d00fa1b4644" name="a4f19c075b865ae9f6e980d00fa1b4644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f19c075b865ae9f6e980d00fa1b4644">&#9670;&nbsp;</a></span>EMONCOUNT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000023C) Energy Monitor count value for counter 5 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 5 <br  />
 </p>

</div>
</div>
<a id="a574ddd5a403d8da01af0a89ed25d7fe6" name="a574ddd5a403d8da01af0a89ed25d7fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574ddd5a403d8da01af0a89ed25d7fe6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a585a0911aa3fca6f09cc5b9ae5f8fd21" name="a585a0911aa3fca6f09cc5b9ae5f8fd21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585a0911aa3fca6f09cc5b9ae5f8fd21">&#9670;&nbsp;</a></span>EMONCOUNT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000240) Energy Monitor count value for counter 6 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 6 <br  />
 </p>

</div>
</div>
<a id="a1b4fd8937e84acd1a2ba887d7e9fb8fe" name="a1b4fd8937e84acd1a2ba887d7e9fb8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b4fd8937e84acd1a2ba887d7e9fb8fe">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT6_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10d3de4e6ec54b1d23f198604df25274" name="a10d3de4e6ec54b1d23f198604df25274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d3de4e6ec54b1d23f198604df25274">&#9670;&nbsp;</a></span>EMONCOUNT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCOUNT7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000244) Energy Monitor count value for counter 7 <br  />
</p>
<p >[31..0] Energy Monitor count value counter 7 <br  />
 </p>

</div>
</div>
<a id="aea87e1a1451aed4a96c283200d6d49af" name="aea87e1a1451aed4a96c283200d6d49af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea87e1a1451aed4a96c283200d6d49af">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCOUNT7_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac34a5d66173a130e9d247e5a95edfec3" name="ac34a5d66173a130e9d247e5a95edfec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34a5d66173a130e9d247e5a95edfec3">&#9670;&nbsp;</a></span>EMONCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Controls each of the energy monitor conuters <br  />
 </p>

</div>
</div>
<a id="ad4d210fcee67841e5cbf4c11e5190f9e" name="ad4d210fcee67841e5cbf4c11e5190f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d210fcee67841e5cbf4c11e5190f9e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6081355a1aae3454519c4e807f9c86d7" name="a6081355a1aae3454519c4e807f9c86d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6081355a1aae3454519c4e807f9c86d7">&#9670;&nbsp;</a></span>EMONOVERFLOW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Energy Monitor counter0 overflow <br  />
 </p>

</div>
</div>
<a id="a042a8969fb5fc64f6c6277cc511d0f41" name="a042a8969fb5fc64f6c6277cc511d0f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042a8969fb5fc64f6c6277cc511d0f41">&#9670;&nbsp;</a></span>EMONOVERFLOW1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Energy Monitor counter1 overflow <br  />
 </p>

</div>
</div>
<a id="ab37d942fb7f13b03c48cd646278009e5" name="ab37d942fb7f13b03c48cd646278009e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab37d942fb7f13b03c48cd646278009e5">&#9670;&nbsp;</a></span>EMONOVERFLOW2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Energy Monitor counter2 overflow <br  />
 </p>

</div>
</div>
<a id="a8730d0fa16c4ff18a0650348e6d54573" name="a8730d0fa16c4ff18a0650348e6d54573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8730d0fa16c4ff18a0650348e6d54573">&#9670;&nbsp;</a></span>EMONOVERFLOW3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Energy Monitor counter3 overflow <br  />
 </p>

</div>
</div>
<a id="a48413015adc56c8a2efe36b415bf1491" name="a48413015adc56c8a2efe36b415bf1491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48413015adc56c8a2efe36b415bf1491">&#9670;&nbsp;</a></span>EMONOVERFLOW4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Energy Monitor counter4 overflow <br  />
 </p>

</div>
</div>
<a id="a1fab92e60d1af15eda3d8dfa079189e1" name="a1fab92e60d1af15eda3d8dfa079189e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fab92e60d1af15eda3d8dfa079189e1">&#9670;&nbsp;</a></span>EMONOVERFLOW5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Energy Monitor counter5 overflow <br  />
 </p>

</div>
</div>
<a id="a2b5d63d7366862d70228bc9fa62560c8" name="a2b5d63d7366862d70228bc9fa62560c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5d63d7366862d70228bc9fa62560c8">&#9670;&nbsp;</a></span>EMONOVERFLOW6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Energy Monitor counter6 overflow <br  />
 </p>

</div>
</div>
<a id="a929855e97327fa2b70e3b1eb120da11a" name="a929855e97327fa2b70e3b1eb120da11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929855e97327fa2b70e3b1eb120da11a">&#9670;&nbsp;</a></span>EMONOVERFLOW7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONOVERFLOW7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Energy Monitor counter7 overflow <br  />
 </p>

</div>
</div>
<a id="aeec8b770f4d8e68fb6de5c6ca6e5eb88" name="aeec8b770f4d8e68fb6de5c6ca6e5eb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec8b770f4d8e68fb6de5c6ca6e5eb88">&#9670;&nbsp;</a></span>EMONSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="a9e40b3c8ec10e269ac919b9a3f75a42b" name="a9e40b3c8ec10e269ac919b9a3f75a42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e40b3c8ec10e269ac919b9a3f75a42b">&#9670;&nbsp;</a></span>EMONSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="a622f78f004a2b424268e9b502210f8b6" name="a622f78f004a2b424268e9b502210f8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622f78f004a2b424268e9b502210f8b6">&#9670;&nbsp;</a></span>EMONSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="ae435bceb07cced1db6ed6d0fea577ec4" name="ae435bceb07cced1db6ed6d0fea577ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae435bceb07cced1db6ed6d0fea577ec4">&#9670;&nbsp;</a></span>EMONSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="a06542f8c56e7b95a72cf8c48f7ef448f" name="a06542f8c56e7b95a72cf8c48f7ef448f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06542f8c56e7b95a72cf8c48f7ef448f">&#9670;&nbsp;</a></span>EMONSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="a007398f3fc0abc3183448399bc4c8b80" name="a007398f3fc0abc3183448399bc4c8b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007398f3fc0abc3183448399bc4c8b80">&#9670;&nbsp;</a></span>EMONSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="a26e1d5703fa3dea120b6966065e7f967" name="a26e1d5703fa3dea120b6966065e7f967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e1d5703fa3dea120b6966065e7f967">&#9670;&nbsp;</a></span>EMONSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="a8c4ccf7459618a5fc7b2301b424b3175" name="a8c4ccf7459618a5fc7b2301b424b3175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4ccf7459618a5fc7b2301b424b3175">&#9670;&nbsp;</a></span>EMONSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSEL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Power modes for incrementing the counter <br  />
 </p>

</div>
</div>
<a id="af297bad2ac7fca8256e572dc617532f3" name="af297bad2ac7fca8256e572dc617532f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af297bad2ac7fca8256e572dc617532f3">&#9670;&nbsp;</a></span>EMONSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMONSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000024C) Energy Monitor status <br  />
 </p>

</div>
</div>
<a id="afd9c45e0700f002852d000d218d1856f" name="afd9c45e0700f002852d000d218d1856f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9c45e0700f002852d000d218d1856f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  EMONSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f43866e3ea69d418da3786bef27182" name="af4f43866e3ea69d418da3786bef27182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f43866e3ea69d418da3786bef27182">&#9670;&nbsp;</a></span>FREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FREEZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Freeze the counter. Each bit corresponds to a counter. 0: Let the counter run. 1: Stop the counter. <br  />
 </p>

</div>
</div>
<a id="a0fde75f50c7ae61b147371fbc86d2478" name="a0fde75f50c7ae61b147371fbc86d2478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fde75f50c7ae61b147371fbc86d2478">&#9670;&nbsp;</a></span>HCPAEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HCPAEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Control HCPA power-on status event <br  />
 </p>

</div>
</div>
<a id="abc07a313d8d5dcfd03ee6a0302d0c022" name="abc07a313d8d5dcfd03ee6a0302d0c022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc07a313d8d5dcfd03ee6a0302d0c022">&#9670;&nbsp;</a></span>HCPBEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HCPBEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Control HCPB power-on status event <br  />
 </p>

</div>
</div>
<a id="a38a4b95bfb7440f6500f102fb19e9190" name="a38a4b95bfb7440f6500f102fb19e9190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a4b95bfb7440f6500f102fb19e9190">&#9670;&nbsp;</a></span>HCPCEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HCPCEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Control HCPC power-on status event <br  />
 </p>

</div>
</div>
<a id="ab3d300a65f0147def674ece3eac49e41" name="ab3d300a65f0147def674ece3eac49e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d300a65f0147def674ece3eac49e41">&#9670;&nbsp;</a></span>ICACHEPWDDSP0OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICACHEPWDDSP0OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] ICACHE is powered down when DSP0 is switched off, causing the contents of the bank to be lost. <br  />
 </p>

</div>
</div>
<a id="a3c248cb1eba46cd850d0da40a201d4a0" name="a3c248cb1eba46cd850d0da40a201d4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c248cb1eba46cd850d0da40a201d4a0">&#9670;&nbsp;</a></span>ICACHEPWDDSP1OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ICACHEPWDDSP1OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] ICACHE is powered down when DSP1 is switched off, causing the contents of the bank to be lost. <br  />
 </p>

</div>
</div>
<a id="ae920bc3ca118a0fe9f46ca6918dd56d9" name="ae920bc3ca118a0fe9f46ca6918dd56d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae920bc3ca118a0fe9f46ca6918dd56d9">&#9670;&nbsp;</a></span>IGNOREAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Ignore AUD <br  />
 </p>

</div>
</div>
<a id="a728d05744397f2abc28488c79245684c" name="a728d05744397f2abc28488c79245684c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728d05744397f2abc28488c79245684c">&#9670;&nbsp;</a></span>IGNORECRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNORECRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Ignore CRYPTO <br  />
 </p>

</div>
</div>
<a id="abef6bd96eaeeca45a70ca3a4e5827559" name="abef6bd96eaeeca45a70ca3a4e5827559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef6bd96eaeeca45a70ca3a4e5827559">&#9670;&nbsp;</a></span>IGNOREDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Ignore DBG <br  />
 </p>

</div>
</div>
<a id="a524e44f3a30baebc03b29f6eff711cf1" name="a524e44f3a30baebc03b29f6eff711cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524e44f3a30baebc03b29f6eff711cf1">&#9670;&nbsp;</a></span>IGNOREDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Ignore DISP Control <br  />
 </p>

</div>
</div>
<a id="a8a5be76cb02de15fae97dbf90166cf6f" name="a8a5be76cb02de15fae97dbf90166cf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5be76cb02de15fae97dbf90166cf6f">&#9670;&nbsp;</a></span>IGNOREDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Ignore DISP PHY <br  />
 </p>

</div>
</div>
<a id="a38ebece5eaa0e84abc22bc4199ff65e0" name="a38ebece5eaa0e84abc22bc4199ff65e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38ebece5eaa0e84abc22bc4199ff65e0">&#9670;&nbsp;</a></span>IGNOREDSP0H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREDSP0H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Ignore DSP0H <br  />
 </p>

</div>
</div>
<a id="a00d2e0b2bc67f436c649ef0db6a0a3f5" name="a00d2e0b2bc67f436c649ef0db6a0a3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00d2e0b2bc67f436c649ef0db6a0a3f5">&#9670;&nbsp;</a></span>IGNOREDSP1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREDSP1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Ignore DSP1H <br  />
 </p>

</div>
</div>
<a id="a65fe5dd05c7387e7583a0c5bbbf1aa1f" name="a65fe5dd05c7387e7583a0c5bbbf1aa1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65fe5dd05c7387e7583a0c5bbbf1aa1f">&#9670;&nbsp;</a></span>IGNOREDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Ignore DSPA <br  />
 </p>

</div>
</div>
<a id="acf410c2f454b97add51128c97f6f9d14" name="acf410c2f454b97add51128c97f6f9d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf410c2f454b97add51128c97f6f9d14">&#9670;&nbsp;</a></span>IGNOREGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Ignore GFX <br  />
 </p>

</div>
</div>
<a id="aab39935e7ebf7c9818497d3bb799fde3" name="aab39935e7ebf7c9818497d3bb799fde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab39935e7ebf7c9818497d3bb799fde3">&#9670;&nbsp;</a></span>IGNOREHCPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREHCPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Ignore HCPA <br  />
 </p>

</div>
</div>
<a id="a58ae7844c60eea51ed3f9493161a7e59" name="a58ae7844c60eea51ed3f9493161a7e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ae7844c60eea51ed3f9493161a7e59">&#9670;&nbsp;</a></span>IGNOREHCPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREHCPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Ignore HCPB <br  />
 </p>

</div>
</div>
<a id="a15038056c7687021f1e0fc111e9dd81f" name="a15038056c7687021f1e0fc111e9dd81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15038056c7687021f1e0fc111e9dd81f">&#9670;&nbsp;</a></span>IGNOREHCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREHCPC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Ignore HCPC <br  />
 </p>

</div>
</div>
<a id="abe0a02dc8b7c7a921c2ab7adc7434190" name="abe0a02dc8b7c7a921c2ab7adc7434190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0a02dc8b7c7a921c2ab7adc7434190">&#9670;&nbsp;</a></span>IGNOREHCPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREHCPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Ignore HCPD <br  />
 </p>

</div>
</div>
<a id="aaacfea4e773b20c5ac5cc50ff962e793" name="aaacfea4e773b20c5ac5cc50ff962e793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaacfea4e773b20c5ac5cc50ff962e793">&#9670;&nbsp;</a></span>IGNOREHCPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREHCPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Ignore HCPE <br  />
 </p>

</div>
</div>
<a id="a169f8783150fcf239e002a97fb08807e" name="a169f8783150fcf239e002a97fb08807e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a169f8783150fcf239e002a97fb08807e">&#9670;&nbsp;</a></span>IGNOREIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Ignore IOS <br  />
 </p>

</div>
</div>
<a id="ad4503d107047be009bf503909299a513" name="ad4503d107047be009bf503909299a513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4503d107047be009bf503909299a513">&#9670;&nbsp;</a></span>IGNOREMSPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREMSPI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Ignore MSPI <br  />
 </p>

</div>
</div>
<a id="aa0088f2c20509ac6950cd93ec14e8717" name="aa0088f2c20509ac6950cd93ec14e8717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0088f2c20509ac6950cd93ec14e8717">&#9670;&nbsp;</a></span>IGNORESDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNORESDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Ignore SDIO <br  />
 </p>

</div>
</div>
<a id="aa555095b1a7b3415222252d2a5348cbb" name="aa555095b1a7b3415222252d2a5348cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa555095b1a7b3415222252d2a5348cbb">&#9670;&nbsp;</a></span>IGNOREUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Ignore USB Control <br  />
 </p>

</div>
</div>
<a id="ad9d2a221af2b4be7cff5aae7690c0a8d" name="ad9d2a221af2b4be7cff5aae7690c0a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d2a221af2b4be7cff5aae7690c0a8d">&#9670;&nbsp;</a></span>IGNOREUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IGNOREUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Ignore USB PHY <br  />
 </p>

</div>
</div>
<a id="a7172e54c2ee2f2b66ec42800c84e5035" name="a7172e54c2ee2f2b66ec42800c84e5035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7172e54c2ee2f2b66ec42800c84e5035">&#9670;&nbsp;</a></span>LEGACYVRLPOVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LEGACYVRLPOVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000104) When an override is set for a power domain, VR logic will ignore that power domain state in making a decision to go into lp state. <br  />
 </p>

</div>
</div>
<a id="aea2edede57bc0c331febcd1f8659335f" name="aea2edede57bc0c331febcd1f8659335f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2edede57bc0c331febcd1f8659335f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LEGACYVRLPOVR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac63d0333e0bd6c9c1aa2ca7823889c2f" name="ac63d0333e0bd6c9c1aa2ca7823889c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63d0333e0bd6c9c1aa2ca7823889c2f">&#9670;&nbsp;</a></span>MCUHEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUHEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Control MCUH power-on status event <br  />
 </p>

</div>
</div>
<a id="acb557af508d6244ceba0d80aef1f4a3e" name="acb557af508d6244ceba0d80aef1f4a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb557af508d6244ceba0d80aef1f4a3e">&#9670;&nbsp;</a></span>MCULEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCULEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Control MCUL power-on status event <br  />
 </p>

</div>
</div>
<a id="aad7e065806d8f5c7c957e3347e04424b" name="aad7e065806d8f5c7c957e3347e04424b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7e065806d8f5c7c957e3347e04424b">&#9670;&nbsp;</a></span>MCUPERFACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUPERFACK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Indicates the MCU performance status indicated in STATUS register is valid. <br  />
 </p>

</div>
</div>
<a id="ad5a3ebbef4f4b9bbd91bafa70c3828cd" name="ad5a3ebbef4f4b9bbd91bafa70c3828cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a3ebbef4f4b9bbd91bafa70c3828cd">&#9670;&nbsp;</a></span>MCUPERFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUPERFREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) This register provides the ferformance mode knobs for MCU. S/w should write the *PERFREQ field to desired mode and wait for the *PERFACK and check for the *PERFSTATUS. Some times system may not allow certain modes but *PERFACK should always follow *PERFREQ change. <br  />
</p>
<p >[1..0] MCU Performance mode request <br  />
 </p>

</div>
</div>
<a id="a3acab53c7566af7866db5711d6b176fd" name="a3acab53c7566af7866db5711d6b176fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acab53c7566af7866db5711d6b176fd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MCUPERFREQ_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3db109ee5689ef552f0a309f068b472d" name="a3db109ee5689ef552f0a309f068b472d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db109ee5689ef552f0a309f068b472d">&#9670;&nbsp;</a></span>MCUPERFSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MCUPERFSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..3] MCU Performance mode request <br  />
 </p>

</div>
</div>
<a id="a4c7f26d991e9f4f47271ac30e6bc161a" name="a4c7f26d991e9f4f47271ac30e6bc161a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7f26d991e9f4f47271ac30e6bc161a">&#9670;&nbsp;</a></span>MEMLDOST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMLDOST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] Indicates MEMLDO status. bit[1] indicates ON/OFF and bit[0] indicates ACT/LP. <br  />
 </p>

</div>
</div>
<a id="aaf525f9d51ed60ceaa5f09cf973c7603" name="aaf525f9d51ed60ceaa5f09cf973c7603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf525f9d51ed60ceaa5f09cf973c7603">&#9670;&nbsp;</a></span>MEMPWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMPWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the MEMRETCFG register. If this register is not set, then power will always be disabled to the memory bank. <br  />
 </p>

</div>
</div>
<a id="aa1198ae1290c02d7426ad7b38f900a37" name="aa1198ae1290c02d7426ad7b38f900a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1198ae1290c02d7426ad7b38f900a37">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MEMPWREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fc50df410e765300a94a059eedeb8a1" name="a8fc50df410e765300a94a059eedeb8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc50df410e765300a94a059eedeb8a1">&#9670;&nbsp;</a></span>MEMPWREVENTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMPWREVENTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) This register controls which power enable for the memories will result in an event to the CPU. It includes all the power on status for the memory domains. If any bits are set, then if the domain is turned on, it will result in an event to the ARM core. <br  />
 </p>

</div>
</div>
<a id="aef00c65c6120fcc54baf798ba8afa961" name="aef00c65c6120fcc54baf798ba8afa961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef00c65c6120fcc54baf798ba8afa961">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MEMPWREVENTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87713e9a0e44825140b703a00b5eb73a" name="a87713e9a0e44825140b703a00b5eb73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87713e9a0e44825140b703a00b5eb73a">&#9670;&nbsp;</a></span>MEMPWRSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMPWRSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) It provides the power status for all the memory banks including- caches, nvm (0 and 1) and all the SRAM groups. The status here should reflect the enable provided by the MEMPWREN register. There may be a lag time between setting the bits in MEMPWREN register and MEMPWRSTATUS register, due to the need to cycle the power gate and isolation seqeunces to the memory banks. <br  />
 </p>

</div>
</div>
<a id="a7d39cc25af8c04e67cefcb1cbd742ce1" name="a7d39cc25af8c04e67cefcb1cbd742ce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d39cc25af8c04e67cefcb1cbd742ce1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MEMPWRSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6898ca585a466bfb34669d87efa53b7a" name="a6898ca585a466bfb34669d87efa53b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6898ca585a466bfb34669d87efa53b7a">&#9670;&nbsp;</a></span>MEMRETCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MEMRETCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) This controls the power down of the SRAM banks in deep sleep mode. If this is set, then the power for that SRAM bank will be gated when the core goes into deep sleep. Upon wake, the data within the SRAMs will be erased. If this is not set, retention voltage will be applied to the SRAM bank when the core goes into deep sleep. Upon wake, the data within the SRAMs are retained. Do not set this if the SRAM bank is used as the target for DMA transfer while CPU in deepsleep. <br  />
 </p>

</div>
</div>
<a id="ab2a47646efe2bcc07e57e301e032cb5b" name="ab2a47646efe2bcc07e57e301e032cb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a47646efe2bcc07e57e301e032cb5b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MEMRETCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af50d64b87456df2dcac42fda9e0f60ac" name="af50d64b87456df2dcac42fda9e0f60ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af50d64b87456df2dcac42fda9e0f60ac">&#9670;&nbsp;</a></span>MMSOVERRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVERRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) Power domain behavior overrides related to MMS ( Multimedia System ). <br  />
 </p>

</div>
</div>
<a id="aed142321dd26ea32c86f96f7cf02e944" name="aed142321dd26ea32c86f96f7cf02e944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed142321dd26ea32c86f96f7cf02e944">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MMSOVERRIDE_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a440033f1c667949e48c6301c924ebf08" name="a440033f1c667949e48c6301c924ebf08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440033f1c667949e48c6301c924ebf08">&#9670;&nbsp;</a></span>MMSOVRDSPRAMRETDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRDSPRAMRETDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] If set, retention equation doesn't consider DISP. Each bit corresponds to a domain. <br  />
 </p>

</div>
</div>
<a id="af73cdb55d6ccde24b1a536cf2488ef62" name="af73cdb55d6ccde24b1a536cf2488ef62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af73cdb55d6ccde24b1a536cf2488ef62">&#9670;&nbsp;</a></span>MMSOVRDSPRAMRETGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRDSPRAMRETGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] If set, retention equation doesn't consider GFX. Each bit corresponds to a domain. <br  />
 </p>

</div>
</div>
<a id="aba41a26c505fd793f2e2f0ebeff6e33c" name="aba41a26c505fd793f2e2f0ebeff6e33c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba41a26c505fd793f2e2f0ebeff6e33c">&#9670;&nbsp;</a></span>MMSOVRMCULDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRMCULDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] MMS override for MCUL on by PD_DISP setting. <br  />
 </p>

</div>
</div>
<a id="a993a110d5b6a754e89ac072c6edcb289" name="a993a110d5b6a754e89ac072c6edcb289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993a110d5b6a754e89ac072c6edcb289">&#9670;&nbsp;</a></span>MMSOVRMCULGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRMCULGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] MMS override for MCUL on by PD_GFX setting. <br  />
 </p>

</div>
</div>
<a id="ae87c22a18b1f1e8e2b9a55cb6bb6f881" name="ae87c22a18b1f1e8e2b9a55cb6bb6f881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87c22a18b1f1e8e2b9a55cb6bb6f881">&#9670;&nbsp;</a></span>MMSOVRSSRAMDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRSSRAMDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] MMS override for SSRAM power state by PD_DISP power setting. <br  />
 </p>

</div>
</div>
<a id="a4f04fa0ff3881f923ed00048d2c6496f" name="a4f04fa0ff3881f923ed00048d2c6496f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f04fa0ff3881f923ed00048d2c6496f">&#9670;&nbsp;</a></span>MMSOVRSSRAMGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRSSRAMGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] MMS override for SSRAM power state by PD_GFX power setting. <br  />
 </p>

</div>
</div>
<a id="a2f92bca3c49f9815b8007836aa0fc63f" name="a2f92bca3c49f9815b8007836aa0fc63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f92bca3c49f9815b8007836aa0fc63f">&#9670;&nbsp;</a></span>MMSOVRSSRAMRETDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRSSRAMRETDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] If set, retention equation doesn't consider DISP. Each bit corresponds to a domain. <br  />
 </p>

</div>
</div>
<a id="af585e46b307479622f1ff407fd98705c" name="af585e46b307479622f1ff407fd98705c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af585e46b307479622f1ff407fd98705c">&#9670;&nbsp;</a></span>MMSOVRSSRAMRETGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MMSOVRSSRAMRETGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..10] If set, retention equation doesn't consider GFX. Each bit corresponds to a domain. <br  />
 </p>

</div>
</div>
<a id="a94519946866ea72b1cf46e930263fcb0" name="a94519946866ea72b1cf46e930263fcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94519946866ea72b1cf46e930263fcb0">&#9670;&nbsp;</a></span>MSPIEVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MSPIEVEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Control MSPI power-on status event <br  />
 </p>

</div>
</div>
<a id="ad51951fc09f5e4bab4244bb16da459ab" name="ad51951fc09f5e4bab4244bb16da459ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51951fc09f5e4bab4244bb16da459ab">&#9670;&nbsp;</a></span>NVM0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVM0EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Control NVM power-on status event <br  />
 </p>

</div>
</div>
<a id="a86973683a5e56666891441f04fc63983" name="a86973683a5e56666891441f04fc63983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86973683a5e56666891441f04fc63983">&#9670;&nbsp;</a></span>NVM0PWDSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t NVM0PWDSLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Powerdown NVM0 in deep sleep <br  />
 </p>

</div>
</div>
<a id="a4bb5d6077b0c1d4d5aeaa8c8fa0158c2" name="a4bb5d6077b0c1d4d5aeaa8c8fa0158c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb5d6077b0c1d4d5aeaa8c8fa0158c2">&#9670;&nbsp;</a></span>PWRACKOVERRIDEADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="aec8412211b82cf0dc4ea9f584c69544e" name="aec8412211b82cf0dc4ea9f584c69544e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8412211b82cf0dc4ea9f584c69544e">&#9670;&nbsp;</a></span>PWRACKOVERRIDEAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="ad65c0d89f18d334724ff3f6d8ce981b5" name="ad65c0d89f18d334724ff3f6d8ce981b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65c0d89f18d334724ff3f6d8ce981b5">&#9670;&nbsp;</a></span>PWRACKOVERRIDEAUDADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEAUDADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a3c8e7e84acb920a6df6e95ef14386197" name="a3c8e7e84acb920a6df6e95ef14386197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8e7e84acb920a6df6e95ef14386197">&#9670;&nbsp;</a></span>PWRACKOVERRIDECRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDECRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="aab77c01543176e203c124bc73c5adf21" name="aab77c01543176e203c124bc73c5adf21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab77c01543176e203c124bc73c5adf21">&#9670;&nbsp;</a></span>PWRACKOVERRIDEDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="afac7d97fc1ce526ab39e8d251311b25a" name="afac7d97fc1ce526ab39e8d251311b25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac7d97fc1ce526ab39e8d251311b25a">&#9670;&nbsp;</a></span>PWRACKOVERRIDEDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a3058ed5c40d1f5f7ed9a81415ddc4e7f" name="a3058ed5c40d1f5f7ed9a81415ddc4e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3058ed5c40d1f5f7ed9a81415ddc4e7f">&#9670;&nbsp;</a></span>PWRACKOVERRIDEDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a7d28423c9253bec3cb13c777c815e3d0" name="a7d28423c9253bec3cb13c777c815e3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d28423c9253bec3cb13c777c815e3d0">&#9670;&nbsp;</a></span>PWRACKOVERRIDEDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="afbb9d4cf6d1c3f8f806da56c9c9229f1" name="afbb9d4cf6d1c3f8f806da56c9c9229f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb9d4cf6d1c3f8f806da56c9c9229f1">&#9670;&nbsp;</a></span>PWRACKOVERRIDEGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a13defb80f1beaec79f7ad68cb464857f" name="a13defb80f1beaec79f7ad68cb464857f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13defb80f1beaec79f7ad68cb464857f">&#9670;&nbsp;</a></span>PWRACKOVERRIDEHCPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEHCPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a55cddc246aecd5ac37ada6fa611f0e6b" name="a55cddc246aecd5ac37ada6fa611f0e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cddc246aecd5ac37ada6fa611f0e6b">&#9670;&nbsp;</a></span>PWRACKOVERRIDEHCPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEHCPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="abb85a7b03f5fd9f7adf7abcd65064c2d" name="abb85a7b03f5fd9f7adf7abcd65064c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85a7b03f5fd9f7adf7abcd65064c2d">&#9670;&nbsp;</a></span>PWRACKOVERRIDEHCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEHCPC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a35aacb6f8515580d867b31e6741ae9cf" name="a35aacb6f8515580d867b31e6741ae9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35aacb6f8515580d867b31e6741ae9cf">&#9670;&nbsp;</a></span>PWRACKOVERRIDEIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="af7234dd5706a1ea4bfb533d71e2c50e2" name="af7234dd5706a1ea4bfb533d71e2c50e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7234dd5706a1ea4bfb533d71e2c50e2">&#9670;&nbsp;</a></span>PWRACKOVERRIDEMCUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEMCUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a6c54b360cbc90371a188e4064ad53a53" name="a6c54b360cbc90371a188e4064ad53a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c54b360cbc90371a188e4064ad53a53">&#9670;&nbsp;</a></span>PWRACKOVERRIDEMSPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEMSPI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a204f2cd922081daecf421e476c840f22" name="a204f2cd922081daecf421e476c840f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204f2cd922081daecf421e476c840f22">&#9670;&nbsp;</a></span>PWRACKOVERRIDESDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDESDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a405e772eb5793f829970e0120756799f" name="a405e772eb5793f829970e0120756799f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405e772eb5793f829970e0120756799f">&#9670;&nbsp;</a></span>PWRACKOVERRIDEUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="a94aa041fd632c1cdd9b75b2c31924c34" name="a94aa041fd632c1cdd9b75b2c31924c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94aa041fd632c1cdd9b75b2c31924c34">&#9670;&nbsp;</a></span>PWRACKOVERRIDEUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVERRIDEUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Power switch acknowledgement override from Power switch to power control ST MC <br  />
 </p>

</div>
</div>
<a id="ad9b479819e0ad205353f839635659355" name="ad9b479819e0ad205353f839635659355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b479819e0ad205353f839635659355">&#9670;&nbsp;</a></span>PWRACKOVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKOVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000084) This register contains override bit fields for various power domain power switch acknowledge notification. As a part of power up sequnce, Power controller will look for power switch ack to advance power up sequence. It is possible for power controller to be a forever wait state in case of a unforeseen HW bug. This register defines a bit fileds to work around if needed in such a situation. The default behavior is to use HW power switch ack. Software can set it to override this feature for ea <br  />
 </p>

</div>
</div>
<a id="aac480473b6028f8a24e52b7516884a58" name="aac480473b6028f8a24e52b7516884a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac480473b6028f8a24e52b7516884a58">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRACKOVR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafa31557344b9f0ddf8f4af8d99091f0" name="aafa31557344b9f0ddf8f4af8d99091f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa31557344b9f0ddf8f4af8d99091f0">&#9670;&nbsp;</a></span>PWRACKWAITDELSIMOSTMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRACKWAITDELSIMOSTMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..6] Default counter max for buck ST MC <br  />
 </p>

</div>
</div>
<a id="a8ba1cd0a422359464b76fb30464f2521" name="a8ba1cd0a422359464b76fb30464f2521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba1cd0a422359464b76fb30464f2521">&#9670;&nbsp;</a></span>PWRCNTDEFVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRCNTDEFVAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000088) This register contains programmble dealy values for various state michines. Fields contain dev st machine default value, SIMOBUCK state machine wait delay counter etc. <br  />
 </p>

</div>
</div>
<a id="a5202d797059c4b245d51c97d09b940f0" name="a5202d797059c4b245d51c97d09b940f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5202d797059c4b245d51c97d09b940f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRCNTDEFVAL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ae3bc4324cf9a095467dde874b563e6" name="a2ae3bc4324cf9a095467dde874b563e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ae3bc4324cf9a095467dde874b563e6">&#9670;&nbsp;</a></span>PWRDEFVALDEVSTMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRDEFVALDEVSTMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] Default count max value for dev ST MC <br  />
 </p>

</div>
</div>
<a id="adf2a1b8b695f698f88baa06c4431bfd8" name="adf2a1b8b695f698f88baa06c4431bfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf2a1b8b695f698f88baa06c4431bfd8">&#9670;&nbsp;</a></span>PWRENADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Power up ADC Digital Controller <br  />
 </p>

</div>
</div>
<a id="aa9e218926f853bbfacefc050769954ff" name="aa9e218926f853bbfacefc050769954ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9e218926f853bbfacefc050769954ff">&#9670;&nbsp;</a></span>PWRENAUDADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENAUDADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Power up audio subsystem ADC domain <br  />
 </p>

</div>
</div>
<a id="a81cf6c8821598b4ab87dcb611eb39936" name="a81cf6c8821598b4ab87dcb611eb39936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81cf6c8821598b4ab87dcb611eb39936">&#9670;&nbsp;</a></span>PWRENAUDPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENAUDPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power up Audio Playback <br  />
 </p>

</div>
</div>
<a id="a38c37a9eb11465dfb44dbf8656a9552d" name="a38c37a9eb11465dfb44dbf8656a9552d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c37a9eb11465dfb44dbf8656a9552d">&#9670;&nbsp;</a></span>PWRENAUDREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENAUDREC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power up Audio Record <br  />
 </p>

</div>
</div>
<a id="aef92e0aaa24b7d7f40a131f7158b0789" name="aef92e0aaa24b7d7f40a131f7158b0789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef92e0aaa24b7d7f40a131f7158b0789">&#9670;&nbsp;</a></span>PWRENCACHEB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENCACHEB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Power up Cache Bank 0. This works in conjunction with Cache enable from flash_cache module. To power up cache bank0, cache has to be enabled and this bit has to be set. <br  />
 </p>

</div>
</div>
<a id="a7f4941f1f1be1ab13bb41dd685a83fbf" name="a7f4941f1f1be1ab13bb41dd685a83fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f4941f1f1be1ab13bb41dd685a83fbf">&#9670;&nbsp;</a></span>PWRENCACHEB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENCACHEB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power up Cache Bank 2. This works in conjunction with Cache enable from flash_cache module. To power up cache bank2, cache has to be enabled and this bit has to be set. <br  />
 </p>

</div>
</div>
<a id="a0c512c3aa5cf50e2893f8c19603c1aca" name="a0c512c3aa5cf50e2893f8c19603c1aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c512c3aa5cf50e2893f8c19603c1aca">&#9670;&nbsp;</a></span>PWRENCRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENCRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Power up CRYPTO module <br  />
 </p>

</div>
</div>
<a id="a54832f1763b54827090692f49c91f312" name="a54832f1763b54827090692f49c91f312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54832f1763b54827090692f49c91f312">&#9670;&nbsp;</a></span>PWRENDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Powerup DBG power domain <br  />
 </p>

</div>
</div>
<a id="a0472b6eae63a60044d9910ec01bf3830" name="a0472b6eae63a60044d9910ec01bf3830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0472b6eae63a60044d9910ec01bf3830">&#9670;&nbsp;</a></span>PWRENDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Power up DISP controller <br  />
 </p>

</div>
</div>
<a id="ab0aec7fce98bd86773b6daf3c60dc4ec" name="ab0aec7fce98bd86773b6daf3c60dc4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0aec7fce98bd86773b6daf3c60dc4ec">&#9670;&nbsp;</a></span>PWRENDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Power up DISP PHY <br  />
 </p>

</div>
</div>
<a id="af40b6e96022f1013d7f2e6947190a0d3" name="af40b6e96022f1013d7f2e6947190a0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40b6e96022f1013d7f2e6947190a0d3">&#9670;&nbsp;</a></span>PWRENDSP0ICACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDSP0ICACHE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power up DSP0 ICACHE banks <br  />
 </p>

</div>
</div>
<a id="abd751b8638bcee9566c7afa0d5250fae" name="abd751b8638bcee9566c7afa0d5250fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd751b8638bcee9566c7afa0d5250fae">&#9670;&nbsp;</a></span>PWRENDSP0RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDSP0RAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power up DSP0 IRAM and DRAM <br  />
 </p>

</div>
</div>
<a id="a3114624c07b8c6bb517e6f3285d48e9d" name="a3114624c07b8c6bb517e6f3285d48e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3114624c07b8c6bb517e6f3285d48e9d">&#9670;&nbsp;</a></span>PWRENDSP1ICACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDSP1ICACHE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power up DSP1 ICACHE banks <br  />
 </p>

</div>
</div>
<a id="a404b5b5683611b8bdb46e837e0825728" name="a404b5b5683611b8bdb46e837e0825728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404b5b5683611b8bdb46e837e0825728">&#9670;&nbsp;</a></span>PWRENDSP1RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDSP1RAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power up DSP1 IRAM and DRAM <br  />
 </p>

</div>
</div>
<a id="ac579de310a013139fb105c390940b8f3" name="ac579de310a013139fb105c390940b8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac579de310a013139fb105c390940b8f3">&#9670;&nbsp;</a></span>PWRENDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Enable one or more DSP subsystems <br  />
 </p>

</div>
</div>
<a id="af98503a5c5fa49d132d52488d47ecb40" name="af98503a5c5fa49d132d52488d47ecb40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98503a5c5fa49d132d52488d47ecb40">&#9670;&nbsp;</a></span>PWRENDTCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENDTCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] Power up DTCM <br  />
 </p>

</div>
</div>
<a id="acffe8471df740321fb13cd759f3843fc" name="acffe8471df740321fb13cd759f3843fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffe8471df740321fb13cd759f3843fc">&#9670;&nbsp;</a></span>PWRENGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Power up GFX controller <br  />
 </p>

</div>
</div>
<a id="a9e7c82663ff436b6825e2a2f29adb3dd" name="a9e7c82663ff436b6825e2a2f29adb3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7c82663ff436b6825e2a2f29adb3dd">&#9670;&nbsp;</a></span>PWRENI2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENI2S0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Power up audio subsystem I2S0 domain <br  />
 </p>

</div>
</div>
<a id="a1944d395e740532f368cd832dc1846d3" name="a1944d395e740532f368cd832dc1846d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1944d395e740532f368cd832dc1846d3">&#9670;&nbsp;</a></span>PWRENI2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENI2S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Power up audio subsystem I2S1 domain <br  />
 </p>

</div>
</div>
<a id="abc1eb813e3062bd590ee761ddd842759" name="abc1eb813e3062bd590ee761ddd842759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1eb813e3062bd590ee761ddd842759">&#9670;&nbsp;</a></span>PWRENI3C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENI3C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Powerup I3C0 power domain <br  />
 </p>

</div>
</div>
<a id="a8a1f081f77788873cbe5a1dc2c96c61f" name="a8a1f081f77788873cbe5a1dc2c96c61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a1f081f77788873cbe5a1dc2c96c61f">&#9670;&nbsp;</a></span>PWRENI3C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENI3C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Powerup I3C1 power domain <br  />
 </p>

</div>
</div>
<a id="aa8dab42bf582e6c8ab0c90a51bf0cfa6" name="aa8dab42bf582e6c8ab0c90a51bf0cfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8dab42bf582e6c8ab0c90a51bf0cfa6">&#9670;&nbsp;</a></span>PWRENIOM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power up IO Master 0 <br  />
 </p>

</div>
</div>
<a id="a2eae387ceb522c85d3628d8e8e011ec4" name="a2eae387ceb522c85d3628d8e8e011ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eae387ceb522c85d3628d8e8e011ec4">&#9670;&nbsp;</a></span>PWRENIOM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power up IO Master 1 <br  />
 </p>

</div>
</div>
<a id="a8e834a81af86585b6ab4f3573cb8fc65" name="a8e834a81af86585b6ab4f3573cb8fc65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e834a81af86585b6ab4f3573cb8fc65">&#9670;&nbsp;</a></span>PWRENIOM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power up IO Master 2 <br  />
 </p>

</div>
</div>
<a id="acd0ddc96dcbb75f443461a94ad58a8ac" name="acd0ddc96dcbb75f443461a94ad58a8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd0ddc96dcbb75f443461a94ad58a8ac">&#9670;&nbsp;</a></span>PWRENIOM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Power up IO Master 3 <br  />
 </p>

</div>
</div>
<a id="a9147854529ac679b2e2948a1e71e0169" name="a9147854529ac679b2e2948a1e71e0169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9147854529ac679b2e2948a1e71e0169">&#9670;&nbsp;</a></span>PWRENIOM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power up IO Master 4 <br  />
 </p>

</div>
</div>
<a id="a8f33743c6c669042029868b040062b1f" name="a8f33743c6c669042029868b040062b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f33743c6c669042029868b040062b1f">&#9670;&nbsp;</a></span>PWRENIOM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Power up IO Master 5 <br  />
 </p>

</div>
</div>
<a id="ab7e568645637ff4e9072f7446ba00c70" name="ab7e568645637ff4e9072f7446ba00c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e568645637ff4e9072f7446ba00c70">&#9670;&nbsp;</a></span>PWRENIOM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Power up IO Master 6 <br  />
 </p>

</div>
</div>
<a id="a6b90033c20fe0dd6c72c42b9869d930b" name="a6b90033c20fe0dd6c72c42b9869d930b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b90033c20fe0dd6c72c42b9869d930b">&#9670;&nbsp;</a></span>PWRENIOM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOM7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Power up IO Master 7 <br  />
 </p>

</div>
</div>
<a id="a8d2e769a14fd757197ed0724107a66ec" name="a8d2e769a14fd757197ed0724107a66ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2e769a14fd757197ed0724107a66ec">&#9670;&nbsp;</a></span>PWRENIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power up IO Slave <br  />
 </p>

</div>
</div>
<a id="a2fac5c6caba8e74b112d83b2e216f025" name="a2fac5c6caba8e74b112d83b2e216f025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fac5c6caba8e74b112d83b2e216f025">&#9670;&nbsp;</a></span>PWRENMSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENMSPI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Power up MSPI Controller0 <br  />
 </p>

</div>
</div>
<a id="a7c64e96b9253c2c6b46ce8394f6b9f16" name="a7c64e96b9253c2c6b46ce8394f6b9f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c64e96b9253c2c6b46ce8394f6b9f16">&#9670;&nbsp;</a></span>PWRENMSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENMSPI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Power up MSPI Controller1 <br  />
 </p>

</div>
</div>
<a id="aa30bd5fb8d4ab3ebe7e3809ad548d829" name="aa30bd5fb8d4ab3ebe7e3809ad548d829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30bd5fb8d4ab3ebe7e3809ad548d829">&#9670;&nbsp;</a></span>PWRENMSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENMSPI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Power up MSPI Controller2 <br  />
 </p>

</div>
</div>
<a id="a0bfaad12c7ede6147c4cabadf15bd52e" name="a0bfaad12c7ede6147c4cabadf15bd52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bfaad12c7ede6147c4cabadf15bd52e">&#9670;&nbsp;</a></span>PWRENNVM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENNVM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power up NVM0 <br  />
 </p>

</div>
</div>
<a id="a1c91bbee1f45027399fedeb0fa398106" name="a1c91bbee1f45027399fedeb0fa398106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c91bbee1f45027399fedeb0fa398106">&#9670;&nbsp;</a></span>PWRENPDM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENPDM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power up audio subsystem PDM0 domain <br  />
 </p>

</div>
</div>
<a id="aa7ef09f8ecc1d99ff0ce0ca606b27e5f" name="aa7ef09f8ecc1d99ff0ce0ca606b27e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ef09f8ecc1d99ff0ce0ca606b27e5f">&#9670;&nbsp;</a></span>PWRENPDM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENPDM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power up audio subsystem PDM1 domain <br  />
 </p>

</div>
</div>
<a id="ab04cb3fc1b0c0c6f986450665d338554" name="ab04cb3fc1b0c0c6f986450665d338554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab04cb3fc1b0c0c6f986450665d338554">&#9670;&nbsp;</a></span>PWRENPDM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENPDM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Power up audio subsystem PDM2 domain <br  />
 </p>

</div>
</div>
<a id="a8e6da4f76c488903fedb1476c91f374e" name="a8e6da4f76c488903fedb1476c91f374e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6da4f76c488903fedb1476c91f374e">&#9670;&nbsp;</a></span>PWRENPDM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENPDM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power up audio subsystem PDM3 domain <br  />
 </p>

</div>
</div>
<a id="a00b7fa78721a0e7108093f7aceaabe1d" name="a00b7fa78721a0e7108093f7aceaabe1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b7fa78721a0e7108093f7aceaabe1d">&#9670;&nbsp;</a></span>PWRENSDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENSDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Power up SDIO controller <br  />
 </p>

</div>
</div>
<a id="a7a9cf7da36821c0dc07f1b9e03ae258e" name="a7a9cf7da36821c0dc07f1b9e03ae258e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9cf7da36821c0dc07f1b9e03ae258e">&#9670;&nbsp;</a></span>PWRENSSRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENSSRAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] Power up SRAM groups <br  />
 </p>

</div>
</div>
<a id="a31b3dd751b8ebdcffd8efb2ca3c80540" name="a31b3dd751b8ebdcffd8efb2ca3c80540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b3dd751b8ebdcffd8efb2ca3c80540">&#9670;&nbsp;</a></span>PWRENUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENUART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Power up UART Controller 0 <br  />
 </p>

</div>
</div>
<a id="ac685206b3c70923d48255ca1c81122bc" name="ac685206b3c70923d48255ca1c81122bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac685206b3c70923d48255ca1c81122bc">&#9670;&nbsp;</a></span>PWRENUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENUART1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Power up UART Controller 1 <br  />
 </p>

</div>
</div>
<a id="a989156d1149e9d0715655f10f94e60aa" name="a989156d1149e9d0715655f10f94e60aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989156d1149e9d0715655f10f94e60aa">&#9670;&nbsp;</a></span>PWRENUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENUART2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Power up UART Controller 2 <br  />
 </p>

</div>
</div>
<a id="ade8de029b1906bc492ab6bb7f90228da" name="ade8de029b1906bc492ab6bb7f90228da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8de029b1906bc492ab6bb7f90228da">&#9670;&nbsp;</a></span>PWRENUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENUART3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Power up UART Controller 3 <br  />
 </p>

</div>
</div>
<a id="a77cbcfe84992ff8817126b5849e08998" name="a77cbcfe84992ff8817126b5849e08998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77cbcfe84992ff8817126b5849e08998">&#9670;&nbsp;</a></span>PWRENUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Power up USB controller <br  />
 </p>

</div>
</div>
<a id="a94b01cff6cc706f0c4a1b165689f1770" name="a94b01cff6cc706f0c4a1b165689f1770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b01cff6cc706f0c4a1b165689f1770">&#9670;&nbsp;</a></span>PWRENUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRENUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Power up USB PHY <br  />
 </p>

</div>
</div>
<a id="a463ed18371a8a2c17976b27a031fca06" name="a463ed18371a8a2c17976b27a031fca06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463ed18371a8a2c17976b27a031fca06">&#9670;&nbsp;</a></span>PWRSTADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Power Status ADC Digital Controller <br  />
 </p>

</div>
</div>
<a id="ab5ca4830940fa52afc989a56e1fb940b" name="ab5ca4830940fa52afc989a56e1fb940b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ca4830940fa52afc989a56e1fb940b">&#9670;&nbsp;</a></span>PWRSTAUDADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTAUDADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Power Status audio subsystem ADC domain <br  />
 </p>

</div>
</div>
<a id="a44cad02d9f12b209db7cc6a2cbb6a410" name="a44cad02d9f12b209db7cc6a2cbb6a410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cad02d9f12b209db7cc6a2cbb6a410">&#9670;&nbsp;</a></span>PWRSTAUDPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTAUDPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power Status Audio Playback block <br  />
 </p>

</div>
</div>
<a id="aef3e6fb9c5ddf3c8fff39751bdafa5d8" name="aef3e6fb9c5ddf3c8fff39751bdafa5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef3e6fb9c5ddf3c8fff39751bdafa5d8">&#9670;&nbsp;</a></span>PWRSTAUDREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTAUDREC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power Status Audio Record block <br  />
 </p>

</div>
</div>
<a id="add69519097b0cb7fef25250353b57978" name="add69519097b0cb7fef25250353b57978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add69519097b0cb7fef25250353b57978">&#9670;&nbsp;</a></span>PWRSTCACHEB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTCACHEB0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit is 1 if power is supplied to Cache Bank 0 <br  />
 </p>

</div>
</div>
<a id="af1361190ec0dbce3bf4ccbf5776c5a78" name="af1361190ec0dbce3bf4ccbf5776c5a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1361190ec0dbce3bf4ccbf5776c5a78">&#9670;&nbsp;</a></span>PWRSTCACHEB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTCACHEB2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit is 1 if power is supplied to Cache Bank 2 <br  />
 </p>

</div>
</div>
<a id="a53d47afba3dded81f212132144f6fc92" name="a53d47afba3dded81f212132144f6fc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d47afba3dded81f212132144f6fc92">&#9670;&nbsp;</a></span>PWRSTCRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTCRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] Power Status CRYPTO module <br  />
 </p>

</div>
</div>
<a id="abafb8a826819450edae722d006738a03" name="abafb8a826819450edae722d006738a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abafb8a826819450edae722d006738a03">&#9670;&nbsp;</a></span>PWRSTDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[24..24] Power Status DBG subsystem <br  />
 </p>

</div>
</div>
<a id="a6efd3aad777a409cdd7ade127d47a83e" name="a6efd3aad777a409cdd7ade127d47a83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6efd3aad777a409cdd7ade127d47a83e">&#9670;&nbsp;</a></span>PWRSTDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Power Status DISP controller <br  />
 </p>

</div>
</div>
<a id="ad932cb0882a4ed6adac94deecf2b1f05" name="ad932cb0882a4ed6adac94deecf2b1f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad932cb0882a4ed6adac94deecf2b1f05">&#9670;&nbsp;</a></span>PWRSTDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Power Status DISP PHY <br  />
 </p>

</div>
</div>
<a id="acafac2002d6c098a7297ac595e751575" name="acafac2002d6c098a7297ac595e751575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acafac2002d6c098a7297ac595e751575">&#9670;&nbsp;</a></span>PWRSTDSP0H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSP0H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power Domain status for DSP0H <br  />
 </p>

</div>
</div>
<a id="a04466a203ceea953089a259d8d123d05" name="a04466a203ceea953089a259d8d123d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04466a203ceea953089a259d8d123d05">&#9670;&nbsp;</a></span>PWRSTDSP0ICACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSP0ICACHE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power Status- 1:ON, 0:OFF <br  />
 </p>

</div>
</div>
<a id="ad7cdbb520f88ddb276505901a612281f" name="ad7cdbb520f88ddb276505901a612281f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7cdbb520f88ddb276505901a612281f">&#9670;&nbsp;</a></span>PWRSTDSP0RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSP0RAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Status- 1:ON, 0:OFF <br  />
 </p>

</div>
</div>
<a id="a9c841b566aa5bb4ecb29231e2f3d1d98" name="a9c841b566aa5bb4ecb29231e2f3d1d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c841b566aa5bb4ecb29231e2f3d1d98">&#9670;&nbsp;</a></span>PWRSTDSP1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSP1H</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power Domain status for DSP1H <br  />
 </p>

</div>
</div>
<a id="abf38c031073f4946e06a0c7592289ee8" name="abf38c031073f4946e06a0c7592289ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf38c031073f4946e06a0c7592289ee8">&#9670;&nbsp;</a></span>PWRSTDSP1ICACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSP1ICACHE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power Status- 1:ON, 0:OFF <br  />
 </p>

</div>
</div>
<a id="a5612f5986b6d3daf9ad6ec233752cf63" name="a5612f5986b6d3daf9ad6ec233752cf63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5612f5986b6d3daf9ad6ec233752cf63">&#9670;&nbsp;</a></span>PWRSTDSP1RAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSP1RAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Status- 1:ON, 0:OFF <br  />
 </p>

</div>
</div>
<a id="a925fa6f3b5b45c4730b7fca3529077be" name="a925fa6f3b5b45c4730b7fca3529077be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925fa6f3b5b45c4730b7fca3529077be">&#9670;&nbsp;</a></span>PWRSTDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Power Status DSPA subsystem <br  />
 </p>

</div>
</div>
<a id="a135b5a00e7c0ea2d5d3b1abff1849d59" name="a135b5a00e7c0ea2d5d3b1abff1849d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135b5a00e7c0ea2d5d3b1abff1849d59">&#9670;&nbsp;</a></span>PWRSTDTCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTDTCM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] Power status for DTCM. Each bit corresponds to one of the TCMs. bit0=DTCM0_0, bit1=DTCM0_1, bit2=DTCM1. <br  />
 </p>

</div>
</div>
<a id="a31eddfae7809d627bac410221dae47f4" name="a31eddfae7809d627bac410221dae47f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31eddfae7809d627bac410221dae47f4">&#9670;&nbsp;</a></span>PWRSTGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..17] Power Status GFX controller <br  />
 </p>

</div>
</div>
<a id="a909f44c1860ebd27cd4d9ab50b021146" name="a909f44c1860ebd27cd4d9ab50b021146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909f44c1860ebd27cd4d9ab50b021146">&#9670;&nbsp;</a></span>PWRSTI2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTI2S0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Power Status audio subsystem I2S0 domain <br  />
 </p>

</div>
</div>
<a id="aae6e6c145a44d8be9b8746e79700d002" name="aae6e6c145a44d8be9b8746e79700d002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6e6c145a44d8be9b8746e79700d002">&#9670;&nbsp;</a></span>PWRSTI2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTI2S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Power Status audio subsystem I2S1 domain <br  />
 </p>

</div>
</div>
<a id="a12716a154d790bd5a77f50394b8d6d1a" name="a12716a154d790bd5a77f50394b8d6d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12716a154d790bd5a77f50394b8d6d1a">&#9670;&nbsp;</a></span>PWRSTI3C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTI3C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..25] Power Status I3C0 <br  />
 </p>

</div>
</div>
<a id="a01d2d91eb631e9939cbccb73514b4b1e" name="a01d2d91eb631e9939cbccb73514b4b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01d2d91eb631e9939cbccb73514b4b1e">&#9670;&nbsp;</a></span>PWRSTI3C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTI3C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..26] Power Status I3C1 <br  />
 </p>

</div>
</div>
<a id="ae819984baf1bc6aa1daf21e19de577c5" name="ae819984baf1bc6aa1daf21e19de577c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae819984baf1bc6aa1daf21e19de577c5">&#9670;&nbsp;</a></span>PWRSTIOM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power status IO Master 0 <br  />
 </p>

</div>
</div>
<a id="a96f85bcd6baf9af4c7b4900dd060acf7" name="a96f85bcd6baf9af4c7b4900dd060acf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f85bcd6baf9af4c7b4900dd060acf7">&#9670;&nbsp;</a></span>PWRSTIOM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power status IO Master 1 <br  />
 </p>

</div>
</div>
<a id="a543dcbb95b1af2e0e94a2b491f63cb68" name="a543dcbb95b1af2e0e94a2b491f63cb68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543dcbb95b1af2e0e94a2b491f63cb68">&#9670;&nbsp;</a></span>PWRSTIOM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power status IO Master 2 <br  />
 </p>

</div>
</div>
<a id="aae4711c9dc046e03648774443dfbbdbc" name="aae4711c9dc046e03648774443dfbbdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4711c9dc046e03648774443dfbbdbc">&#9670;&nbsp;</a></span>PWRSTIOM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Power status IO Master 3 <br  />
 </p>

</div>
</div>
<a id="a0f0aa84807bf40b27c038554c7e5c3ec" name="a0f0aa84807bf40b27c038554c7e5c3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0aa84807bf40b27c038554c7e5c3ec">&#9670;&nbsp;</a></span>PWRSTIOM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power status IO Master 4 <br  />
 </p>

</div>
</div>
<a id="ab9d73e9aaa63759c5101463e40d5adbe" name="ab9d73e9aaa63759c5101463e40d5adbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d73e9aaa63759c5101463e40d5adbe">&#9670;&nbsp;</a></span>PWRSTIOM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] Power Status IO Master 5 <br  />
 </p>

</div>
</div>
<a id="a90bd9e3f3fcbdd52c7b04670cfa2bc08" name="a90bd9e3f3fcbdd52c7b04670cfa2bc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90bd9e3f3fcbdd52c7b04670cfa2bc08">&#9670;&nbsp;</a></span>PWRSTIOM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] Power Status IO Master 6 <br  />
 </p>

</div>
</div>
<a id="ab4621590e5fefd639a6ac9afbdad96e6" name="ab4621590e5fefd639a6ac9afbdad96e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4621590e5fefd639a6ac9afbdad96e6">&#9670;&nbsp;</a></span>PWRSTIOM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOM7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Power Status IO Master 7 <br  />
 </p>

</div>
</div>
<a id="afe1969266a351399f26c97673694bc8d" name="afe1969266a351399f26c97673694bc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1969266a351399f26c97673694bc8d">&#9670;&nbsp;</a></span>PWRSTIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power status IO Slave <br  />
 </p>

</div>
</div>
<a id="af9a14d698aec650d0fe407a3cb3fa135" name="af9a14d698aec650d0fe407a3cb3fa135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a14d698aec650d0fe407a3cb3fa135">&#9670;&nbsp;</a></span>PWRSTMCUH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTMCUH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Power Domain status for MCUH <br  />
 </p>

</div>
</div>
<a id="a8baaa0c94304a58f9891cd9a794a0988" name="a8baaa0c94304a58f9891cd9a794a0988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8baaa0c94304a58f9891cd9a794a0988">&#9670;&nbsp;</a></span>PWRSTMCUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTMCUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Power Domain status for MCUL <br  />
 </p>

</div>
</div>
<a id="ac028fd7691abd35947a3f4bdddc96d5d" name="ac028fd7691abd35947a3f4bdddc96d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac028fd7691abd35947a3f4bdddc96d5d">&#9670;&nbsp;</a></span>PWRSTMSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTMSPI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] Power Status MSPI Controller0 <br  />
 </p>

</div>
</div>
<a id="a9bee0bc000d5964358a8f9000e062053" name="a9bee0bc000d5964358a8f9000e062053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bee0bc000d5964358a8f9000e062053">&#9670;&nbsp;</a></span>PWRSTMSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTMSPI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] Power Status MSPI Controller1 <br  />
 </p>

</div>
</div>
<a id="a86115a4944b1e9b98680062e16efe806" name="a86115a4944b1e9b98680062e16efe806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86115a4944b1e9b98680062e16efe806">&#9670;&nbsp;</a></span>PWRSTMSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTMSPI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[16..16] Power Status MSPI Controller2 <br  />
 </p>

</div>
</div>
<a id="af6fd71ab5d389edd32a3f0dc2ffc06b0" name="af6fd71ab5d389edd32a3f0dc2ffc06b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6fd71ab5d389edd32a3f0dc2ffc06b0">&#9670;&nbsp;</a></span>PWRSTNVM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTNVM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit is 1 if power is supplied to NVM 0 <br  />
 </p>

</div>
</div>
<a id="ab2a6e38c10343b1b4d236f83e22346e6" name="ab2a6e38c10343b1b4d236f83e22346e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a6e38c10343b1b4d236f83e22346e6">&#9670;&nbsp;</a></span>PWRSTPDM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTPDM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Power Status audio subsystem PDM0 domain <br  />
 </p>

</div>
</div>
<a id="ab23b2d25b0f7caa0b9c51457ddf18886" name="ab23b2d25b0f7caa0b9c51457ddf18886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23b2d25b0f7caa0b9c51457ddf18886">&#9670;&nbsp;</a></span>PWRSTPDM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTPDM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Power Status audio subsystem PDM1 domain <br  />
 </p>

</div>
</div>
<a id="af42d9feef7e2b99cd768a4d48d1bf30c" name="af42d9feef7e2b99cd768a4d48d1bf30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af42d9feef7e2b99cd768a4d48d1bf30c">&#9670;&nbsp;</a></span>PWRSTPDM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTPDM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Power Status audio subsystem PDM2 domain <br  />
 </p>

</div>
</div>
<a id="a7e95b3bc7f2d01119b5a7e9cb9b0fa4c" name="a7e95b3bc7f2d01119b5a7e9cb9b0fa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e95b3bc7f2d01119b5a7e9cb9b0fa4c">&#9670;&nbsp;</a></span>PWRSTPDM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTPDM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Power Status audio subsystem PDM3 domain <br  />
 </p>

</div>
</div>
<a id="afb7468aca4dbe3dbbf342b5c7654196c" name="afb7468aca4dbe3dbbf342b5c7654196c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7468aca4dbe3dbbf342b5c7654196c">&#9670;&nbsp;</a></span>PWRSTSDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTSDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[21..21] Power Status SDIO controller <br  />
 </p>

</div>
</div>
<a id="a805281f762b9bb22138f48e554091f24" name="a805281f762b9bb22138f48e554091f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a805281f762b9bb22138f48e554091f24">&#9670;&nbsp;</a></span>PWRSTUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTUART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Power Status UART Controller 0 <br  />
 </p>

</div>
</div>
<a id="a63ba1aa6e086d88ee758ae0f8c125ff8" name="a63ba1aa6e086d88ee758ae0f8c125ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ba1aa6e086d88ee758ae0f8c125ff8">&#9670;&nbsp;</a></span>PWRSTUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTUART1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Power Status UART Controller 1 <br  />
 </p>

</div>
</div>
<a id="aee47d456a205f015ddff7c78a9af9d32" name="aee47d456a205f015ddff7c78a9af9d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee47d456a205f015ddff7c78a9af9d32">&#9670;&nbsp;</a></span>PWRSTUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTUART2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Power Status UART Controller 2 <br  />
 </p>

</div>
</div>
<a id="ab111335a1b2734965628f4ad45b5bf8e" name="ab111335a1b2734965628f4ad45b5bf8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab111335a1b2734965628f4ad45b5bf8e">&#9670;&nbsp;</a></span>PWRSTUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTUART3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Power Status UART Controller 3 <br  />
 </p>

</div>
</div>
<a id="ae1f2832e081ca4aa448dc58eb0addb59" name="ae1f2832e081ca4aa448dc58eb0addb59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f2832e081ca4aa448dc58eb0addb59">&#9670;&nbsp;</a></span>PWRSTUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..22] Power Status USB controller <br  />
 </p>

</div>
</div>
<a id="a3119d407a960748fe2d9c316f3082d8a" name="a3119d407a960748fe2d9c316f3082d8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3119d407a960748fe2d9c316f3082d8a">&#9670;&nbsp;</a></span>PWRSTUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRSTUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..23] Power Status USB PHY <br  />
 </p>

</div>
</div>
<a id="a8cd487c3fb8eca6e73b3f9a54a9360f4" name="a8cd487c3fb8eca6e73b3f9a54a9360f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd487c3fb8eca6e73b3f9a54a9360f4">&#9670;&nbsp;</a></span>PWRWEIGHTHP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTHP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000170) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a95a6943004706ff09c120198140f14bc" name="a95a6943004706ff09c120198140f14bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a6943004706ff09c120198140f14bc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTHP0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa17d012d1faefd02b1bb692eb4187ba4" name="aa17d012d1faefd02b1bb692eb4187ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa17d012d1faefd02b1bb692eb4187ba4">&#9670;&nbsp;</a></span>PWRWEIGHTHP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTHP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000174) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a9e0a590402bc777d40722c579ac2faeb" name="a9e0a590402bc777d40722c579ac2faeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e0a590402bc777d40722c579ac2faeb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTHP1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adab3bdda5dd571e5217336f9ee87fcab" name="adab3bdda5dd571e5217336f9ee87fcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab3bdda5dd571e5217336f9ee87fcab">&#9670;&nbsp;</a></span>PWRWEIGHTHP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTHP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000178) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a6f1afa4ed74dc847a322f98588f3f087" name="a6f1afa4ed74dc847a322f98588f3f087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1afa4ed74dc847a322f98588f3f087">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTHP2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a558bf2cd39f4f57921ae35ce25f4c9e0" name="a558bf2cd39f4f57921ae35ce25f4c9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a558bf2cd39f4f57921ae35ce25f4c9e0">&#9670;&nbsp;</a></span>PWRWEIGHTHP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTHP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000017C) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a6e9012db3675c258ef4f6718ec070fbf" name="a6e9012db3675c258ef4f6718ec070fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9012db3675c258ef4f6718ec070fbf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTHP3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9870e1e349422dc2a4a5021a9177aca8" name="a9870e1e349422dc2a4a5021a9177aca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9870e1e349422dc2a4a5021a9177aca8">&#9670;&nbsp;</a></span>PWRWEIGHTHP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTHP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000180) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a93fd959fb955e4be237690ef6c247faf" name="a93fd959fb955e4be237690ef6c247faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93fd959fb955e4be237690ef6c247faf">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTHP4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fb2bda3b13c11908f68001431c466e9" name="a3fb2bda3b13c11908f68001431c466e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb2bda3b13c11908f68001431c466e9">&#9670;&nbsp;</a></span>PWRWEIGHTHP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTHP5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000184) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a4f5cc481b08d3e01101503892b78878b" name="a4f5cc481b08d3e01101503892b78878b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5cc481b08d3e01101503892b78878b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTHP5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd2a2f823d458d8a72d2629d9d55c30" name="adcd2a2f823d458d8a72d2629d9d55c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd2a2f823d458d8a72d2629d9d55c30">&#9670;&nbsp;</a></span>PWRWEIGHTLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTLP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000158) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="ab7d42eb1467c50478747b7167aec6a4e" name="ab7d42eb1467c50478747b7167aec6a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d42eb1467c50478747b7167aec6a4e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTLP0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21bae1bf5d27158e4d6ec1bd0df7d5fd" name="a21bae1bf5d27158e4d6ec1bd0df7d5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21bae1bf5d27158e4d6ec1bd0df7d5fd">&#9670;&nbsp;</a></span>PWRWEIGHTLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTLP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000015C) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a40f822b81c97080affac0ae5721dd454" name="a40f822b81c97080affac0ae5721dd454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f822b81c97080affac0ae5721dd454">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTLP1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0001a5cf40a2803f15faa4d0a17e2ecb" name="a0001a5cf40a2803f15faa4d0a17e2ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0001a5cf40a2803f15faa4d0a17e2ecb">&#9670;&nbsp;</a></span>PWRWEIGHTLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTLP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000160) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a87336740e54b1224953b2d98e0ff9044" name="a87336740e54b1224953b2d98e0ff9044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87336740e54b1224953b2d98e0ff9044">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTLP2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5f8f9f867afb8869755c6965f6164f5" name="aa5f8f9f867afb8869755c6965f6164f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f8f9f867afb8869755c6965f6164f5">&#9670;&nbsp;</a></span>PWRWEIGHTLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTLP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000164) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a492ce00331e7e2e4dd3a3f084a9d0f2d" name="a492ce00331e7e2e4dd3a3f084a9d0f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492ce00331e7e2e4dd3a3f084a9d0f2d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTLP3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12d95b59e168de68d864c4c59ef65689" name="a12d95b59e168de68d864c4c59ef65689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12d95b59e168de68d864c4c59ef65689">&#9670;&nbsp;</a></span>PWRWEIGHTLP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTLP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000168) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="ae24e0e62e3fd4002955cfc0057b21b72" name="ae24e0e62e3fd4002955cfc0057b21b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24e0e62e3fd4002955cfc0057b21b72">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTLP4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bdb432bfd581c73612b2ebb0c223251" name="a4bdb432bfd581c73612b2ebb0c223251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bdb432bfd581c73612b2ebb0c223251">&#9670;&nbsp;</a></span>PWRWEIGHTLP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTLP5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000016C) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a053dcaf1a8d5d7ad1ecc2d80bcc04bae" name="a053dcaf1a8d5d7ad1ecc2d80bcc04bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a053dcaf1a8d5d7ad1ecc2d80bcc04bae">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTLP5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942e32199e04ac6e57d3165f70044cc9" name="a942e32199e04ac6e57d3165f70044cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942e32199e04ac6e57d3165f70044cc9">&#9670;&nbsp;</a></span>PWRWEIGHTSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTSLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000188) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="ae94cd698153cbc60829cc4eebcae60ce" name="ae94cd698153cbc60829cc4eebcae60ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94cd698153cbc60829cc4eebcae60ce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTSLP_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e7ef9c85e9563b136a5f08b8aa86287" name="a2e7ef9c85e9563b136a5f08b8aa86287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7ef9c85e9563b136a5f08b8aa86287">&#9670;&nbsp;</a></span>PWRWEIGHTULP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTULP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000140) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a355bbb4e70fb5ef49d8164d96b9c226d" name="a355bbb4e70fb5ef49d8164d96b9c226d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355bbb4e70fb5ef49d8164d96b9c226d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTULP0_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4fb99d7ea6992d6c8da909a5995a125" name="ac4fb99d7ea6992d6c8da909a5995a125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fb99d7ea6992d6c8da909a5995a125">&#9670;&nbsp;</a></span>PWRWEIGHTULP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTULP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000144) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="aa4824aea8a0de9693ccd3ab2b1cf9b89" name="aa4824aea8a0de9693ccd3ab2b1cf9b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4824aea8a0de9693ccd3ab2b1cf9b89">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTULP1_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae82366b86c7d14adb4d5533456b9b48d" name="ae82366b86c7d14adb4d5533456b9b48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82366b86c7d14adb4d5533456b9b48d">&#9670;&nbsp;</a></span>PWRWEIGHTULP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTULP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000148) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="ad3d14e52f136f81f63cf5a4001b32789" name="ad3d14e52f136f81f63cf5a4001b32789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d14e52f136f81f63cf5a4001b32789">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTULP2_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa618aadf37f5602b7d24c6c8cb4660" name="aefa618aadf37f5602b7d24c6c8cb4660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa618aadf37f5602b7d24c6c8cb4660">&#9670;&nbsp;</a></span>PWRWEIGHTULP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTULP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000014C) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="aeedbf8978d0218fb9ec7b819fcb2dbc8" name="aeedbf8978d0218fb9ec7b819fcb2dbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedbf8978d0218fb9ec7b819fcb2dbc8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTULP3_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf22006f51d0880c4e40d0bd4038139a" name="abf22006f51d0880c4e40d0bd4038139a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf22006f51d0880c4e40d0bd4038139a">&#9670;&nbsp;</a></span>PWRWEIGHTULP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTULP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000150) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="ab13dfc5a1707cc097fd5e407c82a91c0" name="ab13dfc5a1707cc097fd5e407c82a91c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13dfc5a1707cc097fd5e407c82a91c0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTULP4_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8498eaeabba29bcc1fe00c39495a90" name="a9c8498eaeabba29bcc1fe00c39495a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8498eaeabba29bcc1fe00c39495a90">&#9670;&nbsp;</a></span>PWRWEIGHTULP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWRWEIGHTULP5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000154) Weights specified in this register are applied to each of the masters active requests. The aggregate of all the masters is compared against the allowed value to change the buck from active to inactive mode. <br  />
 </p>

</div>
</div>
<a id="a32ca09ccb3bcf848010196e4af7ff5ab" name="a32ca09ccb3bcf848010196e4af7ff5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ca09ccb3bcf848010196e4af7ff5ab">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  PWRWEIGHTULP5_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f1620f20dcd9ab4fcf3ebfd723d87ff" name="a3f1620f20dcd9ab4fcf3ebfd723d87ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1620f20dcd9ab4fcf3ebfd723d87ff">&#9670;&nbsp;</a></span>RAMPWDDSP0OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RAMPWDDSP0OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] IRAM/DRAM banks are powered down when DSP0 is switched off, causing the contents of the bank to be lost. <br  />
 </p>

</div>
</div>
<a id="ae8a5505030447e491176cabf5b27c683" name="ae8a5505030447e491176cabf5b27c683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a5505030447e491176cabf5b27c683">&#9670;&nbsp;</a></span>RAMPWDDSP1OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RAMPWDDSP1OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] IRAM/DRAM banks are powered down when DSP1 is switched off, causing the contents of the bank to be lost. <br  />
 </p>

</div>
</div>
<a id="a9e13e09779a4a2bee9f465882a80ca87" name="a9e13e09779a4a2bee9f465882a80ca87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e13e09779a4a2bee9f465882a80ca87">&#9670;&nbsp;</a></span>REFBUFPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REFBUFPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit indicates that the ADC REFBUF is powered down <br  />
 </p>

</div>
</div>
<a id="a21ef74ec6c1b841dd7aefcb3417919a9" name="a21ef74ec6c1b841dd7aefcb3417919a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ef74ec6c1b841dd7aefcb3417919a9">&#9670;&nbsp;</a></span>REFKEEPPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t REFKEEPPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit indicates that the ADC REFKEEP is powered down <br  />
 </p>

</div>
</div>
<a id="acebac12244d411d92ca955de613ff447" name="acebac12244d411d92ca955de613ff447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acebac12244d411d92ca955de613ff447">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14ccc14416eb95508223a9bd13962d2e" name="a14ccc14416eb95508223a9bd13962d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14ccc14416eb95508223a9bd13962d2e">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65112b2c826796588ec9d61166c2e7a1" name="a65112b2c826796588ec9d61166c2e7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65112b2c826796588ec9d61166c2e7a1">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a396b908001bc1b2c42b8460326b811" name="a7a396b908001bc1b2c42b8460326b811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a396b908001bc1b2c42b8460326b811">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[29]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f2d03a1fed8472fe6e5c8ea12fd6ba4" name="a3f2d03a1fed8472fe6e5c8ea12fd6ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f2d03a1fed8472fe6e5c8ea12fd6ba4">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a831d811d8c0ed62f37efe43fdf69eaad" name="a831d811d8c0ed62f37efe43fdf69eaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831d811d8c0ed62f37efe43fdf69eaad">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5[25]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0da5582219488da4ca46eb41f6fa74f" name="ad0da5582219488da4ca46eb41f6fa74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0da5582219488da4ca46eb41f6fa74f">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a706f356db0076a44685c0e4caa8eaf8f" name="a706f356db0076a44685c0e4caa8eaf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706f356db0076a44685c0e4caa8eaf8f">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cf47289a0caf613bcb2423cc317b76f" name="a7cf47289a0caf613bcb2423cc317b76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf47289a0caf613bcb2423cc317b76f">&#9670;&nbsp;</a></span>SIMOBUCKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enables and Selects the SIMO Buck as the supply for the low-voltage power domains. It takes the initial value from the bit set in Customer INFO space. <br  />
 </p>

</div>
</div>
<a id="a4fa4507a9328eace37d141ae9c07aa69" name="a4fa4507a9328eace37d141ae9c07aa69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fa4507a9328eace37d141ae9c07aa69">&#9670;&nbsp;</a></span>SIMOBUCKST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIMOBUCKST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] Indicates SIMO BUCK status. bit[1] indicates ON/OFF and bit[0] indicates ACT/LP <br  />
 </p>

</div>
</div>
<a id="adc34fc4794016e4fbc3856bef6df27ab" name="adc34fc4794016e4fbc3856bef6df27ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc34fc4794016e4fbc3856bef6df27ab">&#9670;&nbsp;</a></span>SRAMCLKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SRAMCLKGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit is 1 if clock gating is allowed for individual system SRAMs <br  />
 </p>

</div>
</div>
<a id="a20b15416455c7b6b43caac14a38b6dc8" name="a20b15416455c7b6b43caac14a38b6dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b15416455c7b6b43caac14a38b6dc8">&#9670;&nbsp;</a></span>SRAMCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SRAMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000190) This register provides additional fine-tune power management controls for the SRAMs and the SRAM controller. This includes enabling light sleep for the SRAM and TCM banks, and clock gating for reduced dynamic power. <br  />
 </p>

</div>
</div>
<a id="a5ab38178eb9cb8a3296674a17ebc9a65" name="a5ab38178eb9cb8a3296674a17ebc9a65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab38178eb9cb8a3296674a17ebc9a65">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SRAMCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac8d836f1a04b7c476f26579bddc9889" name="aac8d836f1a04b7c476f26579bddc9889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8d836f1a04b7c476f26579bddc9889">&#9670;&nbsp;</a></span>SRAMLIGHTSLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SRAMLIGHTSLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..8] Light Sleep enable for each TCM/SRAM bank. When 1, corresponding bank will be put into light sleep. For optimal power, banks should be put into light sleep while the system is active but the bank has minimal or no accesses. <br  />
 </p>

</div>
</div>
<a id="aafb53bbc54d726bf10b4d9a042b590e1" name="aafb53bbc54d726bf10b4d9a042b590e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb53bbc54d726bf10b4d9a042b590e1">&#9670;&nbsp;</a></span>SRAMMASTERCLKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SRAMMASTERCLKGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit is 1 when the master clock gate is enabled (top-level clock gate for entire SRAM block) <br  />
 </p>

</div>
</div>
<a id="a5b0dd7bcbef05e5b21f8069b1d50bb8e" name="a5b0dd7bcbef05e5b21f8069b1d50bb8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b0dd7bcbef05e5b21f8069b1d50bb8e">&#9670;&nbsp;</a></span>SSRAMACTDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMACTDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..8] Keep the memory domain active based on DISP state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Powerup on demand (i.e. when DISP is powered up) <br  />
 </p>

</div>
</div>
<a id="a9a577a151cea9ebda93c94dd4a043352" name="a9a577a151cea9ebda93c94dd4a043352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a577a151cea9ebda93c94dd4a043352">&#9670;&nbsp;</a></span>SSRAMACTDSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMACTDSP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..4] Keep the memory domain active based on DSP state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Powerup on demand (i.e. when DSP is powered up) <br  />
 </p>

</div>
</div>
<a id="a6d3189095f900abb4bed3a6394d27d5b" name="a6d3189095f900abb4bed3a6394d27d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3189095f900abb4bed3a6394d27d5b">&#9670;&nbsp;</a></span>SSRAMACTGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMACTGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..6] Keep the memory domain active based on GFX state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Powerup on demand (i.e. when GFX is powered up) <br  />
 </p>

</div>
</div>
<a id="a37df51d9e9b123aecb9cb52299be77d4" name="a37df51d9e9b123aecb9cb52299be77d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37df51d9e9b123aecb9cb52299be77d4">&#9670;&nbsp;</a></span>SSRAMACTMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMACTMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..2] Keep the memory domain active based on MCU state. Each bit corresponds to a domain. 1: Keep SRAM active 0: Wakeup on demand (i.e. when MCU is powered up) <br  />
 </p>

</div>
</div>
<a id="a302d62405bdee6161499707405cfadca" name="a302d62405bdee6161499707405cfadca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302d62405bdee6161499707405cfadca">&#9670;&nbsp;</a></span>SSRAMPWDSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMPWDSLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..0] Selects which shared SRAM banks are powered down in deep sleep mode, causing the contents of the bank to be lost. <br  />
 </p>

</div>
</div>
<a id="a22b9e3ee0699484f96d54f9fc410b3b3" name="a22b9e3ee0699484f96d54f9fc410b3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b9e3ee0699484f96d54f9fc410b3b3">&#9670;&nbsp;</a></span>SSRAMPWREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMPWREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) This register enables the individual banks for the memories. When set, power will be enabled to the banks. This register works in conjunction with the SSRAMRETCFG register. If this register is not set, then power will always be disabled to the memory bank. <br  />
 </p>

</div>
</div>
<a id="a88e827454d85fb55e63993514c397999" name="a88e827454d85fb55e63993514c397999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e827454d85fb55e63993514c397999">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SSRAMPWREN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d5cfcb10fd91374910c5ff466f4bc40" name="a9d5cfcb10fd91374910c5ff466f4bc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5cfcb10fd91374910c5ff466f4bc40">&#9670;&nbsp;</a></span>SSRAMPWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMPWRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) It provides the power status for shared sram banks. The status here should reflect the enable provided by the SSRAMPWREN register. <br  />
</p>
<p >[1..0] Each bit corresponds to one 1M SSRAM group. Power Status- 1:ON, 0:OFF See SSRAMPWREN PWRENSSRAM for bit mapping. For example, a value of 2 in this field would mean that SSRAM1 is powered up and SSRAM0 is powered down. <br  />
 </p>

</div>
</div>
<a id="a3c445738550cfe205f92b1ec25fd7692" name="a3c445738550cfe205f92b1ec25fd7692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c445738550cfe205f92b1ec25fd7692">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SSRAMPWRST_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75c1fe163fc8a9482072a06efa6d8559" name="a75c1fe163fc8a9482072a06efa6d8559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c1fe163fc8a9482072a06efa6d8559">&#9670;&nbsp;</a></span>SSRAMRETCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SSRAMRETCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) This controls the power down of the Shared SRAM banks in deep sleep mode. If this is set, then the power for that SRAM bank will be gated when the core goes into deep sleep. Upon wake, the data within the SRAMs will be erased. If this is not set, retention voltage will be applied to the SRAM bank when none of the CPU agents are in powered up and active mode. Do not set this if the SRAM bank is used as the target for DMA transfer while CPU in deepsleep. <br  />
 </p>

</div>
</div>
<a id="a05743d63d939340be267b7f143dc01d2" name="a05743d63d939340be267b7f143dc01d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05743d63d939340be267b7f143dc01d2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SSRAMRETCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80301f3e671e7319e76a47d8f07db3cc" name="a80301f3e671e7319e76a47d8f07db3cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80301f3e671e7319e76a47d8f07db3cc">&#9670;&nbsp;</a></span>SYSDEEPSLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SYSDEEPSLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] Indicates all device domains powered down and MCU entered DEEPSLEEP state since it was last cleared. Write 1 to to clear it. <br  />
 </p>

</div>
</div>
<a id="adeec5b5265a72e5ee473bf25efd01727" name="adeec5b5265a72e5ee473bf25efd01727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeec5b5265a72e5ee473bf25efd01727">&#9670;&nbsp;</a></span>SYSPWRSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SYSPWRSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Power ON Status for domains that are not part of devpwrstatus or mempwrstatus <br  />
 </p>

</div>
</div>
<a id="afb14f1b4a240ac161a06ce47b81327a6" name="afb14f1b4a240ac161a06ce47b81327a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb14f1b4a240ac161a06ce47b81327a6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SYSPWRSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69b405b2d0db3fff056cec5157255b19" name="a69b405b2d0db3fff056cec5157255b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b405b2d0db3fff056cec5157255b19">&#9670;&nbsp;</a></span>VBATPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VBATPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit indicates that the ADC VBAT resistor divider is powered down <br  />
 </p>

</div>
</div>
<a id="afd2afe7de76d64c3b270b72b5e99bdc6" name="afd2afe7de76d64c3b270b72b5e99bdc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2afe7de76d64c3b270b72b5e99bdc6">&#9670;&nbsp;</a></span>VPTATPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VPTATPWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit indicates that the ADC temperature sensor input buffer is powered down <br  />
 </p>

</div>
</div>
<a id="a644503116f10aa76df22024c7d81c27b" name="a644503116f10aa76df22024c7d81c27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644503116f10aa76df22024c7d81c27b">&#9670;&nbsp;</a></span>VRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000100) This register includes additional debug control bits. This is an internal Ambiq-only register. Customers should not attempt to change this or else functionality cannot be guaranteed. <br  />
 </p>

</div>
</div>
<a id="a0aac2957fb06d4f7351b0ac5ac9ea64d" name="a0aac2957fb06d4f7351b0ac5ac9ea64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aac2957fb06d4f7351b0ac5ac9ea64d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VRCTRL_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a334144cb67f35d9bceeb2bb91bcbc740" name="a334144cb67f35d9bceeb2bb91bcbc740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334144cb67f35d9bceeb2bb91bcbc740">&#9670;&nbsp;</a></span>VRDEMOTIONTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VRDEMOTIONTHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000018C) Weights specified in PWRWEIGHT* registers are applied to each of the masters active requests. The aggregate of all the masters is compared against the this threshold value to change the buck from active to inactive mode. <br  />
</p>
<p >[31..0] VR Demotion Threshold <br  />
 </p>

</div>
</div>
<a id="aa146168ce2430173021789b11f23451e" name="aa146168ce2430173021789b11f23451e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa146168ce2430173021789b11f23451e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VRDEMOTIONTHR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e9eaaf7546a3f6b8a17c94e083b6b66" name="a3e9eaaf7546a3f6b8a17c94e083b6b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9eaaf7546a3f6b8a17c94e083b6b66">&#9670;&nbsp;</a></span>VRSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t VRSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000108) Provides BUCK and LDOs status. <br  />
 </p>

</div>
</div>
<a id="af3072799fd8b16c198b213f24ce28d91" name="af3072799fd8b16c198b213f24ce28d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3072799fd8b16c198b213f24ce28d91">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  VRSTATUS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792901625b443cefd3ff8a917e88ef60" name="a792901625b443cefd3ff8a917e88ef60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792901625b443cefd3ff8a917e88ef60">&#9670;&nbsp;</a></span>WTDSMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTDSMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for Deep Sleep mode MCU <br  />
 </p>

</div>
</div>
<a id="ac04f2cd987d3cd2b7c378ece9b85d069" name="ac04f2cd987d3cd2b7c378ece9b85d069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04f2cd987d3cd2b7c378ece9b85d069">&#9670;&nbsp;</a></span>WTHPADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for HP mode ADC <br  />
 </p>

</div>
</div>
<a id="aa6b2a06f6476b398566f5c084ca8d04c" name="aa6b2a06f6476b398566f5c084ca8d04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b2a06f6476b398566f5c084ca8d04c">&#9670;&nbsp;</a></span>WTHPAUDADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPAUDADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for HP mode AUDADC <br  />
 </p>

</div>
</div>
<a id="a1f950be2dae736fe4107c57cf226e428" name="a1f950be2dae736fe4107c57cf226e428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f950be2dae736fe4107c57cf226e428">&#9670;&nbsp;</a></span>WTHPAUDPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPAUDPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for HP mode AUDPB <br  />
 </p>

</div>
</div>
<a id="a626e1818abd26bb125e147dc4b2c9e21" name="a626e1818abd26bb125e147dc4b2c9e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626e1818abd26bb125e147dc4b2c9e21">&#9670;&nbsp;</a></span>WTHPAUDREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPAUDREC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for HP mode AUDREC <br  />
 </p>

</div>
</div>
<a id="af4661488822fdf1bf5bcb0e8e4df4b8b" name="af4661488822fdf1bf5bcb0e8e4df4b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4661488822fdf1bf5bcb0e8e4df4b8b">&#9670;&nbsp;</a></span>WTHPCRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPCRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for HP mode CRYPTO <br  />
 </p>

</div>
</div>
<a id="a8d5aedc0a54c7c50398e0ffbf43c7ce6" name="a8d5aedc0a54c7c50398e0ffbf43c7ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5aedc0a54c7c50398e0ffbf43c7ce6">&#9670;&nbsp;</a></span>WTHPDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for HP mode DBG <br  />
 </p>

</div>
</div>
<a id="aad517052ac02548af2548e154f95da17" name="aad517052ac02548af2548e154f95da17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad517052ac02548af2548e154f95da17">&#9670;&nbsp;</a></span>WTHPDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for HP mode DISP <br  />
 </p>

</div>
</div>
<a id="ab11426e5a9881f247b3a173522292b87" name="ab11426e5a9881f247b3a173522292b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab11426e5a9881f247b3a173522292b87">&#9670;&nbsp;</a></span>WTHPDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for HP mode DISP PHY <br  />
 </p>

</div>
</div>
<a id="a501ccb28ce9a2586458eabde7ad773c4" name="a501ccb28ce9a2586458eabde7ad773c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a501ccb28ce9a2586458eabde7ad773c4">&#9670;&nbsp;</a></span>WTHPDSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPDSP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for HP mode DSP0 <br  />
 </p>

</div>
</div>
<a id="a8400925ff531aed721fad2cd0891be3c" name="a8400925ff531aed721fad2cd0891be3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8400925ff531aed721fad2cd0891be3c">&#9670;&nbsp;</a></span>WTHPDSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPDSP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for HP mode DSP1 <br  />
 </p>

</div>
</div>
<a id="a1968de28a6f98cf804a06a88b262ff74" name="a1968de28a6f98cf804a06a88b262ff74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1968de28a6f98cf804a06a88b262ff74">&#9670;&nbsp;</a></span>WTHPDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for HP mode DSPA <br  />
 </p>

</div>
</div>
<a id="aeab7fdafb927b70f5ad18c32ed21af27" name="aeab7fdafb927b70f5ad18c32ed21af27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab7fdafb927b70f5ad18c32ed21af27">&#9670;&nbsp;</a></span>WTHPGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for HP mode GFX <br  />
 </p>

</div>
</div>
<a id="a21026ba4f96c9e74132c13b82d94a62a" name="a21026ba4f96c9e74132c13b82d94a62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21026ba4f96c9e74132c13b82d94a62a">&#9670;&nbsp;</a></span>WTHPI2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPI2S0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for HP mode I2S0 <br  />
 </p>

</div>
</div>
<a id="a7e95b2b700850d8e9d90b72fa1cace28" name="a7e95b2b700850d8e9d90b72fa1cace28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e95b2b700850d8e9d90b72fa1cace28">&#9670;&nbsp;</a></span>WTHPI2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPI2S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for HP mode I2S1 <br  />
 </p>

</div>
</div>
<a id="a0592b419c146360f33a8328404a822a8" name="a0592b419c146360f33a8328404a822a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0592b419c146360f33a8328404a822a8">&#9670;&nbsp;</a></span>WTHPI3C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPI3C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for HP mode I3C0 <br  />
 </p>

</div>
</div>
<a id="a136a38d661075d39b79402ee42939899" name="a136a38d661075d39b79402ee42939899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136a38d661075d39b79402ee42939899">&#9670;&nbsp;</a></span>WTHPI3C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPI3C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for HP mode I3C1 <br  />
 </p>

</div>
</div>
<a id="ac19ba008cba4071aa5be94e152f5a76d" name="ac19ba008cba4071aa5be94e152f5a76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac19ba008cba4071aa5be94e152f5a76d">&#9670;&nbsp;</a></span>WTHPIOM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for HP mode IOM0 <br  />
 </p>

</div>
</div>
<a id="acf56cd2e12d6f3551ed7bba88657bbf3" name="acf56cd2e12d6f3551ed7bba88657bbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf56cd2e12d6f3551ed7bba88657bbf3">&#9670;&nbsp;</a></span>WTHPIOM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for HP mode IOM1 <br  />
 </p>

</div>
</div>
<a id="a96b63b4de63b5701c453184c59bc0244" name="a96b63b4de63b5701c453184c59bc0244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b63b4de63b5701c453184c59bc0244">&#9670;&nbsp;</a></span>WTHPIOM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for HP mode IOM2 <br  />
 </p>

</div>
</div>
<a id="aa989578074c8ca6cf9daae2c484216a4" name="aa989578074c8ca6cf9daae2c484216a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa989578074c8ca6cf9daae2c484216a4">&#9670;&nbsp;</a></span>WTHPIOM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for HP mode IOM3 <br  />
 </p>

</div>
</div>
<a id="ac35bad80a8f13ce2f6807ac5f5a81211" name="ac35bad80a8f13ce2f6807ac5f5a81211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35bad80a8f13ce2f6807ac5f5a81211">&#9670;&nbsp;</a></span>WTHPIOM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for HP mode IOM4 <br  />
 </p>

</div>
</div>
<a id="ad73d240c0f1a6570db276646b4bcfd44" name="ad73d240c0f1a6570db276646b4bcfd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73d240c0f1a6570db276646b4bcfd44">&#9670;&nbsp;</a></span>WTHPIOM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for HP mode IOM5 <br  />
 </p>

</div>
</div>
<a id="a7ef7987906955cd995a3811b5aebaee9" name="a7ef7987906955cd995a3811b5aebaee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ef7987906955cd995a3811b5aebaee9">&#9670;&nbsp;</a></span>WTHPIOM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for HP mode IOM6 <br  />
 </p>

</div>
</div>
<a id="a0a303ecc51f1494aca15c55fbb9a49dc" name="a0a303ecc51f1494aca15c55fbb9a49dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a303ecc51f1494aca15c55fbb9a49dc">&#9670;&nbsp;</a></span>WTHPIOM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOM7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for HP mode IOM7 <br  />
 </p>

</div>
</div>
<a id="a5ed7b95afb9f6b86eb78a541368839b8" name="a5ed7b95afb9f6b86eb78a541368839b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed7b95afb9f6b86eb78a541368839b8">&#9670;&nbsp;</a></span>WTHPIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for HP mode IOS <br  />
 </p>

</div>
</div>
<a id="a0355ce452d0487f9e337f74b73cc1298" name="a0355ce452d0487f9e337f74b73cc1298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0355ce452d0487f9e337f74b73cc1298">&#9670;&nbsp;</a></span>WTHPMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for HP mode MCU <br  />
 </p>

</div>
</div>
<a id="a4e707b1a422c30db5760161bf0364f3c" name="a4e707b1a422c30db5760161bf0364f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e707b1a422c30db5760161bf0364f3c">&#9670;&nbsp;</a></span>WTHPMSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPMSPI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for HP mode MSPI0 <br  />
 </p>

</div>
</div>
<a id="a020a580365c7de586511700f07fb21bf" name="a020a580365c7de586511700f07fb21bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020a580365c7de586511700f07fb21bf">&#9670;&nbsp;</a></span>WTHPMSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPMSPI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for HP mode MSPI1 <br  />
 </p>

</div>
</div>
<a id="ac44877966b189d776ecd1352ae5f5ac0" name="ac44877966b189d776ecd1352ae5f5ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac44877966b189d776ecd1352ae5f5ac0">&#9670;&nbsp;</a></span>WTHPMSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPMSPI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for HP mode MSPI2 <br  />
 </p>

</div>
</div>
<a id="ac59cc218077e0bbd7cdd897260a1b3b7" name="ac59cc218077e0bbd7cdd897260a1b3b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59cc218077e0bbd7cdd897260a1b3b7">&#9670;&nbsp;</a></span>WTHPPDM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPPDM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for HP mode PDM0 <br  />
 </p>

</div>
</div>
<a id="a3aec72e2248b886953c91b2951029b1a" name="a3aec72e2248b886953c91b2951029b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aec72e2248b886953c91b2951029b1a">&#9670;&nbsp;</a></span>WTHPPDM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPPDM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for HP mode PDM1 <br  />
 </p>

</div>
</div>
<a id="a390cf192bdc1a04f0a14f5309d50af14" name="a390cf192bdc1a04f0a14f5309d50af14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390cf192bdc1a04f0a14f5309d50af14">&#9670;&nbsp;</a></span>WTHPPDM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPPDM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for HP mode PDM2 <br  />
 </p>

</div>
</div>
<a id="ab184119876fcbedac24bce60ff6f57ae" name="ab184119876fcbedac24bce60ff6f57ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab184119876fcbedac24bce60ff6f57ae">&#9670;&nbsp;</a></span>WTHPPDM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPPDM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for HP mode PDM3 <br  />
 </p>

</div>
</div>
<a id="a8345b8197bc832297dbd4e306153156c" name="a8345b8197bc832297dbd4e306153156c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8345b8197bc832297dbd4e306153156c">&#9670;&nbsp;</a></span>WTHPSDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPSDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for HP mode SDIO <br  />
 </p>

</div>
</div>
<a id="a0d00bb98638e25ce8d4d1e99f628fc67" name="a0d00bb98638e25ce8d4d1e99f628fc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d00bb98638e25ce8d4d1e99f628fc67">&#9670;&nbsp;</a></span>WTHPUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPUART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for HP mode UART0 <br  />
 </p>

</div>
</div>
<a id="ae63db3a34fc3ad89f1fc90a4de89eb17" name="ae63db3a34fc3ad89f1fc90a4de89eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63db3a34fc3ad89f1fc90a4de89eb17">&#9670;&nbsp;</a></span>WTHPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPUART1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for HP mode UART1 <br  />
 </p>

</div>
</div>
<a id="a082a491eb70a239c88ed79cdd91d950e" name="a082a491eb70a239c88ed79cdd91d950e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082a491eb70a239c88ed79cdd91d950e">&#9670;&nbsp;</a></span>WTHPUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPUART2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for HP mode UART2 <br  />
 </p>

</div>
</div>
<a id="a8d5d33be537c0ef7cc7039061a9f782b" name="a8d5d33be537c0ef7cc7039061a9f782b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5d33be537c0ef7cc7039061a9f782b">&#9670;&nbsp;</a></span>WTHPUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPUART3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for HP mode UART3 <br  />
 </p>

</div>
</div>
<a id="a4cdedd8598c8fec93adc339a26407250" name="a4cdedd8598c8fec93adc339a26407250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cdedd8598c8fec93adc339a26407250">&#9670;&nbsp;</a></span>WTHPUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for HP mode USB <br  />
 </p>

</div>
</div>
<a id="a5b4a126ea12a5b0e312b0a61d309ba46" name="a5b4a126ea12a5b0e312b0a61d309ba46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4a126ea12a5b0e312b0a61d309ba46">&#9670;&nbsp;</a></span>WTHPUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTHPUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for HP mode USB PHY <br  />
 </p>

</div>
</div>
<a id="a026079466494020bf6822c4e668bb674" name="a026079466494020bf6822c4e668bb674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026079466494020bf6822c4e668bb674">&#9670;&nbsp;</a></span>WTLPADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for LP mode ADC <br  />
 </p>

</div>
</div>
<a id="a7e50326f990344988f1b82ffd32ca168" name="a7e50326f990344988f1b82ffd32ca168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e50326f990344988f1b82ffd32ca168">&#9670;&nbsp;</a></span>WTLPAUDADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPAUDADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for LP mode AUDADC <br  />
 </p>

</div>
</div>
<a id="a0e496e7269e7e345258bd9b2c52ca9bc" name="a0e496e7269e7e345258bd9b2c52ca9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e496e7269e7e345258bd9b2c52ca9bc">&#9670;&nbsp;</a></span>WTLPAUDPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPAUDPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for LP mode AUDPB <br  />
 </p>

</div>
</div>
<a id="adf9334e82c87c55497ef1cd26e39c5fa" name="adf9334e82c87c55497ef1cd26e39c5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf9334e82c87c55497ef1cd26e39c5fa">&#9670;&nbsp;</a></span>WTLPAUDREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPAUDREC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for LP mode AUDREC <br  />
 </p>

</div>
</div>
<a id="aca312831d4acc7b102c583f76bb839bc" name="aca312831d4acc7b102c583f76bb839bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca312831d4acc7b102c583f76bb839bc">&#9670;&nbsp;</a></span>WTLPCRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPCRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for LP mode CRYPTO <br  />
 </p>

</div>
</div>
<a id="a4ebf02ac24c533ff496363ad7dbdc21b" name="a4ebf02ac24c533ff496363ad7dbdc21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ebf02ac24c533ff496363ad7dbdc21b">&#9670;&nbsp;</a></span>WTLPDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for LP mode DBG <br  />
 </p>

</div>
</div>
<a id="a79e427987f1f6650641b07dd4cd99327" name="a79e427987f1f6650641b07dd4cd99327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e427987f1f6650641b07dd4cd99327">&#9670;&nbsp;</a></span>WTLPDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for LP mode DISP <br  />
 </p>

</div>
</div>
<a id="aa8e98b9a2aa9ce1b44bc6cab64a58763" name="aa8e98b9a2aa9ce1b44bc6cab64a58763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e98b9a2aa9ce1b44bc6cab64a58763">&#9670;&nbsp;</a></span>WTLPDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for LP mode DISP PHY <br  />
 </p>

</div>
</div>
<a id="a4ebe9f2359387d3ab5c566a217773507" name="a4ebe9f2359387d3ab5c566a217773507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ebe9f2359387d3ab5c566a217773507">&#9670;&nbsp;</a></span>WTLPDSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPDSP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for LP mode DSP0 <br  />
 </p>

</div>
</div>
<a id="abb5460dff824584f4cee18d48b232f9d" name="abb5460dff824584f4cee18d48b232f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5460dff824584f4cee18d48b232f9d">&#9670;&nbsp;</a></span>WTLPDSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPDSP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for LP mode DSP1 <br  />
 </p>

</div>
</div>
<a id="a5d52ea1a520d160c02e8ceec3e3ef354" name="a5d52ea1a520d160c02e8ceec3e3ef354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d52ea1a520d160c02e8ceec3e3ef354">&#9670;&nbsp;</a></span>WTLPDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for LP mode DSPA <br  />
 </p>

</div>
</div>
<a id="a1efb0238eeb6da0aa328ce5722cb1a2c" name="a1efb0238eeb6da0aa328ce5722cb1a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1efb0238eeb6da0aa328ce5722cb1a2c">&#9670;&nbsp;</a></span>WTLPGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for LP mode GFX <br  />
 </p>

</div>
</div>
<a id="a56b0b46e2459f6f5114f88578becde2b" name="a56b0b46e2459f6f5114f88578becde2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b0b46e2459f6f5114f88578becde2b">&#9670;&nbsp;</a></span>WTLPI2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPI2S0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for LP mode I2S0 <br  />
 </p>

</div>
</div>
<a id="a38d2237c7a514a8810291bf41353e0a3" name="a38d2237c7a514a8810291bf41353e0a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d2237c7a514a8810291bf41353e0a3">&#9670;&nbsp;</a></span>WTLPI2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPI2S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for LP mode I2S1 <br  />
 </p>

</div>
</div>
<a id="a916324da48069187574af621b1373307" name="a916324da48069187574af621b1373307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916324da48069187574af621b1373307">&#9670;&nbsp;</a></span>WTLPI3C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPI3C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for LP mode I3C0 <br  />
 </p>

</div>
</div>
<a id="a129030849553233fd0f642d84b5225a1" name="a129030849553233fd0f642d84b5225a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129030849553233fd0f642d84b5225a1">&#9670;&nbsp;</a></span>WTLPI3C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPI3C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for LP mode I3C1 <br  />
 </p>

</div>
</div>
<a id="aff4d7384e0674c27520facb7ec64c93f" name="aff4d7384e0674c27520facb7ec64c93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4d7384e0674c27520facb7ec64c93f">&#9670;&nbsp;</a></span>WTLPIOM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for LP mode IOM0 <br  />
 </p>

</div>
</div>
<a id="addb2283394605178e79c5461d01ab7cd" name="addb2283394605178e79c5461d01ab7cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb2283394605178e79c5461d01ab7cd">&#9670;&nbsp;</a></span>WTLPIOM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for LP mode IOM1 <br  />
 </p>

</div>
</div>
<a id="a9a73fe9d3fe7e7fd3151f6872dfd869a" name="a9a73fe9d3fe7e7fd3151f6872dfd869a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a73fe9d3fe7e7fd3151f6872dfd869a">&#9670;&nbsp;</a></span>WTLPIOM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for LP mode IOM2 <br  />
 </p>

</div>
</div>
<a id="a2be5dedc1f9e6f547a9482e74086912e" name="a2be5dedc1f9e6f547a9482e74086912e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be5dedc1f9e6f547a9482e74086912e">&#9670;&nbsp;</a></span>WTLPIOM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for LP mode IOM3 <br  />
 </p>

</div>
</div>
<a id="a986f19114601c99efa08cf5e8178b017" name="a986f19114601c99efa08cf5e8178b017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986f19114601c99efa08cf5e8178b017">&#9670;&nbsp;</a></span>WTLPIOM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for LP mode IOM4 <br  />
 </p>

</div>
</div>
<a id="a4e6ba5ff5152bb63faa5c7ecdabd24e4" name="a4e6ba5ff5152bb63faa5c7ecdabd24e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e6ba5ff5152bb63faa5c7ecdabd24e4">&#9670;&nbsp;</a></span>WTLPIOM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for LP mode IOM5 <br  />
 </p>

</div>
</div>
<a id="a5234630b8032d53c1c827ed559c526f1" name="a5234630b8032d53c1c827ed559c526f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5234630b8032d53c1c827ed559c526f1">&#9670;&nbsp;</a></span>WTLPIOM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for LP mode IOM6 <br  />
 </p>

</div>
</div>
<a id="a6190d713eefd3e80a1310c2ee5c75575" name="a6190d713eefd3e80a1310c2ee5c75575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6190d713eefd3e80a1310c2ee5c75575">&#9670;&nbsp;</a></span>WTLPIOM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOM7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for LP mode IOM7 <br  />
 </p>

</div>
</div>
<a id="ac3addfffa1bc1cdb542eb5564915a187" name="ac3addfffa1bc1cdb542eb5564915a187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3addfffa1bc1cdb542eb5564915a187">&#9670;&nbsp;</a></span>WTLPIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for LP mode IOS <br  />
 </p>

</div>
</div>
<a id="a305041a6a88c3e49cabb4baa3d7c2d70" name="a305041a6a88c3e49cabb4baa3d7c2d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a305041a6a88c3e49cabb4baa3d7c2d70">&#9670;&nbsp;</a></span>WTLPMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for LP mode MCU <br  />
 </p>

</div>
</div>
<a id="af4262b53a8c3c155f3774f595bb922c2" name="af4262b53a8c3c155f3774f595bb922c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4262b53a8c3c155f3774f595bb922c2">&#9670;&nbsp;</a></span>WTLPMSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPMSPI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for LP mode MSPI0 <br  />
 </p>

</div>
</div>
<a id="a1d3cb513d660c8c4d946a62ea886900e" name="a1d3cb513d660c8c4d946a62ea886900e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3cb513d660c8c4d946a62ea886900e">&#9670;&nbsp;</a></span>WTLPMSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPMSPI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for LP mode MSPI1 <br  />
 </p>

</div>
</div>
<a id="a380ab38010579bf7f33826313d91660b" name="a380ab38010579bf7f33826313d91660b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380ab38010579bf7f33826313d91660b">&#9670;&nbsp;</a></span>WTLPMSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPMSPI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for LP mode MSPI2 <br  />
 </p>

</div>
</div>
<a id="a72b8ada5f13afe326a87dc9235f29b23" name="a72b8ada5f13afe326a87dc9235f29b23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b8ada5f13afe326a87dc9235f29b23">&#9670;&nbsp;</a></span>WTLPPDM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPPDM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for LP mode PDM0 <br  />
 </p>

</div>
</div>
<a id="a79d3e92571562f8e831f37d1c84b6ba4" name="a79d3e92571562f8e831f37d1c84b6ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d3e92571562f8e831f37d1c84b6ba4">&#9670;&nbsp;</a></span>WTLPPDM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPPDM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for LP mode PDM1 <br  />
 </p>

</div>
</div>
<a id="ad73ffe7e4342231b55f0a06bb61cc43c" name="ad73ffe7e4342231b55f0a06bb61cc43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad73ffe7e4342231b55f0a06bb61cc43c">&#9670;&nbsp;</a></span>WTLPPDM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPPDM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for LP mode PDM2 <br  />
 </p>

</div>
</div>
<a id="ab4655916d2e0d24c1b2f04c224982830" name="ab4655916d2e0d24c1b2f04c224982830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4655916d2e0d24c1b2f04c224982830">&#9670;&nbsp;</a></span>WTLPPDM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPPDM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for LP mode PDM3 <br  />
 </p>

</div>
</div>
<a id="a2a8bcb269c3769b95652d304d41aed3c" name="a2a8bcb269c3769b95652d304d41aed3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8bcb269c3769b95652d304d41aed3c">&#9670;&nbsp;</a></span>WTLPSDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPSDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for LP mode SDIO <br  />
 </p>

</div>
</div>
<a id="add9d3ce32f6b8266fea359ad3d69ef44" name="add9d3ce32f6b8266fea359ad3d69ef44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9d3ce32f6b8266fea359ad3d69ef44">&#9670;&nbsp;</a></span>WTLPUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPUART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for LP mode UART0 <br  />
 </p>

</div>
</div>
<a id="ae5ac50092d59a37909c92a64cc3a5eba" name="ae5ac50092d59a37909c92a64cc3a5eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ac50092d59a37909c92a64cc3a5eba">&#9670;&nbsp;</a></span>WTLPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPUART1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for LP mode UART1 <br  />
 </p>

</div>
</div>
<a id="a4cd107179f28d57a12d89c70633a9035" name="a4cd107179f28d57a12d89c70633a9035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd107179f28d57a12d89c70633a9035">&#9670;&nbsp;</a></span>WTLPUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPUART2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for LP mode UART2 <br  />
 </p>

</div>
</div>
<a id="a9f7e0fcc8f732db4b720b930db65d971" name="a9f7e0fcc8f732db4b720b930db65d971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7e0fcc8f732db4b720b930db65d971">&#9670;&nbsp;</a></span>WTLPUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPUART3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for LP mode UART3 <br  />
 </p>

</div>
</div>
<a id="a67573ad464be840a88312db9b7bcc670" name="a67573ad464be840a88312db9b7bcc670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67573ad464be840a88312db9b7bcc670">&#9670;&nbsp;</a></span>WTLPUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for LP mode USB <br  />
 </p>

</div>
</div>
<a id="a7b4270410b583d9b4e1119f727ff775f" name="a7b4270410b583d9b4e1119f727ff775f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4270410b583d9b4e1119f727ff775f">&#9670;&nbsp;</a></span>WTLPUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTLPUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for LP mode USB PHY <br  />
 </p>

</div>
</div>
<a id="a7623b2b62487e7820604009e08ceb4de" name="a7623b2b62487e7820604009e08ceb4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7623b2b62487e7820604009e08ceb4de">&#9670;&nbsp;</a></span>WTULPADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for ULP mode ADC <br  />
 </p>

</div>
</div>
<a id="a9e6969460461ef5d50a96a6e9b2d9641" name="a9e6969460461ef5d50a96a6e9b2d9641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6969460461ef5d50a96a6e9b2d9641">&#9670;&nbsp;</a></span>WTULPAUDADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPAUDADC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for ULP mode AUDADC <br  />
 </p>

</div>
</div>
<a id="a613473985f8b23fc005ce1129020db9d" name="a613473985f8b23fc005ce1129020db9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613473985f8b23fc005ce1129020db9d">&#9670;&nbsp;</a></span>WTULPAUDPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPAUDPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for ULP mode AUDPB <br  />
 </p>

</div>
</div>
<a id="a7b0d0a52a507474d0a3a3c2d3ad6ebb0" name="a7b0d0a52a507474d0a3a3c2d3ad6ebb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0d0a52a507474d0a3a3c2d3ad6ebb0">&#9670;&nbsp;</a></span>WTULPAUDREC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPAUDREC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for ULP mode AUDREC <br  />
 </p>

</div>
</div>
<a id="a46f66ec55c7388359e0b78fb1ea48465" name="a46f66ec55c7388359e0b78fb1ea48465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f66ec55c7388359e0b78fb1ea48465">&#9670;&nbsp;</a></span>WTULPCRYPTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPCRYPTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for ULP mode CRYPTO <br  />
 </p>

</div>
</div>
<a id="a128223e4978e4ec50d40bf7848eea480" name="a128223e4978e4ec50d40bf7848eea480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128223e4978e4ec50d40bf7848eea480">&#9670;&nbsp;</a></span>WTULPDBG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPDBG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for ULP mode DBG <br  />
 </p>

</div>
</div>
<a id="a2d371f1e81d39bbeec80962ae45b979c" name="a2d371f1e81d39bbeec80962ae45b979c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d371f1e81d39bbeec80962ae45b979c">&#9670;&nbsp;</a></span>WTULPDISP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPDISP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for ULP mode DISP <br  />
 </p>

</div>
</div>
<a id="a89cebc726ae86641f6c43ac5604eeb61" name="a89cebc726ae86641f6c43ac5604eeb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cebc726ae86641f6c43ac5604eeb61">&#9670;&nbsp;</a></span>WTULPDISPPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPDISPPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for ULP mode DISP PHY <br  />
 </p>

</div>
</div>
<a id="ae7f520cac04f11d0ff8f364ae34a4e12" name="ae7f520cac04f11d0ff8f364ae34a4e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f520cac04f11d0ff8f364ae34a4e12">&#9670;&nbsp;</a></span>WTULPDSP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPDSP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for ULP mode DSP0 <br  />
 </p>

</div>
</div>
<a id="a6e8530204981cc85499e459d448a9c06" name="a6e8530204981cc85499e459d448a9c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8530204981cc85499e459d448a9c06">&#9670;&nbsp;</a></span>WTULPDSP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPDSP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for ULP mode DSP1 <br  />
 </p>

</div>
</div>
<a id="a6614176436eadef326575c12dbd5fec1" name="a6614176436eadef326575c12dbd5fec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6614176436eadef326575c12dbd5fec1">&#9670;&nbsp;</a></span>WTULPDSPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPDSPA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for ULP mode DSPA <br  />
 </p>

</div>
</div>
<a id="af2fff2ebf1523724ee736fc0ddc57644" name="af2fff2ebf1523724ee736fc0ddc57644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2fff2ebf1523724ee736fc0ddc57644">&#9670;&nbsp;</a></span>WTULPGFX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPGFX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for ULP mode GFX <br  />
 </p>

</div>
</div>
<a id="a1b16866fc6d1a7b2d529f8d42a0a042a" name="a1b16866fc6d1a7b2d529f8d42a0a042a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b16866fc6d1a7b2d529f8d42a0a042a">&#9670;&nbsp;</a></span>WTULPI2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPI2S0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for ULP mode I2S0 <br  />
 </p>

</div>
</div>
<a id="ac05ff007669ad76e4b8f27af9c39705d" name="ac05ff007669ad76e4b8f27af9c39705d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05ff007669ad76e4b8f27af9c39705d">&#9670;&nbsp;</a></span>WTULPI2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPI2S1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for ULP mode I2S1 <br  />
 </p>

</div>
</div>
<a id="a8ec706e1d88504b6db00c94c6249d494" name="a8ec706e1d88504b6db00c94c6249d494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec706e1d88504b6db00c94c6249d494">&#9670;&nbsp;</a></span>WTULPI3C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPI3C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for ULP mode I3C0 <br  />
 </p>

</div>
</div>
<a id="ae7a4f6f6bd036fb35ea104fd4e88a8c9" name="ae7a4f6f6bd036fb35ea104fd4e88a8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a4f6f6bd036fb35ea104fd4e88a8c9">&#9670;&nbsp;</a></span>WTULPI3C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPI3C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for ULP mode I3C1 <br  />
 </p>

</div>
</div>
<a id="a381acfa5746fa28d7763fde191e58f92" name="a381acfa5746fa28d7763fde191e58f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381acfa5746fa28d7763fde191e58f92">&#9670;&nbsp;</a></span>WTULPIOM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for ULP mode IOM0 <br  />
 </p>

</div>
</div>
<a id="aef99e811252d2c45b15f5b176c3a7236" name="aef99e811252d2c45b15f5b176c3a7236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef99e811252d2c45b15f5b176c3a7236">&#9670;&nbsp;</a></span>WTULPIOM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for ULP mode IOM1 <br  />
 </p>

</div>
</div>
<a id="abaf19d9af6124a3edd1870f360299512" name="abaf19d9af6124a3edd1870f360299512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf19d9af6124a3edd1870f360299512">&#9670;&nbsp;</a></span>WTULPIOM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for ULP mode IOM2 <br  />
 </p>

</div>
</div>
<a id="a0944ed2bee80216d7f6b972291ca0d0c" name="a0944ed2bee80216d7f6b972291ca0d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0944ed2bee80216d7f6b972291ca0d0c">&#9670;&nbsp;</a></span>WTULPIOM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for ULP mode IOM3 <br  />
 </p>

</div>
</div>
<a id="a00f6b8392ab902d2f500e6d496b3cdee" name="a00f6b8392ab902d2f500e6d496b3cdee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f6b8392ab902d2f500e6d496b3cdee">&#9670;&nbsp;</a></span>WTULPIOM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for ULP mode IOM4 <br  />
 </p>

</div>
</div>
<a id="a7f857bc3c58c2bf9b474c54ba626153b" name="a7f857bc3c58c2bf9b474c54ba626153b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f857bc3c58c2bf9b474c54ba626153b">&#9670;&nbsp;</a></span>WTULPIOM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for ULP mode IOM5 <br  />
 </p>

</div>
</div>
<a id="a807bdba1e77d88a203231451266f62dc" name="a807bdba1e77d88a203231451266f62dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807bdba1e77d88a203231451266f62dc">&#9670;&nbsp;</a></span>WTULPIOM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for ULP mode IOM6 <br  />
 </p>

</div>
</div>
<a id="ac8efc9931e7ae109e6bb5b281b1a82f8" name="ac8efc9931e7ae109e6bb5b281b1a82f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8efc9931e7ae109e6bb5b281b1a82f8">&#9670;&nbsp;</a></span>WTULPIOM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOM7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for ULP mode IOM7 <br  />
 </p>

</div>
</div>
<a id="ab9872dbd6598cfb345ccd73b8d7199da" name="ab9872dbd6598cfb345ccd73b8d7199da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9872dbd6598cfb345ccd73b8d7199da">&#9670;&nbsp;</a></span>WTULPIOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPIOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..12] Weight used for ULP mode IOS <br  />
 </p>

</div>
</div>
<a id="a4dbfa63ea42578ec34e6e43b094ddf9d" name="a4dbfa63ea42578ec34e6e43b094ddf9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dbfa63ea42578ec34e6e43b094ddf9d">&#9670;&nbsp;</a></span>WTULPMCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPMCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Weight used for ULP mode MCU <br  />
 </p>

</div>
</div>
<a id="ac25cc01f3fee2780e777777f8ed0f02c" name="ac25cc01f3fee2780e777777f8ed0f02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25cc01f3fee2780e777777f8ed0f02c">&#9670;&nbsp;</a></span>WTULPMSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPMSPI0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for ULP mode MSPI0 <br  />
 </p>

</div>
</div>
<a id="a1b23b718049be0e7250660346f0c2b1d" name="a1b23b718049be0e7250660346f0c2b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b23b718049be0e7250660346f0c2b1d">&#9670;&nbsp;</a></span>WTULPMSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPMSPI1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Weight used for ULP mode MSPI1 <br  />
 </p>

</div>
</div>
<a id="adfe091c1f582e63a4e53783303420d96" name="adfe091c1f582e63a4e53783303420d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfe091c1f582e63a4e53783303420d96">&#9670;&nbsp;</a></span>WTULPMSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPMSPI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for ULP mode MSPI2 <br  />
 </p>

</div>
</div>
<a id="a9c529893a39f307a99c02cf96392145c" name="a9c529893a39f307a99c02cf96392145c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c529893a39f307a99c02cf96392145c">&#9670;&nbsp;</a></span>WTULPPDM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPPDM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for ULP mode PDM0 <br  />
 </p>

</div>
</div>
<a id="a68e20978908598b4618c6db85006f15e" name="a68e20978908598b4618c6db85006f15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e20978908598b4618c6db85006f15e">&#9670;&nbsp;</a></span>WTULPPDM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPPDM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for ULP mode PDM1 <br  />
 </p>

</div>
</div>
<a id="afc1557ba5ad7fe32e410288e520d904a" name="afc1557ba5ad7fe32e410288e520d904a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1557ba5ad7fe32e410288e520d904a">&#9670;&nbsp;</a></span>WTULPPDM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPPDM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for ULP mode PDM2 <br  />
 </p>

</div>
</div>
<a id="af0b86ac96fb51cb69127ea8249d9576d" name="af0b86ac96fb51cb69127ea8249d9576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b86ac96fb51cb69127ea8249d9576d">&#9670;&nbsp;</a></span>WTULPPDM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPPDM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for ULP mode PDM3 <br  />
 </p>

</div>
</div>
<a id="a4764b579186ab61fbee9d570cf22e0d9" name="a4764b579186ab61fbee9d570cf22e0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4764b579186ab61fbee9d570cf22e0d9">&#9670;&nbsp;</a></span>WTULPSDIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPSDIO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for ULP mode SDIO <br  />
 </p>

</div>
</div>
<a id="a4cf945696fe5a824d4d3bc750f8a08e7" name="a4cf945696fe5a824d4d3bc750f8a08e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf945696fe5a824d4d3bc750f8a08e7">&#9670;&nbsp;</a></span>WTULPUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPUART0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..16] Weight used for ULP mode UART0 <br  />
 </p>

</div>
</div>
<a id="a40cbd9e26dc0d975fc73828d292041fd" name="a40cbd9e26dc0d975fc73828d292041fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40cbd9e26dc0d975fc73828d292041fd">&#9670;&nbsp;</a></span>WTULPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPUART1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..20] Weight used for ULP mode UART1 <br  />
 </p>

</div>
</div>
<a id="aa63c828e4f87a516f65b5203252eef43" name="aa63c828e4f87a516f65b5203252eef43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63c828e4f87a516f65b5203252eef43">&#9670;&nbsp;</a></span>WTULPUART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPUART2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..24] Weight used for ULP mode UART2 <br  />
 </p>

</div>
</div>
<a id="a6a459dcc5253b0c9f49f124e707e7da9" name="a6a459dcc5253b0c9f49f124e707e7da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a459dcc5253b0c9f49f124e707e7da9">&#9670;&nbsp;</a></span>WTULPUART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPUART3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for ULP mode UART3 <br  />
 </p>

</div>
</div>
<a id="ac028b1381433c6e5fa674e6a8ffd957e" name="ac028b1381433c6e5fa674e6a8ffd957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac028b1381433c6e5fa674e6a8ffd957e">&#9670;&nbsp;</a></span>WTULPUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPUSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] Weight used for ULP mode USB <br  />
 </p>

</div>
</div>
<a id="a4152e6dade36d3dcbd5f85c6449fcd0a" name="a4152e6dade36d3dcbd5f85c6449fcd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4152e6dade36d3dcbd5f85c6449fcd0a">&#9670;&nbsp;</a></span>WTULPUSBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WTULPUSBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..4] Weight used for ULP mode USB PHY <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_p_w_r_c_t_r_l___type.html">PWRCTRL_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
