; PUBLIC DEMO NETLIST
; This file shows the RX testbench topology and parameterization
; used by CONTOUR. It omits proprietary foundry model includes.
; Generate your own schematic design in ADS and extract the netlist.
; THIS FILE IS ONLY AN EXAMPLE

; Top Design: "rf_rx_lib:HB_MN1_a_0618:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="rf_rx_lib:HB_MN1_a_0618:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=2
; Library Name: rf_rx_lib
; Cell Name: MNlo_1_N
; View Name: schematic
define MNlo_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=10 nF 
end MNlo_1_N

; Library Name: rf_rx_lib
; Cell Name: MNlo_1_P
; View Name: schematic
define MNlo_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=1 nF 
end MNlo_1_P

; Library Name: rf_rx_lib
; Cell Name: case1_MN1_1
; View Name: schematic
define case1_MN1_1 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN1__1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN1__1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case1_MN1_1

; Library Name: rf_rx_lib
; Cell Name: case1_MN1_2
; View Name: schematic
define case1_MN1_2 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN1__2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN1__2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case1_MN1_2

; Library Name: rf_rx_lib
; Cell Name: case1_MN1_3
; View Name: schematic
define case1_MN1_3 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN1__3_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN1__3_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case1_MN1_3

; Library Name: rf_rx_lib
; Cell Name: case1_MN1_4
; View Name: schematic
define case1_MN1_4 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN1__4_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN1__4_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case1_MN1_4

; Library Name: rf_rx_lib
; Cell Name: case1_MN1_5
; View Name: schematic
define case1_MN1_5 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN1__5_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN1__5_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=10
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case1_MN1_5

; Library Name: rf_rx_lib
; Cell Name: case2_MN1_1
; View Name: schematic
define case2_MN1_1 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN1__1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN1__1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case2_MN1_1

; Library Name: rf_rx_lib
; Cell Name: case2_MN1_2
; View Name: schematic
define case2_MN1_2 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN1__2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN1__2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case2_MN1_2

; Library Name: rf_rx_lib
; Cell Name: case2_MN1_3
; View Name: schematic
define case2_MN1_3 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN1__3_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN1__3_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case2_MN1_3

; Library Name: rf_rx_lib
; Cell Name: case2_MN1_4
; View Name: schematic
define case2_MN1_4 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN1__4_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN1__4_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case2_MN1_4

; Library Name: rf_rx_lib
; Cell Name: case2_MN1_5
; View Name: schematic
define case2_MN1_5 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN1__5_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN1__5_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=10
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case2_MN1_5

; Library Name: rf_rx_lib
; Cell Name: case3_MN1_1
; View Name: schematic
define case3_MN1_1 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN1__1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN1__1_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case3_MN1_1

; Library Name: rf_rx_lib
; Cell Name: case3_MN1_2
; View Name: schematic
define case3_MN1_2 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN1__2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN1__2_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case3_MN1_2

; Library Name: rf_rx_lib
; Cell Name: case3_MN1_3
; View Name: schematic
define case3_MN1_3 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN1__3_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN1__3_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vin vout L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vb C=MN_C pF 
end case3_MN1_3

; Library Name: rf_rx_lib
; Cell Name: case3_MN1_4
; View Name: schematic
define case3_MN1_4 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN1__4_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN1__4_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case3_MN1_4

; Library Name: rf_rx_lib
; Cell Name: case3_MN1_5
; View Name: schematic
define case3_MN1_5 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN1__5_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN1__5_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif

MN_L=10
Q_L_matching=15
freq_L_matching=5.0
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vin L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
end case3_MN1_5

#ifndef inc_rf__rx__lib_3aHB__MN1__0618_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aHB__MN1__0618_3aschematic__130nm__bulk_2enet 1
#include "/home/local/ace/hy7557/rf_rx_0306_wrk/130nm_bulk.net"
#endif
V_Source:SRC202  case3_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
Port:PORT18  N__341 0 Num=25 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC177  case2_vb_lna_ss2 0 Type="V_DC" Vdc=case2_Vb_lna_ss2 V SaveCurrent=1 
V_Source:SRC209  case3_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Short:DC_Block136  N__107 case1_vin_mn1_0 Mode=1 
Port:PORT4  N__141 0 Num=3 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
Port:PORT3  N__313 0 Num=2 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
#uselib "ckt" , "DAC"
DAC:DAC3  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z5_a_0618.ds" Type="dataset" Block="aele_88.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
Port:PORT6  N__137 0 Num=5 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 

Rs=50.0
RFpower=-50

RFfreq=5
IFfreq=0.05
df=0.01
LOfreq=RFfreq-IFfreq
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC" \
      SavedEquationName[2]="case2_VoutDC" \
      SavedEquationName[3]="case3_VoutDC" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

aele case2_Vin_fund_mn1_3=mix(HB.case2_vin_mn1_3,{0,1});case2_Vout_fund_mn1_3=mix(HB.case2_vout_mn1_3,{0,1});case2_VoutDC_mn1_3=DC.case2_vout_mn1_3;
V_Source:SRC204  case3_vb1_lna_sd1 0 Type="V_DC" Vdc=case3_Vb1_lna_sd1 V SaveCurrent=1 
Short:DC_Block154  N__344 case3_vin_mn1_1 Mode=1 
MNlo_1_P:X72  case3_LO_Ip_mx_dd2 case3_LO_Ip_mxin_dd2 case3_vb_mnlo_mx_dd2 
case1_MN1_1:X47  case1_vin_mn1_1 case1_vout_mn1_1 case1_vb_mn1_1 
case1_MN1_2:X48  case1_vin_mn1_2 case1_vout_mn1_2 case1_vb_mn1_2 
Port:PORT2  N__107 0 Num=1 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
Port:Term48  case1_vin_mn1_0 0 Num=7 Z=case1_Zin_lna Ohm Noise=yes 
Port:PORT5  N__139 0 Num=4 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
case1_MN1_3:X49  case1_vin_mn1_3 case1_vout_mn1_3 case1_vb_mn1_3 

case3_Vb_mn2_1_p=0.5
case3_Vb_mn2_1_n=case3_Vb_mn2_1_p
case3_Vb_mn2_2_p=0.8
case3_Vb_mn2_2_n=case3_Vb_mn2_2_p
case3_Vb_mn2_3_p=0.5
case3_Vb_mn2_3_n=case3_Vb_mn2_3_p
V_Source:SRC148  case2_vb_mn3_2_n 0 Type="V_DC" Vdc=case2_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC160  case2_vdd_mx_dd2 0 Type="V_DC" Vdc=case2_Vdd_mx_dd2 SaveCurrent=1 
aele case3_Vin_fund=case3_mn1_0*case3_Vin_fund_mn1_0+case3_mn1_1*case3_Vin_fund_mn1_1+case3_mn1_2*case3_Vin_fund_mn1_2+case3_mn1_3*case3_Vin_fund_mn1_3+case3_mn1_4*case3_Vin_fund_mn1_4+case3_mn1_5*case3_Vin_fund_mn1_5;case3_Vout_fund=case3_mn1_0*case3_Vout_fund_mn1_0+case3_mn1_1*case3_Vout_fund_mn1_1+case3_mn1_2*case3_Vout_fund_mn1_2+case3_mn1_3*case3_Vout_fund_mn1_3+case3_mn1_4*case3_Vout_fund_mn1_4+case3_mn1_5*case3_Vout_fund_mn1_5;case3_VoutDC=case3_mn1_0*case3_VoutDC_mn1_0+case3_mn1_1*case3_VoutDC_mn1_1+case3_mn1_2*case3_VoutDC_mn1_2+case3_mn1_3*case3_VoutDC_mn1_3+case3_mn1_4*case3_VoutDC_mn1_4+case3_mn1_5*case3_VoutDC_mn1_5;
V_Source:SRC197  case3_vdd_lna_sd1 0 Type="V_DC" Vdc=case3_Vdd_lna_sd1 SaveCurrent=1 
Port:PORT12  N__267 0 Num=19 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
MNlo_1_N:X63  case2_LO_In_mx_dd1 case2_LO_In_mxin_dd1 case2_vb_mnlo_mx_dd1 
aele case2_Vin_fund_mn1_5=mix(HB.case2_vin_mn1_5,{0,1});case2_Vout_fund_mn1_5=mix(HB.case2_vout_mn1_5,{0,1});case2_VoutDC_mn1_5=DC.case2_vout_mn1_5;

case3_Vdd_mx_dd2=2.5
case3_Vb_mx_dd2=0.5
case1_MN1_5:X51  case1_vin_mn1_5 case1_vout_mn1_5 
Port:Term116  case1_vout_mn1_5 0 Num=12 Z=case1_Zin_lna Ohm Noise=yes 
Short:DC_Block56  N__313 case1_vin_mn1_1 Mode=1 

case3_Vb_mnlo_mx_dd1=0.0
case3_Vb_mnlo_mx_dd2=1.4
V_Source:SRC179  case2_vb_mn1_1 0 Type="V_DC" Vdc=case2_Vb_mn1_1 V SaveCurrent=1 
Port:PORT7  N__135 0 Num=6 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
case1_MN1_4:X50  case1_vin_mn1_4 case1_vout_mn1_4 
aele case3_Vin_fund_mn1_0=mix(HB.case3_vin_mn1_0,{0,1});case3_Vout_fund_mn1_0=case3_Vin_fund_mn1_0;case3_VoutDC_mn1_0=DC.case3_vin_mn1_0;
Short:DC_Block147  N__290 case2_vin_mn1_5 Mode=1 

case2_lna_ss0=0.0
case2_lna_ss1=1.0
case2_lna_ss2=0.0

case1=0
case2=0
case3=1.0
Port:PORT15  N__344 0 Num=22 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
case3_MN1_1:X83  case3_vin_mn1_1 case3_vout_mn1_1 case3_vb_mn1_1 
Port:Term123  case2_vout_mn1_5 0 Num=31 Z=case2_Zin_lna Ohm Noise=yes 
aele case1_Vin_fund_mn1_3=mix(HB.case1_vin_mn1_3,{0,1});case1_Vout_fund_mn1_3=mix(HB.case1_vout_mn1_3,{0,1});case1_VoutDC_mn1_3=DC.case1_vout_mn1_3;
V_Source:SRC185  case2_vb_mn1_3 0 Type="V_DC" Vdc=case2_Vb_mn1_3 V SaveCurrent=1 
MNlo_1_N:X74  case3_LO_Qn_mx_dd2 case3_LO_Qn_mxin_dd2 case3_vb_mnlo_mx_dd2 

case1_Vdd_lna_ss1=2.0
case1_Vb_lna_ss1=1.47
case1_Vdd_lna_ss2=2.5
case1_Vb_lna_ss2=1.5
Short:DC_Block57  N__141 case1_vin_mn1_2 Mode=1 
Port:Term115  case1_vout_mn1_4 0 Num=11 Z=case1_Zin_lna Ohm Noise=yes 
Short:DC_Block58  N__139 case1_vin_mn1_3 Mode=1 
Port:Term114  case1_vout_mn1_3 0 Num=10 Z=case1_Zin_lna Ohm Noise=yes 
Short:DC_Block59  N__137 case1_vin_mn1_4 Mode=1 
Port:Term113  case1_vout_mn1_2 0 Num=9 Z=case1_Zin_lna Ohm Noise=yes 
Short:DC_Block60  N__135 case1_vin_mn1_5 Mode=1 
Port:Term112  case1_vout_mn1_1 0 Num=8 Z=case1_Zin_lna Ohm Noise=yes 
HB:HB2 MaxOrder=5 Freq[1]=LOfreq GHz Freq[2]=RFfreq GHz Order[1]=11 Order[2]=3 StatusLevel=2 FundOversample=1 \
Restart=no OutputBudgetIV=no \
HBSS_WSP=0 SweepVar="RFfreq" SweepPlan="HB2_stim" OutputPlan="HB2_Output" UseKrylov=0 SamanskiiConstant=2 \


SweepPlan: HB2_stim Start=0.5 Stop=6.5 Step=0.1

OutputPlan:HB2_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_Vin_fund" \
      SavedEquationName[2]="case1_VoutDC" \
      SavedEquationName[3]="case1_Vout_fund" \
      SavedEquationName[4]="case2_Vin_fund" \
      SavedEquationName[5]="case2_VoutDC" \
      SavedEquationName[6]="case2_Vout_fund" \
      SavedEquationName[7]="case3_Vin_fund" \
      SavedEquationName[8]="case3_VoutDC" \
      SavedEquationName[9]="case3_Vout_fund" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Tran:HB2_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
Freq[1]=LOfreq GHz Order[1]=11 

Component:tahb_HB2 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB2_tran" HB_Analysis="HB2" 

aele case1_Vin_fund_mn1_0=mix(HB.case1_vin_mn1_0,{0,1});case1_Vout_fund_mn1_0=case1_Vin_fund_mn1_0;case1_VoutDC_mn1_0=DC.case1_vin_mn1_0;
aele case1_Vin_fund_mn1_1=mix(HB.case1_vin_mn1_1,{0,1});case1_Vout_fund_mn1_1=mix(HB.case1_vout_mn1_1,{0,1});case1_VoutDC_mn1_1=DC.case1_vout_mn1_1;
aele case1_Vin_fund=case1_mn1_0*case1_Vin_fund_mn1_0+case1_mn1_1*case1_Vin_fund_mn1_1+case1_mn1_2*case1_Vin_fund_mn1_2+case1_mn1_3*case1_Vin_fund_mn1_3+case1_mn1_4*case1_Vin_fund_mn1_4+case1_mn1_5*case1_Vin_fund_mn1_5;case1_Vout_fund=case1_mn1_0*case1_Vout_fund_mn1_0+case1_mn1_1*case1_Vout_fund_mn1_1+case1_mn1_2*case1_Vout_fund_mn1_2+case1_mn1_3*case1_Vout_fund_mn1_3+case1_mn1_4*case1_Vout_fund_mn1_4+case1_mn1_5*case1_Vout_fund_mn1_5;case1_VoutDC=case1_mn1_0*case1_VoutDC_mn1_0+case1_mn1_1*case1_VoutDC_mn1_1+case1_mn1_2*case1_VoutDC_mn1_2+case1_mn1_3*case1_VoutDC_mn1_3+case1_mn1_4*case1_VoutDC_mn1_4+case1_mn1_5*case1_VoutDC_mn1_5;
V_Source:SRC201  case3_vb_mn1_3 0 Type="V_DC" Vdc=case3_Vb_mn1_3 V SaveCurrent=1 
Port:Term117  case2_vin_mn1_0 0 Num=14 Z=case2_Zin_lna Ohm Noise=yes 
V_Source:SRC129  case3_vb_mn2_1_n 0 Type="V_DC" Vdc=case3_Vb_mn2_1_n V SaveCurrent=1 
Short:DC_Block155  N__265 case3_vin_mn1_2 Mode=1 
Port:PORT9  N__284 0 Num=15 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC150  case2_vb_mn3_2_p 0 Type="V_DC" Vdc=case2_Vb_mn3_2_p V SaveCurrent=1 
V_Source:SRC198  case3_vb_mn1_1 0 Type="V_DC" Vdc=case3_Vb_mn1_1 SaveCurrent=1 
V_Source:SRC135  case2_vdd_add_sd1 0 Type="V_DC" Vdc=case2_Vdd_add_sd1 SaveCurrent=1 
V_Source:SRC128  case2_vb_mn2_1 0 Type="V_DC" Vdc=case2_Vb_mn2_1 SaveCurrent=1 
V_Source:SRC159  case2_vb_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mx_dd2 V SaveCurrent=1 
Short:DC_Block149  N__271 case2_vin_mn1_1 Mode=1 
case2_MN1_3:X80  case2_vin_mn1_3 case2_vout_mn1_3 case2_vb_mn1_3 

case1_Vb_mn1_1=0.5
case1_Vb_mn1_2=0.5
case1_Vb_mn1_3=0.5
case2_MN1_2:X79  case2_vin_mn1_2 case2_vout_mn1_2 case2_vb_mn1_2 
MNlo_1_P:X61  case1_LO_Qp_mx_sd1 case1_LO_Qp_mxin_sd1 case1_vb_mnlo_mx_sd1 
Short:DC_Block148  N__263 case2_vin_mn1_4 Mode=1 
MNlo_1_P:X67  case2_LO_Ip_mx_dd1 case2_LO_Ip_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC194  case3_vb_mn1_2 0 Type="V_DC" Vdc=case3_Vb_mn1_2 V SaveCurrent=1 
Port:Term126  case3_vout_mn1_3 0 Num=34 Z=case3_Zin_lna Ohm Noise=yes 

case2_mn3_1_p=1.0
case2_mn3_1_n=case2_mn3_1_p
case2_mn3_2_p=0.0
case2_mn3_2_n=case2_mn3_2_p
case2_mn3_4_p=0.0
case2_mn3_4_n=case2_mn3_4_p
MNlo_1_P:X60  case1_LO_Ip_mx_sd1 case1_LO_Ip_mxin_sd1 case1_vb_mnlo_mx_sd1 
aele case2_Vin_fund_mn1_1=mix(HB.case2_vin_mn1_1,{0,1});case2_Vout_fund_mn1_1=mix(HB.case2_vout_mn1_1,{0,1});case2_VoutDC_mn1_1=DC.case2_vout_mn1_1;
aele case2_Vin_fund_mn1_2=mix(HB.case2_vin_mn1_2,{0,1});case2_Vout_fund_mn1_2=mix(HB.case2_vout_mn1_2,{0,1});case2_VoutDC_mn1_2=DC.case2_vout_mn1_2;
Port:Term124  case3_vout_mn1_1 0 Num=32 Z=case3_Zin_lna Ohm Noise=yes 
V_Source:SRC182  case2_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case3_Vb_mn3_1_p=1.05
case3_Vb_mn3_1_n=case3_Vb_mn3_1_p
case3_Vb_mn3_2_p=0.8
case3_Vb_mn3_2_n=case3_Vb_mn3_2_p
V_Source:SRC137  case2_vb2_add_sd1 0 Type="V_DC" Vdc=case2_Vb2_add_sd1 V SaveCurrent=1 
aele case3_Vin_fund_mn1_2=mix(HB.case3_vin_mn1_2,{0,1});case3_Vout_fund_mn1_2=mix(HB.case3_vout_mn1_2,{0,1});case3_VoutDC_mn1_2=DC.case3_vout_mn1_2;
V_Source:SRC134  case3_vb_mn2_2_p 0 Type="V_DC" Vdc=case3_Vb_mn2_2_p V SaveCurrent=1 

case1_Zin_lna=file{DAC1, "case1_Zin_lna"}
#uselib "ckt" , "DAC"
DAC:DAC1  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z5_a_0618.ds" Type="dataset" Block="aele_93.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
Short:DC_Block151  N__267 case2_vin_mn1_3 Mode=1 
case3_MN1_4:X86  case3_vin_mn1_4 case3_vout_mn1_4 
MNlo_1_N:X75  case3_LO_Qn_mx_dd1 case3_LO_Qn_mxin_dd1 case3_vb_mnlo_mx_dd1 

case1_mn1_0=1.0
case1_mn1_1=0.0
case1_mn1_2=0.0
case1_mn1_3=0.0
case1_mn1_4=0.0
case1_mn1_5=0.0
V_Source:SRC141  case3_vdd_add_dd1 0 Type="V_DC" Vdc=case3_Vdd_add_dd1 V SaveCurrent=1 
MNlo_1_N:X64  case2_LO_Qn_mx_dd1 case2_LO_Qn_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC180  case2_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd2 V SaveCurrent=1 

case1_add_ss0=1.0

case1_mx_sd1=1.0

case1_lna_ss0=0.0
case1_lna_ss1=1.0
case1_lna_ss2=0.0
MNlo_1_N:X59  case1_LO_Qn_mx_sd1 case1_LO_Qn_mxin_sd1 case1_vb_mnlo_mx_sd1 

case3_mn2_0_p=1.0
case3_mn2_0_n=case3_mn2_0_p
case3_mn2_1_p=0.0
case3_mn2_1_n=case3_mn2_1_p
case3_mn2_2_p=0.0
case3_mn2_2_n=case3_mn2_2_p
case3_mn2_3_p=0.0
case3_mn2_3_n=case3_mn2_3_p
case3_mn2_4_p=0.0
case3_mn2_4_n=case3_mn2_4_p
case3_mn2_5_p=0.0
case3_mn2_5_n=case3_mn2_5_p
V_Source:SRC164  case1_vb_mn2_1 0 Type="V_DC" Vdc=case1_Vb_mn2_1 V SaveCurrent=1 
aele case2_Vin_fund_mn1_4=mix(HB.case2_vin_mn1_4,{0,1});case2_Vout_fund_mn1_4=mix(HB.case2_vout_mn1_4,{0,1});case2_VoutDC_mn1_4=DC.case2_vout_mn1_4;
aele case3_Vin_fund_mn1_5=mix(HB.case3_vin_mn1_5,{0,1});case3_Vout_fund_mn1_5=mix(HB.case3_vout_mn1_5,{0,1});case3_VoutDC_mn1_5=DC.case3_vout_mn1_5;
V_Source:SRC157  case1_vdd_mx_sd1 0 Type="V_DC" Vdc=case1_Vdd_mx_sd1 V SaveCurrent=1 
V_Source:SRC165  case1_vb_mn2_3 0 Type="V_DC" Vdc=case1_Vb_mn2_3 V SaveCurrent=1 
V_Source:SRC171  case1_vb_lna_ss1 0 Type="V_DC" Vdc=case1_Vb_lna_ss1 V SaveCurrent=1 
Port:PORT19  N__349 0 Num=26 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC124  case1_vb_mn1_3 0 Type="V_DC" Vdc=case1_Vb_mn1_3 V SaveCurrent=1 
V_Source:SRC203  case3_vb2_lna_sd1 0 Type="V_DC" Vdc=case3_Vb2_lna_sd1 V SaveCurrent=1 
V_Source:SRC169  case1_vdd_lna_ss2 0 Type="V_DC" Vdc=case1_Vdd_lna_ss2 V SaveCurrent=1 
V_Source:SRC195  case3_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd2 V SaveCurrent=1 
V_Source:SRC142  case1_vb_mn3_1 0 Type="V_DC" Vdc=case1_Vb_mn3_1 V SaveCurrent=1 
Port:PORT13  N__263 0 Num=20 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC208  case3_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC123  case1_vb_lna_ss2 0 Type="V_DC" Vdc=case1_Vb_lna_ss2 V SaveCurrent=1 

case3_add_dd0=1.0
case3_add_dd1=0.0
case2_MN1_1:X78  case2_vin_mn1_1 case2_vout_mn1_1 case2_vb_mn1_1 
aele case3_Vin_fund_mn1_3=mix(HB.case3_vin_mn1_3,{0,1});case3_Vout_fund_mn1_3=mix(HB.case3_vout_mn1_3,{0,1});case3_VoutDC_mn1_3=DC.case3_vout_mn1_3;
MNlo_1_P:X77  case3_LO_Qp_mx_dd2 case3_LO_Qp_mxin_dd2 case3_vb_mnlo_mx_dd2 
Short:DC_Block145  N__284 case3_vin_mn1_0 Mode=1 
aele case3_Vin_fund_mn1_1=mix(HB.case3_vin_mn1_1,{0,1});case3_Vout_fund_mn1_1=mix(HB.case3_vout_mn1_1,{0,1});case3_VoutDC_mn1_1=DC.case3_vout_mn1_1;
V_Source:SRC133  case3_vb_mn2_2_n 0 Type="V_DC" Vdc=case3_Vb_mn2_2_n V SaveCurrent=1 
V_Source:SRC190  case2_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:PORT11  N__350 0 Num=18 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC144  case1_vb_mn3_2 0 Type="V_DC" Vdc=case1_Vb_mn3_2 V SaveCurrent=1 
Short:DC_Block143  N__262 case2_vin_mn1_0 Mode=1 
V_Source:SRC132  case3_vb_mn2_3_p 0 Type="V_DC" Vdc=case3_Vb_mn2_3_p V SaveCurrent=1 
V_Source:SRC140  case2_vb3_add_sd1 0 Type="V_DC" Vdc=case2_Vb3_add_sd1 V SaveCurrent=1 
MNlo_1_P:X73  case3_LO_Qp_mx_dd1 case3_LO_Qp_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC161  case3_vdd_mx_dd2 0 Type="V_DC" Vdc=case3_Vdd_mx_dd2 V SaveCurrent=1 
V_Source:SRC130  case3_vb_mn2_1_p 0 Type="V_DC" Vdc=case3_Vb_mn2_1_p SaveCurrent=1 
Short:DC_Block156  N__351 case3_vin_mn1_3 Mode=1 
V_Source:SRC151  case3_vb_mn3_1_n 0 Type="V_DC" Vdc=case3_Vb_mn3_1_n V SaveCurrent=1 

case2_Vb_mn3_1_p=1.0
case2_Vb_mn3_1_n=case2_Vb_mn3_1_p
case2_Vb_mn3_2_p=0.8
case2_Vb_mn3_2_n=case2_Vb_mn3_2_p
V_Source:SRC131  case3_vb_mn2_3_n 0 Type="V_DC" Vdc=case3_Vb_mn2_3_n V SaveCurrent=1 
V_Source:SRC126  case2_vb_mn2_2 0 Type="V_DC" Vdc=case2_Vb_mn2_2 V SaveCurrent=1 

case2_Zin_lna=file{DAC2, "case2_Zin_lna"}
V_Source:SRC191  case2_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC168  case1_vb_mn1_2 0 Type="V_DC" Vdc=case1_Vb_mn1_2 V SaveCurrent=1 
V_Source:SRC188  case2_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:Term122  case2_vout_mn1_4 0 Num=30 Z=case2_Zin_lna Ohm Noise=yes 

case1_Vb_mnlo_mx_sd1=2.5
Short:DC_Block150  N__350 case2_vin_mn1_2 Mode=1 
Port:Term125  case3_vout_mn1_2 0 Num=33 Z=case3_Zin_lna Ohm Noise=yes 
V_Source:SRC139  case2_vdd_add_sd2 0 Type="V_DC" Vdc=case2_Vdd_add_sd2 V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC2  File="/home/local/ace/hy7557/rf_rx_0306_wrk/HB_Z5_a_0618.ds" Type="dataset" Block="aele_91.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC192  case2_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_P:X68  case2_LO_Ip_mx_dd2 case2_LO_Ip_mxin_dd2 case2_vb_mnlo_mx_dd2 

case1_mn2_0=1.0
case1_mn2_1=0.0
case1_mn2_2=0.0
case1_mn2_3=0.0
case1_mn2_4=0.0
case1_mn2_5=0.0
MNlo_1_P:X62  case2_LO_Qp_mx_dd1 case2_LO_Qp_mxin_dd1 case2_vb_mnlo_mx_dd1 
case2_MN1_5:X82  case2_vin_mn1_5 case2_vout_mn1_5 
case3_MN1_3:X85  case3_vin_mn1_3 case3_vout_mn1_3 case3_vb_mn1_3 

case2_Vdd_add_sd1=2.5
case2_Vb1_add_sd1=1.5
case2_Vb2_add_sd1=1.8
case2_Vb3_add_sd1=1.9
case2_Vdd_add_sd2=2.5
case2_Vb_add_sd2=1.5
case2_MN1_4:X81  case2_vin_mn1_4 case2_vout_mn1_4 
V_Source:SRC107  case2_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 

case1_mn3_0=1.0
case1_mn3_1=0.0
case1_mn3_2=0.0
case1_mn3_4=0.0

case3_Vb_mn1_1=0.5
case3_Vb_mn1_2=0.5
case3_Vb_mn1_3=0.5
MNlo_1_N:X70  case3_LO_In_mx_dd1 case3_LO_In_mxin_dd1 case3_vb_mnlo_mx_dd1 
Port:PORT17  N__351 0 Num=24 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 

case3_mx_dd1=0.0
case3_mx_dd2=1.0

case3_mn1_0=1.0
case3_mn1_1=0.0
case3_mn1_2=0.0
case3_mn1_3=0.0
case3_mn1_4=0.0
case3_mn1_5=0.0

case3_Zin_lna=file{DAC3, "case3_Zin_lna"}
MNlo_1_N:X65  case2_LO_In_mx_dd2 case2_LO_In_mxin_dd2 case2_vb_mnlo_mx_dd2 
MNlo_1_P:X76  case3_LO_Ip_mx_dd1 case3_LO_Ip_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC178  case2_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case1_Vb_mn2_1=0.5
case1_Vb_mn2_2=0.8
case1_Vb_mn2_3=0.5

case1_Vdd_mx_sd1=2.5
case1_Vb_mx_sd1=1.6
V_Source:SRC189  case2_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case2_Vdd_mx_dd2=2.5
case2_Vb_mx_dd2=0.5
MNlo_1_N:X71  case3_LO_In_mx_dd2 case3_LO_In_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC143  case1_vdd_lna_ss1 0 Type="V_DC" Vdc=case1_Vdd_lna_ss1 V SaveCurrent=1 

case2_mn2_0=1.0
case2_mn2_1=0.0
case2_mn2_2=0.0
case2_mn2_3=0.0
case2_mn2_4=0.0
case2_mn2_5=0.0
V_Source:SRC167  case1_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
Port:Term128  case3_vout_mn1_5 0 Num=36 Z=case3_Zin_lna Ohm Noise=yes 
V_Source:SRC174  case1_LO_Ip_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:Term121  case2_vout_mn1_3 0 Num=29 Z=case2_Zin_lna Ohm Noise=yes 

case2_Vb_mn1_1=0.5
case2_Vb_mn1_2=0.5
case2_Vb_mn1_3=0.5
V_Source:SRC127  case2_vb_mn2_3 0 Type="V_DC" Vdc=case2_Vb_mn2_3 V SaveCurrent=1 
Port:Term127  case3_vout_mn1_4 0 Num=35 Z=case3_Zin_lna Ohm Noise=yes 
V_Source:SRC184  case2_vdd_lna_ss2 0 Type="V_DC" Vdc=case2_Vdd_lna_ss2 V SaveCurrent=1 
V_Source:SRC172  case1_LO_In_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC146  case2_vb_mn3_1_p 0 Type="V_DC" Vdc=case2_Vb_mn3_1_p SaveCurrent=1 
V_Source:SRC156  case3_vb_mn3_2_p 0 Type="V_DC" Vdc=case3_Vb_mn3_2_p V SaveCurrent=1 

case3_Vdd_lna_sd1=2.5
case3_Vb1_lna_sd1=1.4
case3_Vb2_lna_sd1=0.6

case3_Vdd_add_dd1=2.0
V_Source:SRC187  case2_vdd_lna_ss1 0 Type="V_DC" Vdc=case2_Vdd_lna_ss1 SaveCurrent=1 
case3_MN1_5:X87  case3_vin_mn1_5 case3_vout_mn1_5 
V_Source:SRC173  case1_LO_Qp_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:PORT16  N__265 0 Num=23 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC163  case1_vb_mnlo_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mnlo_mx_sd1 V SaveCurrent=1 
V_Source:SRC154  case3_vb_mn3_2_n 0 Type="V_DC" Vdc=case3_Vb_mn3_2_n V SaveCurrent=1 
aele case3_Vin_fund_mn1_4=mix(HB.case3_vin_mn1_4,{0,1});case3_Vout_fund_mn1_4=mix(HB.case3_vout_mn1_4,{0,1});case3_VoutDC_mn1_4=DC.case3_vout_mn1_4;
V_Source:SRC183  case2_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case3_mn3_1_p=1.0
case3_mn3_1_n=case3_mn3_1_p
case3_mn3_2_p=0.0
case3_mn3_2_n=case3_mn3_2_p
case3_mn3_4_p=0.0
case3_mn3_4_n=case3_mn3_4_p
V_Source:SRC186  case2_vb_mn1_2 0 Type="V_DC" Vdc=case2_Vb_mn1_2 V SaveCurrent=1 
MNlo_1_P:X69  case2_LO_Qp_mx_dd2 case2_LO_Qp_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC138  case2_vb_add_sd2 0 Type="V_DC" Vdc=case2_Vb_add_sd2 V SaveCurrent=1 
V_Source:SRC136  case2_vb1_add_sd1 0 Type="V_DC" Vdc=case2_Vb1_add_sd1 V SaveCurrent=1 
V_Source:SRC200  case3_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:PORT14  N__290 0 Num=21 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
V_Source:SRC206  case3_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X66  case2_LO_Qn_mx_dd2 case2_LO_Qn_mxin_dd2 case2_vb_mnlo_mx_dd2 

case2_add_sd1=1.0
case2_add_sd2=0.0

case2_mn1_0=1.0
case2_mn1_1=0.0
case2_mn1_2=0.0
case2_mn1_3=0.0
case2_mn1_4=0.0
case2_mn1_5=0.0

case2_Vb_mnlo_mx_dd1=0.0
case2_Vb_mnlo_mx_dd2=0.5

case3_lna_sd1=1.0
V_Source:SRC162  case3_vb_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mx_dd2 V SaveCurrent=1 
Port:Term120  case2_vout_mn1_2 0 Num=28 Z=case2_Zin_lna Ohm Noise=yes 
aele case2_Vin_fund_mn1_0=mix(HB.case2_vin_mn1_0,{0,1});case2_Vout_fund_mn1_0=case2_Vin_fund_mn1_0;case2_VoutDC_mn1_0=DC.case2_vin_mn1_0;
V_Source:SRC145  case2_vb_mn3_1_n 0 Type="V_DC" Vdc=case2_Vb_mn3_1_n V SaveCurrent=1 
V_Source:SRC175  case1_LO_Qn_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC125  case1_vb_mn2_2 0 Type="V_DC" Vdc=case1_Vb_mn2_2 V SaveCurrent=1 
V_Source:SRC181  case2_vb_lna_ss1 0 Type="V_DC" Vdc=case2_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC196  case3_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC205  case3_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd1 V SaveCurrent=1 
aele case2_Vin_fund=case2_mn1_0*case2_Vin_fund_mn1_0+case2_mn1_1*case2_Vin_fund_mn1_1+case2_mn1_2*case2_Vin_fund_mn1_2+case2_mn1_3*case2_Vin_fund_mn1_3+case2_mn1_4*case2_Vin_fund_mn1_4+case2_mn1_5*case2_Vin_fund_mn1_5;case2_Vout_fund=case2_mn1_0*case2_Vout_fund_mn1_0+case2_mn1_1*case2_Vout_fund_mn1_1+case2_mn1_2*case2_Vout_fund_mn1_2+case2_mn1_3*case2_Vout_fund_mn1_3+case2_mn1_4*case2_Vout_fund_mn1_4+case2_mn1_5*case2_Vout_fund_mn1_5;case2_VoutDC=case2_mn1_0*case2_VoutDC_mn1_0+case2_mn1_1*case2_VoutDC_mn1_1+case2_mn1_2*case2_VoutDC_mn1_2+case2_mn1_3*case2_VoutDC_mn1_3+case2_mn1_4*case2_VoutDC_mn1_4+case2_mn1_5*case2_VoutDC_mn1_5;
V_Source:SRC193  case3_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC152  case3_vb_mn3_1_p 0 Type="V_DC" Vdc=case3_Vb_mn3_1_p V SaveCurrent=1 
Port:Term118  case3_vin_mn1_0 0 Num=16 Z=case3_Zin_lna Ohm Noise=yes 

case2_mx_dd1=0.0
case2_mx_dd2=1.0
Short:DC_Block152  N__349 case3_vin_mn1_5 Mode=1 
Port:PORT8  N__262 0 Num=13 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 
Port:PORT10  N__271 0 Num=17 Z=Rs Ohm P[1]=dbmtow(RFpower) Freq[1]=RFfreq GHz    Noise=yes Pac=polar(dbmtow(0),0) LimitPhaseNoiseToCarrier=no 

case2_Vdd_lna_ss1=2.0
case2_Vb_lna_ss1=1.47
case2_Vdd_lna_ss2=2.5
case2_Vb_lna_ss2=1.5

case1_Vb_mn3_1=1.0
case1_Vb_mn3_2=0.8
V_Source:SRC207  case3_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
case3_MN1_2:X84  case3_vin_mn1_2 case3_vout_mn1_2 case3_vb_mn1_2 
Short:DC_Block153  N__341 case3_vin_mn1_4 Mode=1 

case2_Vb_mn2_1=0.5
case2_Vb_mn2_2=0.8
case2_Vb_mn2_3=0.5
V_Source:SRC199  case3_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC158  case1_vb_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mx_sd1 V SaveCurrent=1 
MNlo_1_N:X58  case1_LO_In_mx_sd1 case1_LO_In_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC170  case1_vb_mn1_1 0 Type="V_DC" Vdc=case1_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC176  case2_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd1 SaveCurrent=1 
aele case1_Vin_fund_mn1_2=mix(HB.case1_vin_mn1_2,{0,1});case1_Vout_fund_mn1_2=mix(HB.case1_vout_mn1_2,{0,1});case1_VoutDC_mn1_2=DC.case1_vout_mn1_2;
Port:Term119  case2_vout_mn1_1 0 Num=27 Z=case2_Zin_lna Ohm Noise=yes 
aele case1_Vin_fund_mn1_4=mix(HB.case1_vin_mn1_4,{0,1});case1_Vout_fund_mn1_4=mix(HB.case1_vout_mn1_4,{0,1});case1_VoutDC_mn1_4=DC.case1_vout_mn1_4;
aele case1_Vin_fund_mn1_5=mix(HB.case1_vin_mn1_5,{0,1});case1_Vout_fund_mn1_5=mix(HB.case1_vout_mn1_5,{0,1});case1_VoutDC_mn1_5=DC.case1_vout_mn1_5;
