Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f82d61ce8154411c80d4e208d7904914 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot trial_behav xil_defaultlib.trial xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER.LC/project_1/project_1.srcs/sources_1/new/and_gate.v" Line 2. Module and_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER.LC/project_1/project_1.srcs/sources_1/new/nandGate.v" Line 1. Module nandGate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER.LC/project_1/project_1.srcs/sources_1/new/and_gate.v" Line 2. Module and_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER.LC/project_1/project_1.srcs/sources_1/new/nandGate.v" Line 1. Module nandGate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.nandGate
Compiling module xil_defaultlib.or_gate
Compiling module xil_defaultlib.newNorGate
Compiling module xil_defaultlib.xorGate
Compiling module xil_defaultlib.xnorGate
Compiling module xil_defaultlib.trial
Compiling module xil_defaultlib.glbl
Built simulation snapshot trial_behav
