; ModuleID = 'error.ll'
source_filename = "error.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-pc-linux-gnu"

@nx0 = external local_unnamed_addr global i32, align 4
@ny0 = external local_unnamed_addr global i32, align 4
@nz0 = external local_unnamed_addr global i32, align 4
@u = external local_unnamed_addr global [5 x [162 x [163 x [163 x double]]]], align 8
@iend = external local_unnamed_addr global i32, align 4
@ist = external local_unnamed_addr global i32, align 4
@jend = external local_unnamed_addr global i32, align 4
@jst = external local_unnamed_addr global i32, align 4
@nz = external local_unnamed_addr global i32, align 4
@errnm = external local_unnamed_addr global [5 x double], align 8

; Function Attrs: mustprogress null_pointer_is_valid
define dso_local void @error() local_unnamed_addr #0 !dbg !5 {
L.entry:
  %u000ijk.addr = alloca [5 x double], align 8
  tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 8 dereferenceable(40) @errnm, i8 0, i64 40, i1 false), !dbg !8
  %0 = load i32, ptr @nz, align 4, !dbg !10, !tbaa !11
  %1 = add i32 %0, -1, !dbg !10
  %2 = icmp slt i32 %1, 2, !dbg !10
  br i1 %2, label %L.B0003, label %L.B0002.preheader, !dbg !10

L.B0002.preheader:                                ; preds = %L.entry
  %3 = getelementptr inbounds double, ptr %u000ijk.addr, i64 4
  %4 = load i32, ptr @jst, align 4, !dbg !15, !tbaa !11
  %5 = load i32, ptr @jend, align 4, !dbg !15, !tbaa !11
  %6 = icmp sgt i32 %4, %5, !dbg !15
  br i1 %6, label %L.B0003, label %L.B0002

L.B0002:                                          ; preds = %L.B0002.preheader, %L.B0005
  %7 = phi double [ %63, %L.B0005 ], [ 0.000000e+00, %L.B0002.preheader ]
  %8 = phi <4 x double> [ %64, %L.B0005 ], [ zeroinitializer, %L.B0002.preheader ]
  %9 = phi i32 [ %65, %L.B0005 ], [ %0, %L.B0002.preheader ]
  %10 = phi i32 [ %66, %L.B0005 ], [ %5, %L.B0002.preheader ]
  %11 = phi i32 [ %67, %L.B0005 ], [ %5, %L.B0002.preheader ], !dbg !15
  %indvars.iv = phi i64 [ %indvars.iv.next, %L.B0005 ], [ 1, %L.B0002.preheader ], !dbg !16
  %12 = load i32, ptr @jst, align 4, !dbg !15, !tbaa !11
  %13 = icmp sgt i32 %12, %11, !dbg !15
  br i1 %13, label %L.B0005, label %L.B0025, !dbg !15

L.B0025:                                          ; preds = %L.B0002
  %14 = mul nuw nsw i64 %indvars.iv, 212552, !dbg !15
  %15 = add nuw nsw i64 %14, 137733696
  %16 = load i32, ptr @ist, align 4, !dbg !17, !tbaa !11
  %17 = load i32, ptr @iend, align 4, !dbg !17, !tbaa !11
  %18 = icmp sgt i32 %16, %17, !dbg !17
  br i1 %18, label %L.B0005, label %L.B0004.preheader

L.B0004.preheader:                                ; preds = %L.B0025
  %19 = trunc i64 %indvars.iv to i32
  br label %L.B0004, !dbg !17

L.B0004:                                          ; preds = %L.B0004.preheader, %L.B0007
  %20 = phi double [ %58, %L.B0007 ], [ %7, %L.B0004.preheader ]
  %21 = phi <4 x double> [ %59, %L.B0007 ], [ %8, %L.B0004.preheader ]
  %22 = phi i32 [ %60, %L.B0007 ], [ %10, %L.B0004.preheader ]
  %23 = phi i32 [ %61, %L.B0007 ], [ %17, %L.B0004.preheader ], !dbg !17
  %j.addr.0 = phi i32 [ %62, %L.B0007 ], [ %12, %L.B0004.preheader ], !dbg !16
  %24 = load i32, ptr @ist, align 4, !dbg !17, !tbaa !11
  %25 = icmp sgt i32 %24, %23, !dbg !17
  br i1 %25, label %L.B0007, label %L.B0026, !dbg !17

L.B0026:                                          ; preds = %L.B0004
  %26 = sext i32 %j.addr.0 to i64, !dbg !17
  %27 = mul nsw i64 %26, 1304, !dbg !17
  %28 = add nsw i64 %27, %14, !dbg !17
  %29 = add nsw i64 %15, %27
  br label %L.B0006

L.B0006:                                          ; preds = %L.B0006, %L.B0026
  %i.addr.0 = phi i32 [ %24, %L.B0026 ], [ %56, %L.B0006 ], !dbg !16
  call void @exact(i32 %i.addr.0, i32 %j.addr.0, i32 %19, ptr nonnull %u000ijk.addr) #4, !dbg !18
  %30 = sext i32 %i.addr.0 to i64, !dbg !19
  %31 = shl nsw i64 %30, 3, !dbg !19
  %32 = add nsw i64 %28, %31, !dbg !19
  %33 = getelementptr i8, ptr @u, i64 %32, !dbg !19
  %34 = load <4 x double>, ptr %u000ijk.addr, align 8, !dbg !20, !tbaa !21
  %35 = load double, ptr %33, align 8, !dbg !20, !tbaa !22
  %36 = insertelement <4 x double> undef, double %35, i64 0, !dbg !20
  %37 = getelementptr i8, ptr %33, i64 34433424, !dbg !20
  %38 = load double, ptr %37, align 8, !dbg !20, !tbaa !22
  %39 = insertelement <4 x double> %36, double %38, i64 1, !dbg !20
  %40 = getelementptr i8, ptr %33, i64 68866848, !dbg !20
  %41 = load double, ptr %40, align 8, !dbg !20, !tbaa !22
  %42 = insertelement <4 x double> %39, double %41, i64 2, !dbg !20
  %43 = getelementptr i8, ptr %33, i64 103300272, !dbg !20
  %44 = load double, ptr %43, align 8, !dbg !20, !tbaa !22
  %45 = insertelement <4 x double> %42, double %44, i64 3, !dbg !20
  %46 = fsub <4 x double> %34, %45, !dbg !20
  %47 = load <4 x double>, ptr @errnm, align 8, !dbg !19, !tbaa !21
  %48 = call <4 x double> @llvm.fma.v4f64(<4 x double> %46, <4 x double> %46, <4 x double> %47) #4, !dbg !19
  store <4 x double> %48, ptr @errnm, align 8, !dbg !19, !tbaa !21
  %49 = load double, ptr %3, align 8, !dbg !20, !tbaa !22
  %50 = add nsw i64 %29, %31, !dbg !20
  %51 = getelementptr i8, ptr @u, i64 %50, !dbg !20
  %52 = load double, ptr %51, align 8, !dbg !20, !tbaa !22
  %53 = fsub double %49, %52, !dbg !20
  %54 = load double, ptr getelementptr inbounds ([5 x double], ptr @errnm, i64 0, i64 4), align 8, !dbg !19, !tbaa !22
  %55 = call double @llvm.fma.f64(double %53, double %53, double %54) #4, !dbg !19
  store double %55, ptr getelementptr inbounds ([5 x double], ptr @errnm, i64 0, i64 4), align 8, !dbg !19, !tbaa !22
  %56 = add i32 %i.addr.0, 1, !dbg !24
  %57 = load i32, ptr @iend, align 4, !dbg !24, !tbaa !11
  %.not = icmp sgt i32 %56, %57, !dbg !24
  br i1 %.not, label %L.B0007.loopexit, label %L.B0006, !dbg !24

L.B0007.loopexit:                                 ; preds = %L.B0006
  %.pre = load i32, ptr @jend, align 4, !dbg !25, !tbaa !11
  br label %L.B0007, !dbg !25

L.B0007:                                          ; preds = %L.B0007.loopexit, %L.B0004
  %58 = phi double [ %55, %L.B0007.loopexit ], [ %20, %L.B0004 ]
  %59 = phi <4 x double> [ %48, %L.B0007.loopexit ], [ %21, %L.B0004 ]
  %60 = phi i32 [ %.pre, %L.B0007.loopexit ], [ %22, %L.B0004 ], !dbg !25
  %61 = phi i32 [ %57, %L.B0007.loopexit ], [ %23, %L.B0004 ]
  %62 = add i32 %j.addr.0, 1, !dbg !25
  %.not13 = icmp sgt i32 %62, %60, !dbg !25
  br i1 %.not13, label %L.B0005.loopexit14, label %L.B0004, !dbg !25, !llvm.loop !26

L.B0005.loopexit14:                               ; preds = %L.B0007
  %.pre18 = load i32, ptr @nz, align 4, !dbg !28, !tbaa !11
  br label %L.B0005, !dbg !28

L.B0005:                                          ; preds = %L.B0025, %L.B0005.loopexit14, %L.B0002
  %63 = phi double [ %58, %L.B0005.loopexit14 ], [ %7, %L.B0002 ], [ %7, %L.B0025 ]
  %64 = phi <4 x double> [ %59, %L.B0005.loopexit14 ], [ %8, %L.B0002 ], [ %8, %L.B0025 ]
  %65 = phi i32 [ %.pre18, %L.B0005.loopexit14 ], [ %9, %L.B0002 ], [ %9, %L.B0025 ], !dbg !28
  %66 = phi i32 [ %60, %L.B0005.loopexit14 ], [ %10, %L.B0002 ], [ %10, %L.B0025 ]
  %67 = phi i32 [ %60, %L.B0005.loopexit14 ], [ %11, %L.B0002 ], [ %11, %L.B0025 ]
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1, !dbg !28
  %68 = add i32 %65, -1, !dbg !28
  %69 = sext i32 %68 to i64, !dbg !28
  %70 = icmp slt i64 %indvars.iv.next, %69, !dbg !28
  br i1 %70, label %L.B0002, label %L.B0003, !dbg !28, !llvm.loop !29

L.B0003:                                          ; preds = %L.B0005, %L.B0002.preheader, %L.entry
  %71 = phi double [ 0.000000e+00, %L.entry ], [ 0.000000e+00, %L.B0002.preheader ], [ %63, %L.B0005 ], !dbg !30
  %72 = phi <4 x double> [ zeroinitializer, %L.entry ], [ zeroinitializer, %L.B0002.preheader ], [ %64, %L.B0005 ], !dbg !30
  %73 = load i32, ptr @nz0, align 4, !dbg !30, !tbaa !11
  %74 = add i32 %73, -2, !dbg !30
  %75 = load i32, ptr @ny0, align 4, !dbg !30, !tbaa !11
  %76 = add i32 %75, -2, !dbg !30
  %77 = load i32, ptr @nx0, align 4, !dbg !30, !tbaa !11
  %78 = add i32 %77, -2, !dbg !30
  %79 = mul i32 %76, %74, !dbg !30
  %80 = mul i32 %79, %78, !dbg !30
  %81 = sitofp i32 %80 to double, !dbg !30
  %82 = insertelement <4 x double> poison, double %81, i64 0, !dbg !30
  %83 = shufflevector <4 x double> %82, <4 x double> poison, <4 x i32> zeroinitializer, !dbg !30
  %84 = fdiv <4 x double> %72, %83, !dbg !30
  %85 = call <4 x double> @llvm.sqrt.v4f64(<4 x double> %84) #4, !dbg !30
  store <4 x double> %85, ptr @errnm, align 8, !dbg !30, !tbaa !22
  %86 = fdiv double %71, %81, !dbg !30
  %87 = call double @llvm.sqrt.f64(double %86) #4, !dbg !30
  store double %87, ptr getelementptr inbounds ([5 x double], ptr @errnm, i64 0, i64 4), align 8, !dbg !30, !tbaa !22
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local double @llvm.fma.f64(double, double, double) #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local <4 x double> @llvm.fma.v4f64(<4 x double>, <4 x double>, <4 x double>) #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local double @llvm.sqrt.f64(double) #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare dso_local <4 x double> @llvm.sqrt.v4f64(<4 x double>) #1

; Function Attrs: null_pointer_is_valid
declare dso_local void @exact(i32 signext, i32 signext, i32 signext, ptr) local_unnamed_addr #2

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #3

attributes #0 = { mustprogress null_pointer_is_valid "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #1 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #2 = { null_pointer_is_valid "target-cpu"="icelake-server" "target-features"="+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,+xsaves,-avx512fp16,-sm4,+sse4.1,+avx512ifma,+xsave,-avx512pf,+sse4.2,-tsxldtrk,-ptwrite,-widekl,-sm3,+invpcid,+64bit,+xsavec,+avx512vpopcntdq,+cmov,-avx512vp2intersect,+avx512cd,+movbe,-avxvnniint8,-avx512er,-amx-int8,-kl,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,+avx512vl,-uintr,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,+gfni,-avxvnniint16,-amx-fp16,+xsaveopt,+rdrnd,+avx512f,-amx-bf16,-avx512bf16,+avx512vnni,+cx8,+avx512bw,+sse3,+pku,+fsgsbase,-clzero,-mwaitx,-lwp,+lzcnt,+sha,-movdir64b,+wbnoinvd,-enqcmd,-prefetchwt1,-avxneconvert,-tbm,+pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,+avx512bitalg,-rdpru,+clwb,+mmx,+sse2,+rdseed,+avx512vbmi2,-prefetchi,+rdpid,-fma4,+avx512vbmi,-shstk,+vaes,-waitpkg,+sgx,+fxsr,+avx512dq,-sse4a" }
attributes #3 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #4 = { mustprogress }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}

!0 = !{i32 2, !"Dwarf Version", i32 4}
!1 = !{i32 2, !"Debug Info Version", i32 3}
!2 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus, file: !3, producer: " NVC++ 24.7-0", isOptimized: false, runtimeVersion: 0, emissionKind: FullDebug, enums: !4, retainedTypes: !4, globals: !4, imports: !4)
!3 = !DIFile(filename: "error.c", directory: "/mnt/lbosm1/home/yonif/NPB-fornow/NPB-paper/openacc-npb-saturator-transformed-intel_migration/LU/LU")
!4 = !{}
!5 = distinct !DISubprogram(name: "error", scope: !2, file: !3, line: 70, type: !6, scopeLine: 70, spFlags: DISPFlagDefinition, unit: !2)
!6 = !DISubroutineType(types: !7)
!7 = !{null}
!8 = !DILocation(line: 79, column: 1, scope: !9)
!9 = !DILexicalBlock(scope: !5, file: !3, line: 70, column: 1)
!10 = !DILocation(line: 82, column: 1, scope: !9)
!11 = !{!12, !12, i64 0, i64 0}
!12 = !{!"int", !13}
!13 = !{!"omnipotent char", !14}
!14 = !{!"PGI C[++] TBAA"}
!15 = !DILocation(line: 83, column: 1, scope: !9)
!16 = !DILocation(line: 0, scope: !9)
!17 = !DILocation(line: 84, column: 1, scope: !9)
!18 = !DILocation(line: 85, column: 1, scope: !9)
!19 = !DILocation(line: 88, column: 1, scope: !9)
!20 = !DILocation(line: 87, column: 1, scope: !9)
!21 = !{!13, !13, i64 0, i64 0}
!22 = !{!23, !23, i64 0, i64 0}
!23 = !{!"double", !13}
!24 = !DILocation(line: 90, column: 1, scope: !9)
!25 = !DILocation(line: 91, column: 1, scope: !9)
!26 = distinct !{!26, !27}
!27 = !{!"llvm.loop.unswitch.partial.disable"}
!28 = !DILocation(line: 92, column: 1, scope: !9)
!29 = distinct !{!29, !27}
!30 = !DILocation(line: 95, column: 1, scope: !9)
!31 = !DILocation(line: 106, column: 1, scope: !9)
