###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41643   # Number of WRITE/WRITEP commands
num_reads_done                 =      2121094   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1818029   # Number of read row buffer hits
num_read_cmds                  =      2121075   # Number of READ/READP commands
num_writes_done                =        41651   # Number of read requests issued
num_write_row_hits             =        25246   # Number of write row buffer hits
num_act_cmds                   =       321752   # Number of ACT commands
num_pre_cmds                   =       321725   # Number of PRE commands
num_ondemand_pres              =       294406   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645575   # Cyles of rank active rank.0
rank_active_cycles.1           =      9612453   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354425   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       387547   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1985047   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        83183   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        28499   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18168   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        15332   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9556   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6154   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4330   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3000   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2055   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7474   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            9   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           40   # Write cmd latency (cycles)
write_latency[100-119]         =           67   # Write cmd latency (cycles)
write_latency[120-139]         =           80   # Write cmd latency (cycles)
write_latency[140-159]         =           69   # Write cmd latency (cycles)
write_latency[160-179]         =           87   # Write cmd latency (cycles)
write_latency[180-199]         =          133   # Write cmd latency (cycles)
write_latency[200-]            =        41141   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           24   # Read request latency (cycles)
read_latency[20-39]            =       525712   # Read request latency (cycles)
read_latency[40-59]            =       213977   # Read request latency (cycles)
read_latency[60-79]            =       188635   # Read request latency (cycles)
read_latency[80-99]            =       128025   # Read request latency (cycles)
read_latency[100-119]          =       103598   # Read request latency (cycles)
read_latency[120-139]          =        90683   # Read request latency (cycles)
read_latency[140-159]          =        74168   # Read request latency (cycles)
read_latency[160-179]          =        62655   # Read request latency (cycles)
read_latency[180-199]          =        53773   # Read request latency (cycles)
read_latency[200-]             =       679844   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.07882e+08   # Write energy
read_energy                    =  8.55217e+09   # Read energy
act_energy                     =  8.80313e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70124e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.86023e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01884e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99817e+09   # Active standby energy rank.1
average_read_latency           =      259.869   # Average read request latency (cycles)
average_interarrival           =      4.62361   # Average request interarrival latency (cycles)
total_energy                   =  2.27182e+10   # Total energy (pJ)
average_power                  =      2271.82   # Average power (mW)
average_bandwidth              =      18.4554   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41279   # Number of WRITE/WRITEP commands
num_reads_done                 =      2128155   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1775257   # Number of read row buffer hits
num_read_cmds                  =      2128144   # Number of READ/READP commands
num_writes_done                =        41279   # Number of read requests issued
num_write_row_hits             =        24755   # Number of write row buffer hits
num_act_cmds                   =       371836   # Number of ACT commands
num_pre_cmds                   =       371810   # Number of PRE commands
num_ondemand_pres              =       344256   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641662   # Cyles of rank active rank.0
rank_active_cycles.1           =      9632538   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358338   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       367462   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1995455   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        79066   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        27944   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18174   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        15109   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9804   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6407   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4463   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3084   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2166   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7766   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =           15   # Write cmd latency (cycles)
write_latency[100-119]         =           29   # Write cmd latency (cycles)
write_latency[120-139]         =           51   # Write cmd latency (cycles)
write_latency[140-159]         =           68   # Write cmd latency (cycles)
write_latency[160-179]         =           57   # Write cmd latency (cycles)
write_latency[180-199]         =           76   # Write cmd latency (cycles)
write_latency[200-]            =        40976   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           14   # Read request latency (cycles)
read_latency[20-39]            =       478966   # Read request latency (cycles)
read_latency[40-59]            =       204182   # Read request latency (cycles)
read_latency[60-79]            =       195654   # Read request latency (cycles)
read_latency[80-99]            =       133496   # Read request latency (cycles)
read_latency[100-119]          =       110475   # Read request latency (cycles)
read_latency[120-139]          =        97703   # Read request latency (cycles)
read_latency[140-159]          =        79259   # Read request latency (cycles)
read_latency[160-179]          =        66679   # Read request latency (cycles)
read_latency[180-199]          =        57117   # Read request latency (cycles)
read_latency[200-]             =       704610   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.06065e+08   # Write energy
read_energy                    =  8.58068e+09   # Read energy
act_energy                     =  1.01734e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72002e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.76382e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0164e+09   # Active standby energy rank.0
act_stb_energy.1               =   6.0107e+09   # Active standby energy rank.1
average_read_latency           =      253.847   # Average read request latency (cycles)
average_interarrival           =      4.60946   # Average request interarrival latency (cycles)
total_energy                   =  2.28842e+10   # Total energy (pJ)
average_power                  =      2288.42   # Average power (mW)
average_bandwidth              =      18.5125   # Average bandwidth
