#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 14 22:55:58 2018
# Process ID: 10648
# Current directory: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10680 C:\Users\Nicklas Frahm\Desktop\GitLab\Uni\spro4-em\vivado\risc-cpu\risc-cpu.xpr
# Log file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/vivado.log
# Journal file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programme/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 725.863 ; gain = 40.395
update_compile_order -fileset sources_1
launch_simulation -simset tests -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1027.344 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1027.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 7 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1153.789 ; gain = 422.570
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v"
write_verilog: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 1296.516 ; gain = 142.727
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'risc_controller_8_test' in fileset 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
"xvlog --incr --relax -prj risc_controller_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module LDCP_HD1
INFO: [VRFC 10-311] analyzing module LDCP_HD2
INFO: [VRFC 10-311] analyzing module LDCP_HD3
INFO: [VRFC 10-311] analyzing module LDCP_HD4
INFO: [VRFC 10-311] analyzing module LDCP_HD5
INFO: [VRFC 10-311] analyzing module LDCP_HD6
INFO: [VRFC 10-311] analyzing module risc_controller_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj risc_controller_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/risc_controller_8_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity risc_controller_8_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot risc_controller_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.risc_controller_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.LDCP_HD1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.LDCP_HD2
Compiling module xil_defaultlib.LDCP_HD3
Compiling module xil_defaultlib.LDCP_HD4
Compiling module xil_defaultlib.LDCP_HD5
Compiling module xil_defaultlib.LDCP_HD6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.risc_controller_8
Compiling architecture structural of entity xil_defaultlib.risc_controller_8_test
Built simulation snapshot risc_controller_8_test_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "risc_controller_8_test_time_impl -key {Post-Implementation:tests:Timing:risc_controller_8_test} -tclbatch {risc_controller_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source risc_controller_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'risc_controller_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1703.391 ; gain = 972.172
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset tests -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'risc_controller_8_test' in fileset 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
"xvlog --incr --relax -prj risc_controller_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module LDCP_HD1
INFO: [VRFC 10-311] analyzing module LDCP_HD2
INFO: [VRFC 10-311] analyzing module LDCP_HD3
INFO: [VRFC 10-311] analyzing module LDCP_HD4
INFO: [VRFC 10-311] analyzing module LDCP_HD5
INFO: [VRFC 10-311] analyzing module LDCP_HD6
INFO: [VRFC 10-311] analyzing module risc_controller_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj risc_controller_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/risc_controller_8_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity risc_controller_8_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot risc_controller_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.risc_controller_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.LDCP_HD1
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.LDCP_HD2
Compiling module xil_defaultlib.LDCP_HD3
Compiling module xil_defaultlib.LDCP_HD4
Compiling module xil_defaultlib.LDCP_HD5
Compiling module xil_defaultlib.LDCP_HD6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.risc_controller_8
Compiling architecture structural of entity xil_defaultlib.risc_controller_8_test
Built simulation snapshot risc_controller_8_test_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1751.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "risc_controller_8_test_time_impl -key {Post-Implementation:tests:Timing:risc_controller_8_test} -tclbatch {risc_controller_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source risc_controller_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 331800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 331800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 331800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 331800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 332247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 332247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 332247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 332247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 332285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 332838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 332838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 332838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 431800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 431800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 431800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 431800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 432247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 432247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 432247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 432247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 432285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 432838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 432838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 432838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 531800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 531800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 531800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 531800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 532247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 532247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 532247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 532247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 532285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 532838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 532838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 532838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 631800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 631800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 631800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 631800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 632247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 632247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 632247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 632247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 632285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 632838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 632838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 632838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 731800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 731800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 731800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 731800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 732247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 732247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 732247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 732247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 732285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 732838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 732838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 732838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 831800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 831800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 831800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 831800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 832247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 832247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 832247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 832247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 832285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 832838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 832838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 832838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_318 at time 931800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/c_enable_reg/TChk169_318 at time 931800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/d_enable_reg/TChk169_318 at time 931800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_318 at time 931800 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[0]/TChk169_318 at time 932247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/alu_sel_reg[1]/TChk169_318 at time 932247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[1]/TChk169_318 at time 932247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_reset_reg/TChk169_318 at time 932247 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_a_sel_reg[0]/TChk169_318 at time 932285 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_318 at time 932838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_318 at time 932838 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_318 at time 932838 ps $width (negedge G,(0:0:0),0,notifier) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'risc_controller_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1751.504 ; gain = 2.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 23:09:18 2018...
