# Verilog_Programs
A 3-input majority detector is a combinational logic circuit that outputs 1 when two or more inputs are HIGH; otherwise, it outputs 0. It can be implemented in dataflow modeling using a Boolean expression or in gate-level modeling using basic AND and OR gates.
