{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 08:22:02 2018 " "Info: Processing started: Fri Jun 08 08:22:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla16 -c cla16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cla16 -c cla16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vuaparalela16bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vuaparalela16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela16bits-synth " "Info: Found design unit 1: vuaparalela16bits-synth" {  } { { "vuaparalela16bits.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/vuaparalela16bits.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela16bits " "Info: Found entity 1: vuaparalela16bits" {  } { { "vuaparalela16bits.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/vuaparalela16bits.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vuaparalela.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vuaparalela.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela-synth " "Info: Found design unit 1: vuaparalela-synth" {  } { { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/vuaparalela.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela " "Info: Found entity 1: vuaparalela" {  } { { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/vuaparalela.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_pg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_pg-synth " "Info: Found design unit 1: fulladder_pg-synth" {  } { { "fulladder_pg.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/fulladder_pg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_pg " "Info: Found entity 1: fulladder_pg" {  } { { "fulladder_pg.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/fulladder_pg.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla16-struct " "Info: Found design unit 1: cla16-struct" {  } { { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla16 " "Info: Found entity 1: cla16" {  } { { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Info: Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info: Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla4.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla16 " "Info: Elaborating entity \"cla16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla4:cla4_1 " "Info: Elaborating entity \"cla4\" for hierarchy \"cla4:cla4_1\"" {  } { { "cla16.vhd" "cla4_1" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_pg cla4:cla4_1\|fulladder_pg:somador0 " "Info: Elaborating entity \"fulladder_pg\" for hierarchy \"cla4:cla4_1\|fulladder_pg:somador0\"" {  } { { "cla4.vhd" "somador0" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla4.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela cla4:cla4_1\|vuaparalela:carry " "Info: Elaborating entity \"vuaparalela\" for hierarchy \"cla4:cla4_1\|vuaparalela:carry\"" {  } { { "cla4.vhd" "carry" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla4.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela16bits vuaparalela16bits:vua_16 " "Info: Elaborating entity \"vuaparalela16bits\" for hierarchy \"vuaparalela16bits:vua_16\"" {  } { { "cla16.vhd" "vua_16" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "p " "Warning: Inserted always-enabled tri-state buffer between \"p\" and its non-tri-state driver." {  } { { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 7 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "g " "Warning: Inserted always-enabled tri-state buffer between \"g\" and its non-tri-state driver." {  } { { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 7 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "p~synth " "Warning: Node \"p~synth\"" {  } { { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "g~synth " "Warning: Node \"g~synth\"" {  } { { "cla16.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/CLA_16bits/cla16.vhd" 7 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Info: Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Info: Implemented 33 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Info: Implemented 72 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 08:22:05 2018 " "Info: Processing ended: Fri Jun 08 08:22:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
