{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429295886866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429295886867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 13:38:05 2015 " "Processing started: Fri Apr 17 13:38:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429295886867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429295886867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429295886867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1429295887348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_ip_core.vhd 10 5 " "Found 10 design units, including 5 entities, in source file lab8_ip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP2BCD-LOOKUP " "Found design unit 1: TEMP2BCD-LOOKUP" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CLOCK_DIVIDE-BEHAVIORAL " "Found design unit 2: CLOCK_DIVIDE-BEHAVIORAL" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 BINTOHEX-ARRY_IMPLEMENTATION " "Found design unit 3: BINTOHEX-ARRY_IMPLEMENTATION" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 472 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 TRBUF-BEHAVIORAL " "Found design unit 4: TRBUF-BEHAVIORAL" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 495 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 lab8-STRUCTURAL " "Found design unit 5: lab8-STRUCTURAL" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 531 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEMP2BCD " "Found entity 1: TEMP2BCD" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLOCK_DIVIDE " "Found entity 2: CLOCK_DIVIDE" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_ENTITY_NAME" "3 BINTOHEX " "Found entity 3: BINTOHEX" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_ENTITY_NAME" "4 TRBUF " "Found entity 4: TRBUF" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8 " "Found entity 5: lab8" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429295889025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab8.v(45) " "Verilog HDL information at lab8.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429295889034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1620_INTERFACE " "Found entity 1: DS1620_INTERFACE" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429295889034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429295889034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429295889093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDE CLOCK_DIVIDE:C1 " "Elaborating entity \"CLOCK_DIVIDE\" for hierarchy \"CLOCK_DIVIDE:C1\"" {  } { { "lab8_ip_core.vhd" "C1" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429295889117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMP2BCD TEMP2BCD:C2 " "Elaborating entity \"TEMP2BCD\" for hierarchy \"TEMP2BCD:C2\"" {  } { { "lab8_ip_core.vhd" "C2" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429295889129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS1620_INTERFACE DS1620_INTERFACE:C3 " "Elaborating entity \"DS1620_INTERFACE\" for hierarchy \"DS1620_INTERFACE:C3\"" {  } { { "lab8_ip_core.vhd" "C3" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429295889177 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(48) " "Verilog HDL Always Construct warning at lab8.v(48): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889198 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(54) " "Verilog HDL Always Construct warning at lab8.v(54): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889198 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(56) " "Verilog HDL Always Construct warning at lab8.v(56): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889198 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CLR lab8.v(59) " "Verilog HDL Always Construct warning at lab8.v(59): variable \"CLR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889198 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(68) " "Verilog HDL Always Construct warning at lab8.v(68): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889198 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(76) " "Verilog HDL Always Construct warning at lab8.v(76): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(84) " "Verilog HDL Always Construct warning at lab8.v(84): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(92) " "Verilog HDL Always Construct warning at lab8.v(92): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dq_out_buff lab8.v(93) " "Verilog HDL Always Construct warning at lab8.v(93): variable \"dq_out_buff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DQ_IN lab8.v(94) " "Verilog HDL Always Construct warning at lab8.v(94): variable \"DQ_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(98) " "Verilog HDL Always Construct warning at lab8.v(98): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lab8.v(100) " "Verilog HDL assignment warning at lab8.v(100): truncated value with size 32 to match size of target (9)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(104) " "Verilog HDL Always Construct warning at lab8.v(104): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count lab8.v(107) " "Verilog HDL Always Construct warning at lab8.v(107): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lab8.v(107) " "Verilog HDL assignment warning at lab8.v(107): truncated value with size 32 to match size of target (6)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK_OUT lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"CLK_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dq_out_buff lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"dq_out_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889199 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DQ_OUT lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"DQ_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TRI_EN lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"TRI_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TEMP lab8.v(45) " "Verilog HDL Always Construct warning at lab8.v(45): inferring latch(es) for variable \"TEMP\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] lab8.v(45) " "Inferred latch for \"TEMP\[0\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] lab8.v(45) " "Inferred latch for \"TEMP\[1\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] lab8.v(45) " "Inferred latch for \"TEMP\[2\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] lab8.v(45) " "Inferred latch for \"TEMP\[3\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] lab8.v(45) " "Inferred latch for \"TEMP\[4\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] lab8.v(45) " "Inferred latch for \"TEMP\[5\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] lab8.v(45) " "Inferred latch for \"TEMP\[6\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[7\] lab8.v(45) " "Inferred latch for \"TEMP\[7\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[8\] lab8.v(45) " "Inferred latch for \"TEMP\[8\]\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TRI_EN lab8.v(45) " "Inferred latch for \"TRI_EN\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889200 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DQ_OUT lab8.v(45) " "Inferred latch for \"DQ_OUT\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST lab8.v(45) " "Inferred latch for \"RST\" at lab8.v(45)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] lab8.v(51) " "Inferred latch for \"count\[0\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] lab8.v(51) " "Inferred latch for \"count\[1\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] lab8.v(51) " "Inferred latch for \"count\[2\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] lab8.v(51) " "Inferred latch for \"count\[3\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] lab8.v(51) " "Inferred latch for \"count\[4\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] lab8.v(51) " "Inferred latch for \"count\[5\]\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_OUT lab8.v(51) " "Inferred latch for \"CLK_OUT\" at lab8.v(51)" {  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429295889201 "|lab8|DS1620_INTERFACE:C3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRBUF TRBUF:C4 " "Elaborating entity \"TRBUF\" for hierarchy \"TRBUF:C4\"" {  } { { "lab8_ip_core.vhd" "C4" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429295889203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINTOHEX BINTOHEX:C5 " "Elaborating entity \"BINTOHEX\" for hierarchy \"BINTOHEX:C5\"" {  } { { "lab8_ip_core.vhd" "C5" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429295889228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429295890213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DS1620_INTERFACE:C3\|CLK_OUT " "Latch DS1620_INTERFACE:C3\|CLK_OUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLOCK_DIVIDE:C1\|CLK_OUT " "Ports D and ENA on the latch are fed by the same signal CLOCK_DIVIDE:C1\|CLK_OUT" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 445 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1429295890312 ""}  } { { "lab8.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1429295890312 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 524 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 525 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 526 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 526 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 526 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab8_ip_core.vhd" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/lab8_ip_core.vhd" 527 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429295890375 "|lab8|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429295890375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429295890646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/lab08/output_files/lab8.map.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/lab08/output_files/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429295890962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429295891142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429295891142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429295891228 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429295891228 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429295891228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429295891228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429295891228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429295891270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 13:38:11 2015 " "Processing ended: Fri Apr 17 13:38:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429295891270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429295891270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429295891270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429295891270 ""}
