// Seed: 1349844181
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input wand  id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd77
) (
    output tri1  id_0,
    input  uwire _id_1,
    output wire  id_2 [1 : -1],
    output tri0  id_3,
    output logic id_4,
    input  tri0  id_5
);
  wire [1 : ~  id_1] id_7;
  always id_4 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
