

<img src="https://s2.loli.net/2023/04/12/K7ciZAVULrT6GCt.png" alt="icon.png" width='600px' />

FeatherCPUæ˜¯ä¸€ä¸ªæ”¯æŒRV32IæŒ‡ä»¤é›†çš„è½»é‡çº§CPUå†…æ ¸ï¼Œæµ‹è¯•è¿è¡ŒäºMinisyså¼€å‘æ¿ã€‚

å—æ–¹ç§‘æŠ€å¤§å­¦**CS214-è®¡ç®—æœºç»„æˆåŸç†**è¯¾ç¨‹é¡¹ç›®ã€‚

è‹±æ–‡ä»‹ç»æ–‡æ¡£è¯·ç§»æ­¥[README](../README.md)

## Contributors

| å­¦å·     | å§“å                                              | è´¡çŒ®ç‡ |
| -------- | ------------------------------------------------- | ------ |
| 12111624 | [GuTaoZi](https://github.com/GuTaoZi)             | 50%    |
| 12112012 | [Jayfeather233](https://github.com/Jayfeather233) | 50%    |

|      | ç»“æ„ | æŒ‡ä»¤é›† | æ–‡æ¡£ | IF   | ID   | EX   | MEM  | WB   | IO   | æ±‡ç¼– | ä»¿çœŸ | è§†é¢‘ |
| ---- | ---- | ------ | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- | ---- |
| ğŸ‘    |      | âœ”      | âœ”    |      | âœ”    | âœ”    |      | âœ”    | âœ”    |      | âœ”    | âœ”    |
| ğŸª¶    | âœ”    |        |      | âœ”    |      | âœ”    | âœ”    | âœ”    | âœ”    | âœ”    | âœ”    | âœ”    |

## å¾…åŠ

- [x] CPUç‰¹æ€§
  - [x] ISAè®¾è®¡
  - [x] å¯»å€ç©ºé—´è®¾è®¡
  - [x] å¤šå‘¨æœŸæµæ°´çº¿è®¾è®¡
  - [x] è°ƒè¯•
- [x] CPUæ¥å£
  - [x] æ—¶é’Ÿ
  - [x] å¤ä½
  - [x] Uartæ¥å£
  - [x] å…¶ä»–IO: çŸ©é˜µé”®ç›˜ï¼Œæ•°ç ç®¡
- [x] CPUå†…éƒ¨ç»“æ„
  - [x] å­æ¨¡å—æ¥å£è¿æ¥å…³ç³»
  - [x] å­æ¨¡å—è®¾è®¡è¯´æ˜
- [x] æµ‹è¯•è¯´æ˜
  - [x] åŸºç¡€æµ‹è¯•é›† \#1
  - [x] åŸºç¡€æµ‹è¯•é›† \#2
  - [x] Bonusæµ‹è¯•
  - [ ] Bonuså±•ç¤ºè§†é¢‘
- [x] é—®é¢˜ä¸æ€»ç»“

## ä»£ç è§„èŒƒ

æœ¬é¡¹ç›®ä»£ç è§„èŒƒéƒ¨åˆ†å‚è€ƒäº [Verilog Coding Style](https://verilogcodingstyle.readthedocs.io/en/latest/index.html).

## CPUç‰¹æ€§

### åŸºç¡€ä¿¡æ¯

æ¶æ„ï¼šå“ˆä½›æ¶æ„

CPUé¢‘ç‡ï¼š25 MHz

CPIï¼š2 å‘¨æœŸ/æŒ‡ä»¤

32ä¸ª32ä½å¯„å­˜å™¨ï¼šx0-x31

### æŒ‡ä»¤é›†

æœ¬é¡¹ç›®æŒ‡ä»¤é›†åŸºäº `RV32I` è®¾è®¡ï¼Œè¿›è¡Œäº†å°å¹…ä¿®æ”¹ã€‚

32ä½æŒ‡ä»¤, 32ä¸ª32ä½é€šç”¨å¯„å­˜å™¨ã€‚

åœ¨RV23IæŒ‡ä»¤é›†çš„åŸºç¡€ä¸Šå¢åŠ äº†è‹¥å¹²æœ‰ç¬¦å·è¿ç®—æŒ‡ä»¤ã€‚

è¯¦å‚ [Feather ISA](doc/FeatherISA.md).

## CPUæ¥å£

### æ—¶é’Ÿ

- FPGAæ—¶é’Ÿé¢‘ç‡ï¼š100 MHz
- CPUæ—¶é’Ÿé¢‘ç‡ï¼š25 MHz

### è¾“å…¥æ¥å£

- Uartæ¥å£ï¼Œç”¨äºæŒ‡ä»¤å’Œæ•°æ®çš„è¾“å…¥
- 4X4çŸ©é˜µé”®ç›˜ï¼Œç”¨äºå†…å­˜æ˜ å°„è¾“å…¥
- 24ä¸ªæ‹¨ç å¼€å…³ï¼Œç”¨äºdebugè¾“å…¥å’Œåœºæ™¯æµ‹è¯•
- é‡ç½®æŒ‰é’®ï¼šP5
- è¾“å…¥ç¡®è®¤æŒ‰é’®ï¼šP10
- é‡ç½®è¾“å…¥æŒ‰é’®ï¼šP1
- è°ƒè¯•æŒ‰é’®ï¼šR1

### è¾“å‡ºæ¥å£

- å…«æ®µæ•°ç ç®¡ï¼Œæ˜¾ç¤ºé”®ç›˜è¾“å…¥æ•°æ®åŠCPUå†…éƒ¨ä¿¡æ¯
- 24LEDç¯ï¼Œç”¨äºå†…å­˜æ˜ å°„è¾“å‡º

## CPUå†…éƒ¨ç»“æ„

### å­æ¨¡å—æ¥å£è¿æ¥å…³ç³»å›¾

![image.png](https://s2.loli.net/2023/05/27/CA4oYWeUBuwfrsa.png)

### æ¨¡å—æè¿°

~~è¿™å—å°±ä¸ç¿»è¯‘äº†ï¼Œè‹±æ–‡è¯´æ˜ä¹Ÿå¾ˆtrivial~~

#### Top

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>fpga_clk</td>
        <td>I</td>
        <td>Hardware</td>
        <td>FPGA clock signal</td>
    </tr>
    <tr>
        <td>rst_raw</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Reset signal before de-jittered</td>
    </tr>
    <tr>
        <td>upg_rx</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart input data</td>
    </tr>
    <tr>
        <td>kb_row</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Keyboard row signal</td>
    </tr>
    <tr>
        <td>debug_btn</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Debug button signal</td>
    </tr>
    <tr>
        <td>sw</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Switches signal</td>
    </tr>
    <tr>
        <td>kb_ack_btn</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Keyboard ACK signal</td>
    </tr>
    <tr>
        <td>kb_cancel_btn</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Keyboard input reset signal</td>
    </tr>
    <tr>
        <td>filter_test_btn</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Filter test button signal</td>
    </tr>
    <tr>
        <td>kb_col</td>
        <td>O</td>
        <td>Hardware</td>
        <td>Keyboard col signal</td>
    </tr>
    <tr>
        <td>upg_tx</td>
        <td>O</td>
        <td>Uart</td>
        <td>Uart send back data</td>
    </tr>
    <tr>
        <td>led_o</td>
        <td>O</td>
        <td>Hardware</td>
        <td>LED state</td>
    </tr>
    <tr>
        <td>seg_cho</td>
        <td>O</td>
        <td>Hardware</td>
        <td>Segment tube select signal</td>
    </tr>
    <tr>
        <td>seg_lit</td>
        <td>O</td>
        <td>Hardware</td>
        <td>Segment tube data to display</td>
    </tr>
</table></details>


#### PC

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>i_clk</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU clock signal</td>
    </tr>
    <tr>
        <td>i_rst</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Reset signal</td>
    </tr>
    <tr>
        <td>i_Jal</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Jal instruction enable</td>
    </tr>
    <tr>
        <td>i_Jalr</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Jalr instruction enable</td>
    </tr>
    <tr>
        <td>i_pc_en</td>
        <td>I</td>
        <td>Top</td>
        <td>PC update enable</td>
    </tr>
    <tr>
        <td>i_branch</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Branch instruction enable</td>
    </tr>
    <tr>
        <td>i_Jal_imm</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Jal immediate</td>
    </tr>
    <tr>
        <td>i_alu_val</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Result of ALU for updating PC</td>
    </tr>
    <tr>
        <td>o_pc</td>
        <td>O</td>
        <td>Top</td>
        <td>Current PC</td>
    </tr>
    <tr>
        <td>o_next_pc</td>
        <td>O</td>
        <td>Top</td>
        <td>Next PC, for debugging</td>
    </tr>
    <tr>
        <td>o_pc_rb</td>
        <td>O</td>
        <td>Top</td>
        <td>PC to write back for Jal(r)</td>
    </tr>
</table></details>


#### InsMem

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>i_pc</td>
        <td>I</td>
        <td>PC</td>
        <td>Program counter</td>
    </tr>
    <tr>
        <td>i_clk</td>
        <td>I</td>
        <td>Hardware</td>
        <td>FPGA clock signal</td>
    </tr>
    <tr>
        <td>i_uart_ena</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart-write enable signal</td>
    </tr>
    <tr>
        <td>i_uart_done</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart write-complete signal</td>
    </tr>
    <tr>
        <td>i_uart_clk</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart clock signal</td>
    </tr>
    <tr>
        <td>i_uart_addr</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart-write memory address</td>
    </tr>
    <tr>
        <td>i_uart_data</td>
        <td>I</td>
        <td>Uart</td>
        <td>Data to write in, from uart</td>
    </tr>
    <tr>
        <td>o_inst</td>
        <td>O</td>
        <td>ID</td>
        <td>Instruction read out</td>
    </tr>
</table></details>


#### InstDecoder

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>i_inst</td>
        <td>I</td>
        <td>InstMem</td>
        <td>Instruction to decode</td>
    </tr>
    <tr>
        <td>o_rs1_idx</td>
        <td>O</td>
        <td>ALU</td>
        <td>Index of first register</td>
    </tr>
    <tr>
        <td>o_rs2_idx</td>
        <td>O</td>
        <td>ALU</td>
        <td>Index of second register</td>
    </tr>
    <tr>
        <td>o_imm</td>
        <td>O</td>
        <td>ALU</td>
        <td>Immediate number decoded</td>
    </tr>
    <tr>
        <td>o_alu_op</td>
        <td>O</td>
        <td>ALU</td>
        <td>ALU operator number</td>
    </tr>
    <tr>
        <td>o_mem_read</td>
        <td>O</td>
        <td>DMA</td>
        <td>Memory read enable</td>
    </tr>
    <tr>
        <td>o_mem_write</td>
        <td>O</td>
        <td>DMA</td>
        <td>Memory write enable</td>
    </tr>
    <tr>
        <td>o_mem_to_reg</td>
        <td>O</td>
        <td>DMA</td>
        <td>Memory write back</td>
    </tr>
    <tr>
        <td>o_inst_type</td>
        <td>O</td>
        <td>ALU</td>
        <td>Instruction type</td>
    </tr>
    <tr>
        <td>funct10</td>
        <td>O</td>
        <td>Top</td>
        <td>{funct3, funct7}</td>
    </tr>
</table></details>


#### Register

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>i_read_addr1</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Index of first register</td>
    </tr>
    <tr>
        <td>i_read_addr2</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Index of second register</td>
    </tr>
    <tr>
        <td>i_write_addr</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Index of write-back register</td>
    </tr>
    <tr>
        <td>i_write_data</td>
        <td>I</td>
        <td>Top</td>
        <td>Data to write back</td>
    </tr>
    <tr>
        <td>i_write_en</td>
        <td>I</td>
        <td>Top</td>
        <td>Write back enable</td>
    </tr>
    <tr>
        <td>i_clk</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU clock signal</td>
    </tr>
    <tr>
        <td>i_rst</td>
        <td>I</td>
        <td>Hardware</td>
        <td>Reset signal</td>
    </tr>
    <tr>
        <td>i_debug_idx</td>
        <td>I</td>
        <td>Top</td>
        <td>Index of register to display</td>
    </tr>
    <tr>
        <td>o_read_data1</td>
        <td>O</td>
        <td>ALU</td>
        <td>Value of first register</td>
    </tr>
    <tr>
        <td>o_read_data2</td>
        <td>O</td>
        <td>ALU</td>
        <td>Value of second register</td>
    </tr>
    <tr>
        <td>o_debug_data</td>
        <td>O</td>
        <td>ALU</td>
        <td>Value of display register</td>
    </tr>
</table></details>


#### ALU

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>i_src1</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>First operand</td>
    </tr>
    <tr>
        <td>i_src2</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Second operand</td>
    </tr>
    <tr>
        <td>i_branch_val_i</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>Immediate for B inst</td>
    </tr>
    <tr>
        <td>i_ALU_op</td>
        <td>I</td>
        <td>InstDecoder</td>
        <td>ALU operator number</td>
    </tr>
    <tr>
        <td>i_rst</td>
        <td>I</td>
        <td>Top</td>
        <td>Reset signal</td>
    </tr>
    <tr>
        <td>o_ALU_ouput</td>
        <td>O</td>
        <td>Top</td>
        <td>Result</td>
    </tr>
    <tr>
        <td>o_overflow</td>
        <td>O</td>
        <td>Top</td>
        <td>Overflow identifier</td>
    </tr>
</table></details>


#### DMA

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>hdw_clk</td>
        <td>I</td>
        <td>Top</td>
        <td>FPGA clock signal</td>
    </tr>
    <tr>
        <td>cpu_clk</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU clock signal</td>
    </tr>
    <tr>
        <td>cpu_mem_ena</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU-access memory signal</td>
    </tr>
    <tr>
        <td>cpu_addr</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU-access memory address</td>
    </tr>
    <tr>
        <td>cpu_write_data</td>
        <td>I</td>
        <td>Top</td>
        <td>Data to write in, from CPU</td>
    </tr>
    <tr>
        <td>cpu_mem_read_ena</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU-read memory signal</td>
    </tr>
    <tr>
        <td>cpu_mem_write_ena</td>
        <td>I</td>
        <td>Top</td>
        <td>CPU-write memory signal</td>
    </tr>
    <tr>
        <td>hdw_sw_data</td>
        <td>I</td>
        <td>Hardware</td>
        <td>MMIO data from switches</td>
    </tr>
    <tr>
        <td>hdw_keybd_data</td>
        <td>I</td>
        <td>Hardware</td>
        <td>MMIO data from keyboard</td>
    </tr>
    <tr>
        <td>hdw_ack_btn</td>
        <td>I</td>
        <td>Hardware</td>
        <td>MMIO data from ACK button</td>
    </tr>
    <tr>
        <td>uart_ena</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart-write memory signal</td>
    </tr>
    <tr>
        <td>uart_done</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart-complete signal</td>
    </tr>
    <tr>
        <td>uart_clk</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart clock signal</td>
    </tr>
    <tr>
        <td>uart_addr</td>
        <td>I</td>
        <td>Uart</td>
        <td>Uart-write memory address</td>
    </tr>
    <tr>
        <td>uart_data</td>
        <td>I</td>
        <td>Uart</td>
        <td>Data to write in, from uart</td>
    </tr>
    <tr>
        <td>read_data</td>
        <td>O</td>
        <td>Top</td>
        <td>Data read from data memory</td>
    </tr>
    <tr>
        <td>hdw_led_data</td>
        <td>O</td>
        <td>Hardware</td>
        <td>MMIO data for leds</td>
    </tr>
</table></details>


#### DataMem

<details><table>
    <tr>
        <td><b>Port</b></td>
        <td><b>I/O</b></td>
        <td><b>Src/Dst</b></td>
        <td><b>Description</b></td>
    </tr>
    <tr>
        <td>i_addr</td>
        <td>I</td>
        <td>DMA</td>
        <td>The address of demanded data</td>
    </tr>
    <tr>
        <td>i_write_data</td>
        <td>I</td>
        <td>DMA</td>
        <td>The data to write in</td>
    </tr>
    <tr>
        <td>i_mem_read</td>
        <td>I</td>
        <td>DMA</td>
        <td>Read enable</td>
    </tr>
    <tr>
        <td>i_mem_write</td>
        <td>I</td>
        <td>DMA</td>
        <td>Write enable</td>
    </tr>
    <tr>
        <td>i_clk</td>
        <td>I</td>
        <td>Hardware</td>
        <td>FPGA clock signal</td>
    </tr>
    <tr>
        <td>o_read_data</td>
        <td>O</td>
        <td>DMA</td>
        <td>Data read out</td>
    </tr>
</table></details>



## æµ‹è¯•è¯´æ˜

### æ¨¡å—æµ‹è¯•

| æµ‹è¯•æ–¹æ³•  | æ¨¡å—                  | ç»“æœ | æè¿°                                                     |
| :-------: | --------------------- | :--: | -------------------------------------------------------- |
|   ä»¿çœŸ    | InstDecoder           |  âœ”   | æ£€æŸ¥ç»„åˆé€»è¾‘æ­£ç¡®è¯‘ç                                      |
| ä»¿çœŸ+ä¸Šæ¿ | Filter                |  âœ”   | æ£€æŸ¥æ¶ˆæŠ–æ»¤é•œæ­£å¸¸å·¥ä½œ                                     |
|   ä¸Šæ¿    | Uart                  |  âœ”   | æ£€æŸ¥Uartä¸²å£æ­£å¸¸é€šä¿¡                                     |
|   ä¸Šæ¿    | DMA and IO interfaces |  âœ”   | é”®ç›˜ã€æ•°ç ç®¡ã€å¼€å…³ã€LEDæ­£å¸¸å·¥ä½œï¼ŒDMAæ¨¡å—æ­£å¸¸è®¿é—®æ•°æ®å†…å­˜ |
|   ä¸Šæ¿    | PC                    |  âœ”   | PCå¯„å­˜å™¨æ­£å¸¸æ›´æ–°                                         |
|   ä¸Šæ¿    | ALU                   |  âœ”   | ALUå¯¹æ‰€æœ‰æŒ‡ä»¤å¾—å‡ºæ­£ç¡®è®¡ç®—ç»“æœ                            |
|   ä¸Šæ¿    | Register              |  âœ”   | è¯»å–ã€å†™å›å¯„å­˜å™¨æ­£å¸¸                                     |

### é›†æˆæµ‹è¯•

| æµ‹è¯•æ–¹æ³• | å¯¹è±¡          | ç»“æœ | æè¿°                                                         |
| :------: | ------------- | :--: | ------------------------------------------------------------ |
|   ä»¿çœŸ   | ID - EX - Reg |  âœ”   | ç»„åˆé€»è¾‘ä¸å¯„å­˜å™¨è”åˆæ¨¡å—æ­£å¸¸å·¥ä½œ                             |
|   ä¸Šæ¿   | Top           |  âœ”   | æ‰€æœ‰æŒ‡ä»¤å¯ç”¨æ€§æµ‹è¯•é€šè¿‡                                       |
|   ä¸Šæ¿   | Top           |  âœ”   | [æµ‹è¯•åœºæ™¯1](https://github.com/GuTaoZi/FeatherCPU/tree/main/asm). è§ [é¡¹ç›®æµ‹è¯•è¯´æ˜](https://github.com/GuTaoZi/FeatherCPU/blob/main/doc/Project Requirements.pdf) |
|   ä¸Šæ¿   | Top           |  âœ”   | [æµ‹è¯•åœºæ™¯2](https://github.com/GuTaoZi/FeatherCPU/tree/main/asm). è§ [é¡¹ç›®æµ‹è¯•è¯´æ˜](https://github.com/GuTaoZi/FeatherCPU/blob/main/doc/Project Requirements.pdf) |

### é¢å¤–æµ‹è¯•

| æµ‹è¯•é›†     | æè¿°                               | ç»“æœ |
| ---------- | ---------------------------------- | ---- |
| è·‘é©¬ç¯$^+$ | ä»¥å†…å­˜æ˜ å°„çš„æ–¹å¼å®æ—¶æ§åˆ¶è·‘é©¬ç¯é€Ÿåº¦ | âœ”    |
| æ–æ³¢é‚£å¥‘   | çŸ©é˜µå¿«é€Ÿå¹‚åŠ é€Ÿè®¡ç®—æ–æ³¢é‚£å¥‘æ•°åˆ—     | âœ”    |

## é—®é¢˜ä¸æ€»ç»“

### æ€»ç»“

é¦–å…ˆï¼Œæ„Ÿè°¢æ‚¨èƒ½é˜…è¯»READMEåˆ°è¿™é‡Œã€‚

æœ¬é¡¹ç›®ä¸­ï¼Œæˆ‘ä»¬å‡ ä¹ä»é›¶å¼€å§‹å®ç°äº†ä¸€ä¸ªåŸºäºRV32IæŒ‡ä»¤é›†çš„è½»é‡çº§å•å‘¨æœŸCPUï¼Œå¹¶åœ¨Minisyså¼€å‘æ¿ä¸Šè¿è¡Œï¼Œç‹¬ç«‹çš„è®¾è®¡å¸¦æ¥äº†ç»“æ„ä¸æ—¶åºè®¾è®¡çš„ç‹¬ç‰¹æ€§ã€‚æˆ‘ä»¬åœ¨å¼€å‘è¿‡ç¨‹ä¸­ä¹Ÿé‡åˆ°äº†å„å¼å„æ ·çš„é—®é¢˜ï¼Œä½†åœ¨ç²¾å¿ƒè°ƒè¯•ä¸‹æœ€ç»ˆéƒ½å¾—åˆ°äº†è§£å†³ã€‚äº²è‡ªåŠ¨æ‰‹å†™ä¸€ä¸ªCPUå¯¹äºç†è§£è®¡ç®—æœºæ¶æ„æ„ä¹‰æ·±åˆ»ï¼Œå……åˆ†æ¿€å‘äº†æˆ‘ä»¬å¯¹äºè½¯ç¡¬ä»¶ååŒæ–¹å¼å¼€å‘çš„å…´è¶£ã€‚

æœ€åï¼Œè¯šæŒšæ„Ÿè°¢è¾›è‹¦ä»˜å‡ºçš„å¼ è¿›è€å¸ˆã€ç‹è–‡è€å¸ˆã€å­¦ç”ŸåŠ©æ•™ä»¬ï¼Œä»¥åŠæ‰€æœ‰å¯¹æœ¬é¡¹ç›®æä¾›æ”¯æŒå’Œå¸®åŠ©çš„äººä»¬ã€‚

### é‡åˆ°çš„é—®é¢˜

- ä¸åŒçš„æŒ‡ä»¤é›†å¯¼è‡´CPUè®¾è®¡æ¶æ„å­˜åœ¨ä¸åŒ
- Vivadoé¦–æ¬¡å°†æ¯”ç‰¹æµçƒ§å†™åˆ°å¼€å‘æ¿æ—¶æ€»æ˜¯å¤±è´¥ï¼Œéœ€è¦ç¬¬äºŒæ¬¡æ‰æˆåŠŸï¼Œæ€ªéº»çƒ¦çš„
- ç”±Hold timeè¿ä¾‹å¯¼è‡´çš„è‹¥å¹²æ—¶åºäº¤å‰é”™è¯¯ï¼ŒVivadoçš„æ¿ä¸Šè§„åˆ’ç®—æ³•æœ‰å¾…æå‡
- Vivadoå’ŒGitçš„ååŒä½¿ç”¨ä½“æ„Ÿå¾ˆå·®ï¼Œéšæ—¶éšåœ°éƒ½åœ¨conflictå’Œmerge

### å¦‚ä½•ç”¨ç¡¬ä»¶debug

- ä»¿çœŸé€šè¿‡çš„ï¼Œä¸Šæ¿å°±ä¸ä¸€å®šè¡Œäº†
- ä¸ºæµ‹è¯•æ¨¡å—çƒ§å†™ä¸€ä¸ªç®€å•æµ‹è¯•æ¥åˆ†æ¨¡å—debug
- å®ç°debugæ¨¡å¼ï¼Œåœ¨è¾“å‡ºæ¥å£ä¸Šè¾“å‡ºå„ç±»è°ƒè¯•ä¿¡æ¯

## ç‰ˆæœ¬ä¿®æ”¹è®°å½•

è¯¦å‚ [CHANGELOG.md](https://github.com/GuTaoZi/FeatherCPU/blob/main/CHANGELOG.md).

