/* Generated by Yosys 0.18+10 (git sha1 22058a10a, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module eh2_dec(clk, free_clk, free_l2clk, active_thread_l2clk, dec_i0_secondary_d, dec_i0_secondary_e1, dec_i0_secondary_e2, dec_i1_secondary_d, dec_i1_secondary_e1, dec_i1_secondary_e2, dec_i0_branch_d, dec_i0_branch_e1, dec_i0_branch_e2, dec_i0_branch_e3, dec_i1_branch_d, dec_i1_branch_e1, dec_i1_branch_e2, dec_i1_branch_e3, dec_i0_pc4_e4, dec_i1_pc4_e4, dec_tlu_core_empty
, dec_div_cancel, dec_i1_cancel_e1, dec_extint_stall, lsu_fastint_stall_any, lsu_rs1_dc1, dec_pause_state_cg, rst_l, rst_vec, nmi_int, nmi_vec, i_cpu_halt_req, i_cpu_run_req, dec_tlu_mhartstart, o_cpu_halt_status, o_cpu_halt_ack, o_cpu_run_ack, o_debug_mode_status, dec_tlu_force_halt, core_id, mpc_debug_halt_req, mpc_debug_run_req
, mpc_reset_run_req, mpc_debug_halt_ack, mpc_debug_run_ack, debug_brkpt_status, exu_pmu_i0_br_misp, exu_pmu_i0_br_ataken, exu_pmu_i0_pc4, exu_pmu_i1_br_misp, exu_pmu_i1_br_ataken, exu_pmu_i1_pc4, lsu_nonblock_load_valid_dc1, lsu_nonblock_load_tag_dc1, lsu_nonblock_load_inv_dc2, lsu_nonblock_load_inv_tag_dc2, lsu_nonblock_load_inv_dc5, lsu_nonblock_load_inv_tag_dc5, lsu_nonblock_load_data_valid, lsu_nonblock_load_data_tid, lsu_nonblock_load_data_error, lsu_nonblock_load_data_tag, lsu_nonblock_load_data
, lsu_pmu_load_external_dc3, lsu_pmu_store_external_dc3, lsu_pmu_misaligned_dc3, lsu_pmu_bus_trxn, lsu_pmu_bus_busy, lsu_pmu_bus_misaligned, lsu_pmu_bus_error, dma_pmu_dccm_read, dma_pmu_dccm_write, dma_pmu_any_read, dma_pmu_any_write, ifu_pmu_instr_aligned, ifu_pmu_align_stall, ifu_pmu_fetch_stall, ifu_pmu_ic_miss, ifu_pmu_ic_hit, ifu_pmu_bus_error, ifu_pmu_bus_busy, ifu_pmu_bus_trxn, lsu_trigger_match_dc4, dbg_cmd_valid
, dbg_cmd_tid, dbg_cmd_write, dbg_cmd_type, dbg_cmd_addr, dbg_cmd_wrdata, ifu_i0_icaf_type, ifu_i0_icaf, ifu_i0_icaf_second, ifu_i0_dbecc, lsu_idle_any, lsu_load_stall_any, lsu_store_stall_any, lsu_amo_stall_any, ifu_i0_bp_index, ifu_i0_bp_fghr, ifu_i0_bp_btag, ifu_i0_bp_toffset, ifu_i1_bp_index, ifu_i1_bp_fghr, ifu_i1_bp_btag, ifu_i1_bp_toffset
, ifu_i0_bp_fa_index, ifu_i1_bp_fa_index, lsu_single_ecc_error_incr, lsu_imprecise_error_store_any, lsu_imprecise_error_load_any, lsu_imprecise_error_addr_any, exu_flush_final, exu_i0_flush_final, exu_i1_flush_final, exu_i0_flush_lower_e4, exu_i1_flush_lower_e4, exu_i0_flush_path_e4, exu_i1_flush_path_e4, exu_div_wren, exu_div_result, exu_mul_result_e3, exu_i0_csr_rs1_e1, lsu_result_dc3, lsu_result_corr_dc4, lsu_sc_success_dc5, dma_dccm_stall_any
, dma_iccm_stall_any, lsu_fir_addr, lsu_fir_error, iccm_dma_sb_error, exu_npc_e4, exu_i0_result_e1, exu_i1_result_e1, exu_i0_result_e4, exu_i1_result_e4, ifu_i0_valid, ifu_i1_valid, ifu_i0_instr, ifu_i1_instr, ifu_i0_pc, ifu_i1_pc, ifu_i0_pc4, ifu_i1_pc4, exu_i0_pc_e1, exu_i1_pc_e1, timer_int, soft_int
, mexintpend, pic_claimid, pic_pl, mhwakeup, dec_tlu_meicurpl, dec_tlu_meipt, dec_tlu_meihap, ifu_ic_debug_rd_data, ifu_ic_debug_rd_data_valid, dbg_halt_req, dbg_resume_req, ifu_miss_state_idle, ifu_ic_error_start, ifu_iccm_rd_ecc_single_err, dec_tlu_dbg_halted, dec_tlu_debug_mode, dec_tlu_resume_ack, dec_tlu_mpc_halted_only, dec_debug_wdata_rs1_d, dec_dbg_rddata, dec_dbg_cmd_done
, dec_dbg_cmd_fail, dec_dbg_cmd_tid, exu_i0_br_index_e4, exu_i0_br_hist_e4, exu_i0_br_bank_e4, exu_i0_br_error_e4, exu_i0_br_start_error_e4, exu_i0_br_valid_e4, exu_i0_br_mp_e4, exu_i0_br_middle_e4, exu_i0_br_fghr_e4, exu_i1_br_index_e4, exu_i1_br_hist_e4, exu_i1_br_bank_e4, exu_i1_br_error_e4, exu_i1_br_start_error_e4, exu_i1_br_valid_e4, exu_i1_br_mp_e4, exu_i1_br_middle_e4, exu_i1_br_fghr_e4, exu_i1_br_way_e4
, exu_i0_br_way_e4, gpr_i0_rs1_d, gpr_i0_rs2_d, gpr_i1_rs1_d, gpr_i1_rs2_d, dec_i0_immed_d, dec_i1_immed_d, dec_i0_br_immed_d, dec_i1_br_immed_d, dec_i0_alu_decode_d, dec_i1_alu_decode_d, dec_i0_select_pc_d, dec_i1_select_pc_d, dec_i0_pc_d, dec_i1_pc_d, dec_i0_rs1_bypass_en_d, dec_i0_rs2_bypass_en_d, dec_i1_rs1_bypass_en_d, dec_i1_rs2_bypass_en_d, i0_rs1_bypass_data_d, i0_rs2_bypass_data_d
, i1_rs1_bypass_data_d, i1_rs2_bypass_data_d, dec_ib3_valid_d, dec_ib2_valid_d, dec_lsu_offset_d, dec_i0_lsu_d, dec_i1_lsu_d, flush_final_e3, i0_flush_final_e3, dec_i0_csr_ren_d, dec_tlu_i0_kill_writeb_wb, dec_tlu_i1_kill_writeb_wb, dec_i0_mul_d, dec_i1_mul_d, dec_i0_div_d, dec_i1_valid_e1, pred_correct_npc_e2, dec_i0_rs1_bypass_en_e3, dec_i0_rs2_bypass_en_e3, dec_i1_rs1_bypass_en_e3, dec_i1_rs2_bypass_en_e3
, i0_rs1_bypass_data_e3, i0_rs2_bypass_data_e3, i1_rs1_bypass_data_e3, i1_rs2_bypass_data_e3, dec_i0_sec_decode_e3, dec_i1_sec_decode_e3, dec_i0_pc_e3, dec_i1_pc_e3, dec_i0_rs1_bypass_en_e2, dec_i0_rs2_bypass_en_e2, dec_i1_rs1_bypass_en_e2, dec_i1_rs2_bypass_en_e2, i0_rs1_bypass_data_e2, i0_rs2_bypass_data_e2, i1_rs1_bypass_data_e2, i1_rs2_bypass_data_e2, dec_tlu_br0_fghr_wb, dec_tlu_br0_index_wb, dec_tlu_br1_fghr_wb, dec_tlu_br1_index_wb, dec_fa_error_index
, dec_tlu_perfcnt0, dec_tlu_perfcnt1, dec_tlu_perfcnt2, dec_tlu_perfcnt3, i0_predict_fghr_d, i0_predict_index_d, i0_predict_btag_d, i0_predict_toffset_d, i1_predict_fghr_d, i1_predict_index_d, i1_predict_btag_d, i1_predict_toffset_d, i0_result_e4_eff, i1_result_e4_eff, dec_tlu_i0_valid_e4, dec_tlu_i1_valid_e4, i0_result_e2, dec_tlu_mrac_ff, dec_i0_data_en, dec_i0_ctl_en, dec_i1_data_en
, dec_i1_ctl_en, dec_tlu_lr_reset_wb, ifu_i0_cinst, ifu_i1_cinst, dec_tlu_external_ldfwd_disable, dec_tlu_sideeffect_posted_disable, dec_tlu_core_ecc_disable, dec_tlu_bpred_disable, dec_tlu_wb_coalescing_disable, dec_tlu_dma_qos_prty, dec_tlu_i0_commit_cmt, dec_tlu_misc_clk_override, dec_tlu_exu_clk_override, dec_tlu_ifu_clk_override, dec_tlu_lsu_clk_override, dec_tlu_bus_clk_override, dec_tlu_pic_clk_override, dec_tlu_picio_clk_override, dec_tlu_dccm_clk_override, dec_tlu_icm_clk_override, dec_i0_tid_e4
, dec_i1_tid_e4, dec_tlu_flush_path_wb, dec_tlu_flush_lower_wb, dec_tlu_flush_mp_wb, dec_tlu_flush_lower_wb1, dec_tlu_flush_noredir_wb, dec_tlu_flush_leak_one_wb, dec_tlu_flush_err_wb, dec_tlu_fence_i_wb, dec_tlu_btb_write_kill, scan_mode, i0_brp, i1_brp, lsu_error_pkt_dc3, ifu_i0_predecode, ifu_i1_predecode, dec_tlu_ic_diag_pkt, trigger_pkt_any, i0_ap, i1_ap, lsu_p
, mul_p, div_p, dec_tlu_br0_wb_pkt, dec_tlu_br1_wb_pkt, i0_predict_p_d, i1_predict_p_d, trace_rv_trace_pkt);
  output [151:0] trigger_pkt_any;
  output [31:0] i1_rs1_bypass_data_d;
  output [170:0] trace_rv_trace_pkt;
  input exu_i1_br_error_e4;
  output dec_tlu_resume_ack;
  input [1:0] ifu_pmu_instr_aligned;
  input ifu_iccm_rd_ecc_single_err;
  output dec_tlu_core_empty;
  output dec_i0_mul_d;
  input [1:0] exu_i0_br_hist_e4;
  output dec_i1_rs1_bypass_en_e3;
  output [31:0] i0_rs1_bypass_data_e2;
  input exu_i1_br_valid_e4;
  output dec_i0_rs1_bypass_en_d;
  input [5:4] exu_i1_br_index_e4;
  input [19:0] ifu_i0_bp_toffset;
  output [31:0] gpr_i1_rs2_d;
  input exu_pmu_i1_br_misp;
  output [42:0] i1_ap;
  output [31:0] i0_result_e4_eff;
  output dec_tlu_exu_clk_override;
  output dec_tlu_flush_leak_one_wb;
  output dec_i0_branch_e3;
  output dec_tlu_ifu_clk_override;
  output dec_i0_rs2_bypass_en_e3;
  output [31:1] dec_i0_pc_e3;
  input exu_i1_br_bank_e4;
  input ifu_ic_debug_rd_data_valid;
  output dec_i1_rs1_bypass_en_e2;
  input [31:0] exu_i0_csr_rs1_e1;
  input [8:0] ifu_i1_bp_btag;
  input lsu_amo_stall_any;
  input [31:0] exu_i1_result_e1;
  input exu_flush_final;
  input [31:0] exu_i1_result_e4;
  output [1:0] dec_tlu_perfcnt2;
  input [4:0] exu_i0_br_fghr_e4;
  output [31:0] i1_rs1_bypass_data_e2;
  input exu_i0_br_valid_e4;
  input exu_i1_br_middle_e4;
  output dec_tlu_core_ecc_disable;
  output dec_tlu_i0_kill_writeb_wb;
  input ifu_ic_error_start;
  input [15:0] ifu_i1_cinst;
  input [1:0] ifu_i0_icaf_type;
  input iccm_dma_sb_error;
  input ifu_pmu_bus_busy;
  output dec_tlu_dbg_halted;
  output [31:0] gpr_i0_rs1_d;
  output [5:4] i1_predict_index_d;
  output [31:1] dec_i0_pc_d;
  input free_l2clk;
  output dec_tlu_pic_clk_override;
  output dec_tlu_lsu_clk_override;
  output dec_i0_sec_decode_e3;
  output [31:0] i0_rs2_bypass_data_d;
  output i0_flush_final_e3;
  input [1:0] ifu_i0_bp_index;
  output [31:0] i1_rs2_bypass_data_e2;
  input ifu_i0_valid;
  input dbg_resume_req;
  output dec_tlu_flush_err_wb;
  input active_thread_l2clk;
  input [31:0] exu_i0_result_e4;
  output dec_i1_valid_e1;
  input [31:0] ifu_i1_instr;
  output dec_tlu_bpred_disable;
  output dec_pause_state_cg;
  input [31:0] ifu_i0_instr;
  input [15:0] ifu_i0_cinst;
  output dec_tlu_misc_clk_override;
  output dec_i0_rs2_bypass_en_e2;
  input [31:0] exu_mul_result_e3;
  output [4:1] dec_i0_ctl_en;
  output [31:0] i1_rs2_bypass_data_d;
  input free_clk;
  output dec_i0_rs2_bypass_en_d;
  output dec_i1_tid_e4;
  input exu_pmu_i0_pc4;
  input ifu_i0_icaf;
  output [19:0] i1_predict_toffset_d;
  output [5:4] dec_tlu_br0_index_wb;
  output [31:1] dec_i1_pc_e3;
  output dec_i0_secondary_d;
  output [5:4] i0_predict_index_d;
  input [38:0] i0_brp;
  output dec_tlu_fence_i_wb;
  input dma_iccm_stall_any;
  input clk;
  output dec_i1_rs2_bypass_en_e2;
  output dec_tlu_mpc_halted_only;
  output dec_i0_tid_e4;
  input exu_i0_br_middle_e4;
  output [5:4] dec_tlu_br1_index_wb;
  output dec_i0_csr_ren_d;
  input ifu_i0_pc4;
  output dec_i0_lsu_d;
  output [8:0] i0_predict_btag_d;
  output [8:0] dec_tlu_br0_wb_pkt;
  output dec_i0_select_pc_d;
  input [31:1] exu_i1_pc_e1;
  output [31:0] dec_tlu_mrac_ff;
  output dec_i1_rs1_bypass_en_d;
  input dbg_halt_req;
  output [4:0] i1_predict_fghr_d;
  output dec_tlu_external_ldfwd_disable;
  output dec_ib3_valid_d;
  output [8:0] dec_tlu_br1_wb_pkt;
  output [31:0] gpr_i0_rs2_d;
  output [4:1] dec_i0_data_en;
  output [31:0] dec_dbg_rddata;
  input [31:0] exu_i0_result_e1;
  input [1:0] dbg_cmd_wrdata;
  output dec_i1_alu_decode_d;
  input ifu_i1_valid;
  output dec_dbg_cmd_done;
  output dec_i0_secondary_e2;
  output dec_dbg_cmd_fail;
  output dec_i1_sec_decode_e3;
  output [31:2] dec_tlu_meihap;
  input [31:1] exu_i1_flush_path_e4;
  output dec_i0_branch_d;
  input [1:0] ifu_i1_bp_index;
  input i_cpu_halt_req;
  output [44:0] i1_predict_p_d;
  output dec_tlu_bus_clk_override;
  output dec_i0_branch_e2;
  input dma_dccm_stall_any;
  output dec_tlu_i1_valid_e4;
  input [30:0] ifu_i0_pc;
  output [31:0] i0_rs2_bypass_data_e3;
  output [4:0] dec_tlu_br0_fghr_wb;
  input dma_pmu_dccm_read;
  output [20:1] dec_i0_br_immed_d;
  output [31:0] dec_i0_immed_d;
  output [4:0] i0_predict_fghr_d;
  input ifu_pmu_ic_hit;
  input dma_pmu_any_read;
  output dec_extint_stall;
  input [6:0] ifu_i0_predecode;
  output [30:0] dec_tlu_flush_path_wb;
  output [31:0] i0_rs1_bypass_data_e3;
  input dma_pmu_dccm_write;
  input dbg_cmd_valid;
  input dbg_cmd_tid;
  output [31:0] gpr_i1_rs1_d;
  output dec_i1_rs2_bypass_en_e3;
  input ifu_pmu_bus_trxn;
  output [31:1] dec_i1_pc_d;
  output [42:0] i0_ap;
  output dec_tlu_i0_commit_cmt;
  output dec_tlu_force_halt;
  output [4:0] dec_tlu_br1_fghr_wb;
  input ifu_i0_icaf_second;
  output dec_tlu_dccm_clk_override;
  output [1:0] dec_tlu_perfcnt1;
  input exu_i1_br_mp_e4;
  input [31:0] dbg_cmd_addr;
  output [4:0] dec_fa_error_index;
  input exu_div_wren;
  input exu_pmu_i1_br_ataken;
  output [1:0] dec_tlu_perfcnt0;
  input [70:0] ifu_ic_debug_rd_data;
  input [8:0] ifu_i0_bp_btag;
  output [31:0] i0_rs2_bypass_data_e2;
  output dec_tlu_wb_coalescing_disable;
  input exu_i1_br_way_e4;
  input ifu_i1_pc4;
  input exu_pmu_i0_br_ataken;
  output dec_tlu_flush_mp_wb;
  input [31:1] exu_i0_flush_path_e4;
  output [31:0] i1_rs1_bypass_data_e3;
  input ifu_pmu_bus_error;
  output [3:0] dec_tlu_meipt;
  output dec_i0_branch_e1;
  input dma_pmu_any_write;
  output [31:0] i1_rs2_bypass_data_e3;
  output dec_tlu_i0_valid_e4;
  input [19:0] ifu_i1_bp_toffset;
  input exu_i0_br_error_e4;
  input exu_i0_br_start_error_e4;
  output dec_i1_branch_e1;
  output dec_tlu_flush_lower_wb1;
  input exu_i1_flush_lower_e4;
  input ifu_pmu_align_stall;
  input exu_i0_flush_final;
  output dec_tlu_flush_lower_wb;
  output dec_tlu_lr_reset_wb;
  input [4:0] exu_i1_br_fghr_e4;
  output dec_i0_div_d;
  output dec_tlu_icm_clk_override;
  input [30:0] ifu_i1_pc;
  input [30:0] exu_npc_e4;
  output dec_tlu_btb_write_kill;
  output [3:0] div_p;
  input [4:0] ifu_i0_bp_fa_index;
  output dec_tlu_flush_noredir_wb;
  output dec_i0_alu_decode_d;
  output dec_i1_mul_d;
  output dec_i1_branch_d;
  input exu_i1_flush_final;
  output [8:0] i1_predict_btag_d;
  output [44:0] i0_predict_p_d;
  input [6:0] ifu_i1_predecode;
  input [1:0] exu_i1_br_hist_e4;
  output dec_dbg_cmd_tid;
  output dec_i1_select_pc_d;
  input dbg_cmd_write;
  input [1:0] dbg_cmd_type;
  output dec_debug_wdata_rs1_d;
  output dec_tlu_debug_mode;
  input exu_i1_br_start_error_e4;
  output [31:0] i0_result_e2;
  output debug_brkpt_status;
  input [38:0] i1_brp;
  input exu_i0_br_mp_e4;
  input ifu_pmu_fetch_stall;
  output dec_div_cancel;
  input exu_i0_br_bank_e4;
  output dec_ib2_valid_d;
  output dec_i1_rs2_bypass_en_d;
  input exu_i0_br_way_e4;
  output [4:1] dec_i1_ctl_en;
  output dec_i1_cancel_e1;
  output dec_tlu_mhartstart;
  output dec_i0_rs1_bypass_en_e2;
  output [89:0] dec_tlu_ic_diag_pkt;
  output dec_i1_pc4_e4;
  output [31:0] i0_rs1_bypass_data_d;
  input [5:4] exu_i0_br_index_e4;
  output [20:1] dec_i1_br_immed_d;
  input [4:0] ifu_i0_bp_fghr;
  output dec_i1_secondary_d;
  output flush_final_e3;
  input exu_pmu_i0_br_misp;
  output [4:1] dec_i1_data_en;
  output dec_i1_branch_e2;
  input exu_i0_flush_lower_e4;
  input [31:1] exu_i0_pc_e1;
  input timer_int;
  input soft_int;
  input ifu_miss_state_idle;
  output dec_i1_lsu_d;
  input scan_mode;
  input [31:1] rst_vec;
  input rst_l;
  output [30:0] pred_correct_npc_e2;
  input ifu_pmu_ic_miss;
  input [3:0] pic_pl;
  output dec_i0_rs1_bypass_en_e3;
  input [7:0] pic_claimid;
  input exu_pmu_i1_pc4;
  output [31:0] i1_result_e4_eff;
  output o_debug_mode_status;
  output o_cpu_run_ack;
  output o_cpu_halt_status;
  output o_cpu_halt_ack;
  input i_cpu_run_req;
  input [31:1] nmi_vec;
  output [3:0] dec_tlu_meicurpl;
  input nmi_int;
  output [24:0] mul_p;
  input mpc_reset_run_req;
  input mpc_debug_run_req;
  output [2:0] dec_tlu_dma_qos_prty;
  output mpc_debug_run_ack;
  input mpc_debug_halt_req;
  output mpc_debug_halt_ack;
  input mhwakeup;
  input mexintpend;
  input [3:0] lsu_trigger_match_dc4;
  input lsu_store_stall_any;
  input lsu_single_ecc_error_incr;
  output dec_i1_secondary_e1;
  output [19:0] i0_predict_toffset_d;
  output dec_i0_secondary_e1;
  input lsu_sc_success_dc5;
  input [31:0] lsu_rs1_dc1;
  input [31:0] lsu_result_dc3;
  input [31:0] lsu_result_corr_dc4;
  input lsu_pmu_store_external_dc3;
  input [4:0] ifu_i1_bp_fghr;
  output [31:0] dec_i1_immed_d;
  input lsu_pmu_misaligned_dc3;
  input lsu_pmu_load_external_dc3;
  input lsu_pmu_bus_trxn;
  input [31:4] core_id;
  input [31:0] exu_div_result;
  output dec_tlu_i1_kill_writeb_wb;
  input lsu_pmu_bus_misaligned;
  output dec_i0_pc4_e4;
  input lsu_pmu_bus_error;
  input lsu_pmu_bus_busy;
  output [32:0] lsu_p;
  output dec_i1_secondary_e2;
  input lsu_nonblock_load_valid_dc1;
  input [2:0] lsu_nonblock_load_tag_dc1;
  output dec_i1_branch_e3;
  input [2:0] lsu_nonblock_load_inv_tag_dc5;
  input [2:0] lsu_nonblock_load_inv_tag_dc2;
  input lsu_nonblock_load_inv_dc5;
  input lsu_nonblock_load_inv_dc2;
  input lsu_nonblock_load_data_valid;
  output [11:0] dec_lsu_offset_d;
  input lsu_nonblock_load_data_tid;
  input [2:0] lsu_nonblock_load_data_tag;
  input lsu_nonblock_load_data_error;
  input [31:0] lsu_nonblock_load_data;
  output dec_tlu_picio_clk_override;
  output [1:0] dec_tlu_perfcnt3;
  input lsu_load_stall_any;
  input lsu_imprecise_error_store_any;
  output dec_tlu_sideeffect_posted_disable;
  input lsu_imprecise_error_load_any;
  input [4:0] ifu_i1_bp_fa_index;
  input [31:0] lsu_imprecise_error_addr_any;
  input lsu_idle_any;
  input [1:0] lsu_fir_error;
  input ifu_i0_dbecc;
  input [31:1] lsu_fir_addr;
  input lsu_fastint_stall_any;
  input [40:0] lsu_error_pkt_dc3;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:273.43-273.58" *)
  (* wiretype = "\\eh2_trigger_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:273.43-273.58" *)
  (* wiretype = "\\eh2_trigger_pkt_t" *)
  wire [151:0] trigger_pkt_any;
  wire [1:0] \$iopadmap$exu_i0_br_hist_e4 ;
  wire \$iopadmap$lsu_nonblock_load_valid_dc1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:330.24-330.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:330.24-330.44" *)
  wire [31:0] i1_rs1_bypass_data_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:428.36-428.54" *)
  (* wiretype = "\\eh2_trace_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:428.36-428.54" *)
  (* wiretype = "\\eh2_trace_pkt_t" *)
  wire [170:0] trace_rv_trace_pkt;
  wire \$iopadmap$lsu_imprecise_error_store_any ;
  wire [30:0] \$iopadmap$dec_tlu_flush_path_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:291.23-291.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:291.23-291.41" *)
  wire exu_i1_br_error_e4;
  wire [31:0] \$iopadmap$lsu_imprecise_error_addr_any ;
  wire [4:0] \$iopadmap$ifu_i0_bp_fghr ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:262.25-262.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:262.25-262.43" *)
  wire dec_tlu_resume_ack;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:134.29-134.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:134.29-134.50" *)
  wire [1:0] ifu_pmu_instr_aligned;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:258.24-258.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:258.24-258.50" *)
  wire ifu_iccm_rd_ecc_single_err;
  wire [31:0] \$iopadmap$lsu_result_dc3 ;
  wire \$iopadmap$dec_i1_rs1_bypass_en_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:59.17-59.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:59.17-59.35" *)
  wire dec_tlu_core_empty;
  wire \$iopadmap$mpc_debug_halt_ack ;
  wire \$iopadmap$dma_iccm_stall_any ;
  wire [31:1] \$iopadmap$rst_vec ;
  wire [8:0] \$iopadmap$dec_tlu_br0_wb_pkt ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:351.24-351.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:351.24-351.36" *)
  wire dec_i0_mul_d;
  wire \$iopadmap$dec_i1_mul_d ;
  wire [31:1] \$iopadmap$nmi_vec ;
  wire \$iopadmap$dec_i0_csr_ren_d ;
  wire \$iopadmap$i0_flush_final_e3 ;
  wire \$iopadmap$dec_i1_secondary_e1 ;
  wire [31:0] \$iopadmap$i0_result_e4_eff ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:278.23-278.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:278.23-278.40" *)
  wire [1:0] exu_i0_br_hist_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:361.24-361.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:361.24-361.47" *)
  wire dec_i1_rs1_bypass_en_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:376.24-376.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:376.24-376.45" *)
  wire [31:0] i0_rs1_bypass_data_e2;
  wire \$iopadmap$ifu_i0_pc4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:293.23-293.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:293.23-293.41" *)
  wire exu_i1_br_valid_e4;
  wire \$iopadmap$dec_i1_rs1_bypass_en_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:323.25-323.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:323.25-323.47" *)
  wire dec_i0_rs1_bypass_en_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:288.22-288.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:288.22-288.40" *)
  wire [5:4] exu_i1_br_index_e4;
  wire \$iopadmap$exu_i1_br_mp_e4 ;
  wire [31:0] \$iopadmap$dec_i1_immed_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:170.42-170.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:170.42-170.59" *)
  wire [19:0] ifu_i0_bp_toffset;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:305.24-305.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:305.24-305.36" *)
  wire [31:0] gpr_i1_rs2_d;
  wire \$iopadmap$dec_i1_rs2_bypass_en_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:103.22-103.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:103.22-103.40" *)
  wire exu_pmu_i1_br_misp;
  wire [32:0] \$iopadmap$lsu_p ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:314.32-314.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:314.32-314.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  wire [42:0] i1_ap;
  wire [3:0] \$iopadmap$pic_pl ;
  wire \$iopadmap$dec_i0_sec_decode_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:409.24-409.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:409.24-409.40" *)
  wire [31:0] i0_result_e4_eff;
  wire [1:0] \$iopadmap$ifu_i0_icaf_type ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:440.18-440.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:440.18-440.42" *)
  wire dec_tlu_exu_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:458.32-458.57" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:458.32-458.57" *)
  wire dec_tlu_flush_leak_one_wb;
  wire \$iopadmap$lsu_nonblock_load_inv_dc2 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:49.25-49.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:49.25-49.41" *)
  wire dec_i0_branch_e3;
  wire [31:1] \$iopadmap$exu_i0_pc_e1 ;
  wire \$iopadmap$dec_i1_sec_decode_e3 ;
  wire \$iopadmap$exu_i0_flush_final ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:441.18-441.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:441.18-441.42" *)
  wire dec_tlu_ifu_clk_override;
  wire \$iopadmap$dec_i0_alu_decode_d ;
  wire [31:0] \$iopadmap$exu_i0_result_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:360.24-360.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:360.24-360.47" *)
  wire dec_i0_rs2_bypass_en_e3;
  wire [19:0] \$iopadmap$ifu_i1_bp_toffset ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:369.24-369.36" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:369.24-369.36" *)
  wire [31:1] dec_i0_pc_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:290.23-290.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:290.23-290.40" *)
  wire exu_i1_br_bank_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:248.16-248.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:248.16-248.42" *)
  wire ifu_ic_debug_rd_data_valid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:374.24-374.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:374.24-374.47" *)
  wire dec_i1_rs1_bypass_en_e2;
  wire \$iopadmap$dec_i1_secondary_d ;
  wire \$iopadmap$exu_i0_br_way_e4 ;
  wire [20:1] \$iopadmap$dec_i0_br_immed_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:201.23-201.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:201.23-201.40" *)
  wire [31:0] exu_i0_csr_rs1_e1;
  wire [31:1] \$iopadmap$lsu_fir_addr ;
  wire [30:0] \$iopadmap$pred_correct_npc_e2 ;
  wire \$iopadmap$dec_i0_mul_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:173.41-173.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:173.41-173.55" *)
  wire [8:0] ifu_i1_bp_btag;
  wire \$iopadmap$dec_i1_tid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:163.25-163.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:163.25-163.42" *)
  wire lsu_amo_stall_any;
  wire \$iopadmap$dec_tlu_misc_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:218.23-218.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:218.23-218.39" *)
  wire [31:0] exu_i1_result_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:187.29-187.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:187.29-187.44" *)
  wire exu_flush_final;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:221.23-221.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:221.23-221.39" *)
  wire [31:0] exu_i1_result_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:392.31-392.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:392.31-392.47" *)
  wire [1:0] dec_tlu_perfcnt2;
  wire \$iopadmap$exu_pmu_i1_br_misp ;
  wire \$iopadmap$dec_i1_rs1_bypass_en_e2 ;
  wire \$iopadmap$exu_i1_br_middle_e4 ;
  wire \$iopadmap$exu_i1_flush_lower_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:285.24-285.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:285.24-285.41" *)
  wire [4:0] exu_i0_br_fghr_e4;
  wire [31:0] \$iopadmap$i0_result_e2 ;
  wire [31:4] \$iopadmap$core_id ;
  wire [31:0] \$iopadmap$i1_rs1_bypass_data_d ;
  wire [5:4] \$iopadmap$exu_i0_br_index_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:378.24-378.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:378.24-378.45" *)
  wire [31:0] i1_rs1_bypass_data_e2;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt2 ;
  wire \$iopadmap$o_cpu_halt_status ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:282.23-282.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:282.23-282.41" *)
  wire exu_i0_br_valid_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:295.23-295.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:295.23-295.42" *)
  wire exu_i1_br_middle_e4;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:433.18-433.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:433.18-433.42" *)
  wire dec_tlu_core_ecc_disable;
  wire \$iopadmap$dec_i1_valid_e1 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:348.24-348.49" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:348.24-348.49" *)
  wire dec_tlu_i0_kill_writeb_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:257.24-257.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:257.24-257.42" *)
  wire ifu_ic_error_start;
  wire [6:0] \$iopadmap$ifu_i0_predecode ;
  wire \$iopadmap$dec_tlu_icm_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:426.31-426.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:426.31-426.43" *)
  wire [15:0] ifu_i1_cinst;
  wire [42:0] \$iopadmap$i0_ap ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:154.31-154.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:154.31-154.47" *)
  wire [1:0] ifu_i0_icaf_type;
  wire \$iopadmap$dec_dbg_cmd_done ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:213.22-213.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:213.22-213.39" *)
  wire iccm_dma_sb_error;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:142.24-142.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:142.24-142.40" *)
  wire ifu_pmu_bus_busy;
  wire [31:0] \$iopadmap$lsu_rs1_dc1 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:260.25-260.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:260.25-260.43" *)
  wire dec_tlu_dbg_halted;
  wire [7:0] \$iopadmap$pic_claimid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:302.24-302.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:302.24-302.36" *)
  wire [31:0] gpr_i0_rs1_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:404.23-404.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:404.23-404.41" *)
  wire [5:4] i1_predict_index_d;
  wire [40:0] \$iopadmap$lsu_error_pkt_dc3 ;
  wire \$iopadmap$ifu_ic_error_start ;
  wire [4:0] \$iopadmap$ifu_i1_bp_fghr ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.24-322.35" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.24-322.35" *)
  wire [31:1] dec_i0_pc_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:35.16-35.26" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:35.16-35.26" *)
  wire free_l2clk;
  wire [170:0] \$iopadmap$trace_rv_trace_pkt ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt0 ;
  wire \$iopadmap$dec_i1_secondary_e2 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:444.18-444.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:444.18-444.42" *)
  wire dec_tlu_pic_clk_override;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:442.18-442.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:442.18-442.42" *)
  wire dec_tlu_lsu_clk_override;
  wire \$iopadmap$ifu_i0_icaf ;
  wire \$iopadmap$dec_tlu_fence_i_wb ;
  wire [31:0] \$iopadmap$ifu_i0_instr ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:367.24-367.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:367.24-367.44" *)
  wire dec_i0_sec_decode_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:329.24-329.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:329.24-329.44" *)
  wire [31:0] i0_rs2_bypass_data_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:344.31-344.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:344.31-344.48" *)
  wire i0_flush_final_e3;
  wire [3:0] \$iopadmap$lsu_trigger_match_dc4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:167.30-167.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:167.30-167.45" *)
  wire [1:0] ifu_i0_bp_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:379.24-379.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:379.24-379.45" *)
  wire [31:0] i1_rs2_bypass_data_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.30-224.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.30-224.42" *)
  wire ifu_i0_valid;
  wire \$iopadmap$o_cpu_run_ack ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:254.24-254.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:254.24-254.38" *)
  wire dbg_resume_req;
  wire \$iopadmap$dec_tlu_dccm_clk_override ;
  wire [19:0] \$iopadmap$ifu_i0_bp_toffset ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:459.32-459.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:459.32-459.52" *)
  wire dec_tlu_flush_err_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:36.24-36.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:36.24-36.43" *)
  wire active_thread_l2clk;
  wire [1:0] \$iopadmap$ifu_i0_bp_index ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:220.23-220.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:220.23-220.39" *)
  wire [31:0] exu_i0_result_e4;
  wire [3:0] \$iopadmap$dec_tlu_meicurpl ;
  wire \$iopadmap$dec_tlu_picio_clk_override ;
  wire \$iopadmap$exu_div_wren ;
  wire \$iopadmap$dec_i0_rs1_bypass_en_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:355.24-355.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:355.24-355.39" *)
  wire dec_i1_valid_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.46-225.58" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.46-225.58" *)
  wire [31:0] ifu_i1_instr;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:434.18-434.39" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:434.18-434.39" *)
  wire dec_tlu_bpred_disable;
  wire \$iopadmap$dec_i0_select_pc_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:70.25-70.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:70.25-70.43" *)
  wire dec_pause_state_cg;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.32-225.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.32-225.44" *)
  wire [31:0] ifu_i0_instr;
  wire [6:0] \$iopadmap$ifu_i1_predecode ;
  wire \$iopadmap$dec_tlu_exu_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:425.31-425.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:425.31-425.43" *)
  wire [15:0] ifu_i0_cinst;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:439.18-439.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:439.18-439.43" *)
  wire dec_tlu_misc_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:373.24-373.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:373.24-373.47" *)
  wire dec_i0_rs2_bypass_en_e2;
  wire [31:0] \$iopadmap$dec_tlu_mrac_ff ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:199.23-199.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:199.23-199.40" *)
  wire [31:0] exu_mul_result_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:419.23-419.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:419.23-419.36" *)
  wire [4:1] dec_i0_ctl_en;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:331.24-331.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:331.24-331.44" *)
  wire [31:0] i1_rs2_bypass_data_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:34.16-34.24" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:34.16-34.24" *)
  wire free_clk;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:324.25-324.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:324.25-324.47" *)
  wire dec_i0_rs2_bypass_en_d;
  wire [31:1] \$iopadmap$exu_i0_flush_path_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:450.17-450.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:450.17-450.30" *)
  wire dec_i1_tid_e4;
  wire \$iopadmap$dec_tlu_flush_lower_wb ;
  wire \$iopadmap$ifu_pmu_bus_busy ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:102.22-102.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:102.22-102.36" *)
  wire exu_pmu_i0_pc4;
  wire [4:0] \$iopadmap$exu_i1_br_fghr_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:155.29-155.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:155.29-155.40" *)
  wire ifu_i0_icaf;
  wire \$iopadmap$dbg_resume_req ;
  wire \$iopadmap$lsu_nonblock_load_data_tid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:406.26-406.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:406.26-406.46" *)
  wire [19:0] i1_predict_toffset_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:384.23-384.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:384.23-384.43" *)
  wire [5:4] dec_tlu_br0_index_wb;
  wire \$iopadmap$dec_tlu_mhartstart ;
  wire [3:0] \$iopadmap$div_p ;
  wire [1:0] \$iopadmap$ifu_pmu_instr_aligned ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:370.24-370.36" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:370.24-370.36" *)
  wire [31:1] dec_i1_pc_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:38.25-38.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:38.25-38.43" *)
  wire dec_i0_secondary_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:400.23-400.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:400.23-400.41" *)
  wire [5:4] i0_predict_index_d;
  wire \$iopadmap$dec_i1_cancel_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:165.31-165.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:165.31-165.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  wire [38:0] i0_brp;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:460.32-460.50" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:460.32-460.50" *)
  wire dec_tlu_fence_i_wb;
  wire \$iopadmap$dec_tlu_bpred_disable ;
  wire [5:4] \$iopadmap$i1_predict_index_d ;
  wire [31:0] \$iopadmap$i1_rs1_bypass_data_e2 ;
  wire [31:0] \$iopadmap$dec_dbg_rddata ;
  wire \$iopadmap$dec_tlu_ifu_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:208.23-208.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:208.23-208.41" *)
  wire dma_iccm_stall_any;
  wire \$iopadmap$mpc_reset_run_req ;
  wire \$iopadmap$exu_i1_flush_final ;
  wire [31:1] \$iopadmap$dec_i0_pc_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:33.16-33.19" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:33.16-33.19" *)
  wire clk;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:375.24-375.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:375.24-375.47" *)
  wire dec_i1_rs2_bypass_en_e2;
  wire [1:0] \$iopadmap$dbg_cmd_wrdata ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:263.25-263.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:263.25-263.48" *)
  wire dec_tlu_mpc_halted_only;
  wire \$auto$clkbufmap.cc:294:execute$1158019 ;
  wire \$iopadmap$dma_pmu_any_read ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:449.17-449.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:449.17-449.30" *)
  wire dec_i0_tid_e4;
  wire \$iopadmap$dec_tlu_core_ecc_disable ;
  wire \$iopadmap$dec_i1_rs2_bypass_en_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:284.23-284.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:284.23-284.42" *)
  wire exu_i0_br_middle_e4;
  wire \$iopadmap$lsu_pmu_bus_busy ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt1 ;
  wire \$iopadmap$ifu_iccm_rd_ecc_single_err ;
  wire \$iopadmap$dec_i0_rs2_bypass_en_e2 ;
  wire \$iopadmap$mpc_debug_run_req ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:386.23-386.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:386.23-386.43" *)
  wire [5:4] dec_tlu_br1_index_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:346.24-346.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:346.24-346.40" *)
  wire dec_i0_csr_ren_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.32-227.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.32-227.42" *)
  wire ifu_i0_pc4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:340.24-340.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:340.24-340.36" *)
  wire dec_i0_lsu_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:401.25-401.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:401.25-401.42" *)
  wire [8:0] i0_predict_btag_d;
  wire [3:0] \$iopadmap$dec_tlu_meipt ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:381.28-381.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:381.28-381.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  wire [8:0] dec_tlu_br0_wb_pkt;
  wire \$iopadmap$exu_pmu_i0_br_misp ;
  wire [31:0] \$iopadmap$exu_mul_result_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:319.26-319.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:319.26-319.44" *)
  wire dec_i0_select_pc_d;
  wire \$iopadmap$exu_i1_br_bank_e4 ;
  wire \$iopadmap$ifu_pmu_align_stall ;
  wire \$iopadmap$dec_tlu_sideeffect_posted_disable ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:233.24-233.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:233.24-233.36" *)
  wire [31:1] exu_i1_pc_e1;
  wire \$iopadmap$exu_i0_br_start_error_e4 ;
  wire [31:0] \$iopadmap$i1_rs2_bypass_data_e2 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:416.24-416.39" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:416.24-416.39" *)
  wire [31:0] dec_tlu_mrac_ff;
  wire \$iopadmap$exu_i1_br_start_error_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:325.25-325.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:325.25-325.47" *)
  wire dec_i1_rs1_bypass_en_d;
  wire [31:0] \$iopadmap$i0_rs1_bypass_data_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:253.24-253.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:253.24-253.36" *)
  wire dbg_halt_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:403.25-403.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:403.25-403.42" *)
  wire [4:0] i1_predict_fghr_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:431.18-431.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:431.18-431.48" *)
  wire dec_tlu_external_ldfwd_disable;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:332.32-332.47" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:332.32-332.47" *)
  wire dec_ib3_valid_d;
  wire [31:1] \$iopadmap$dec_i1_pc_e3 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:382.28-382.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:382.28-382.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  wire [8:0] dec_tlu_br1_wb_pkt;
  wire \$auto$clkbufmap.cc:294:execute$1158022 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:303.24-303.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:303.24-303.36" *)
  wire [31:0] gpr_i0_rs2_d;
  wire [31:2] \$iopadmap$dec_tlu_meihap ;
  wire \$iopadmap$iccm_dma_sb_error ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:418.23-418.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:418.23-418.37" *)
  wire [4:1] dec_i0_data_en;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:267.24-267.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:267.24-267.38" *)
  wire [31:0] dec_dbg_rddata;
  wire \$iopadmap$dec_i0_branch_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:217.23-217.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:217.23-217.39" *)
  wire [31:0] exu_i0_result_e1;
  wire \$iopadmap$exu_i0_br_mp_e4 ;
  wire [2:0] \$iopadmap$dec_tlu_dma_qos_prty ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:151.23-151.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:151.23-151.37" *)
  wire [1:0] dbg_cmd_wrdata;
  wire \$iopadmap$i_cpu_halt_req ;
  wire \$iopadmap$debug_brkpt_status ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:317.26-317.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:317.26-317.45" *)
  wire dec_i1_alu_decode_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.44-224.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.44-224.56" *)
  wire ifu_i1_valid;
  wire [31:0] \$iopadmap$i0_rs2_bypass_data_e3 ;
  wire [15:0] \$iopadmap$ifu_i1_cinst ;
  wire \$iopadmap$mpc_debug_halt_req ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:269.17-269.33" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:269.17-269.33" *)
  wire dec_dbg_cmd_done;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:40.25-40.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:40.25-40.44" *)
  wire dec_i0_secondary_e2;
  wire \$iopadmap$lsu_pmu_bus_misaligned ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt3 ;
  wire [31:0] \$iopadmap$exu_i0_result_e4 ;
  wire \$iopadmap$ifu_ic_debug_rd_data_valid ;
  wire \$iopadmap$ifu_pmu_fetch_stall ;
  wire \$iopadmap$dec_tlu_i0_kill_writeb_wb ;
  wire \$iopadmap$dec_dbg_cmd_tid ;
  wire \$iopadmap$dec_extint_stall ;
  wire \$iopadmap$dec_i1_alu_decode_d ;
  wire [8:0] \$iopadmap$i1_predict_btag_d ;
  wire [151:0] \$iopadmap$trigger_pkt_any ;
  wire \$iopadmap$lsu_single_ecc_error_incr ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:270.17-270.33" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:270.17-270.33" *)
  wire dec_dbg_cmd_fail;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:368.24-368.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:368.24-368.44" *)
  wire dec_i1_sec_decode_e3;
  wire \$iopadmap$dec_i1_branch_e1 ;
  wire [31:0] \$iopadmap$dec_i0_immed_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:245.24-245.38" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:245.24-245.38" *)
  wire [31:2] dec_tlu_meihap;
  wire \$auto$clkbufmap.cc:294:execute$1158025 ;
  wire [4:0] \$iopadmap$exu_i0_br_fghr_e4 ;
  wire [31:0] \$iopadmap$i0_rs2_bypass_data_e2 ;
  wire [31:0] \$iopadmap$i1_rs2_bypass_data_e3 ;
  wire \$iopadmap$ifu_pmu_bus_error ;
  wire [4:0] \$iopadmap$ifu_i1_bp_fa_index ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:194.23-194.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:194.23-194.43" *)
  wire [31:1] exu_i1_flush_path_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:46.25-46.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:46.25-46.40" *)
  wire dec_i0_branch_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:171.30-171.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:171.30-171.45" *)
  wire [1:0] ifu_i1_bp_index;
  wire \$iopadmap$lsu_pmu_store_external_dc3 ;
  wire [31:0] \$iopadmap$i0_rs1_bypass_data_e2 ;
  wire [31:1] \$iopadmap$dec_i0_pc_e3 ;
  wire \$iopadmap$dec_i0_secondary_e2 ;
  wire \$iopadmap$exu_i1_br_error_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:78.25-78.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:78.25-78.39" *)
  wire i_cpu_halt_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:398.30-398.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:398.30-398.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  wire [44:0] i1_predict_p_d;
  wire [31:0] \$iopadmap$i1_rs1_bypass_data_e3 ;
  wire [4:0] \$iopadmap$dec_fa_error_index ;
  wire [38:0] \$iopadmap$i0_brp ;
  wire \$iopadmap$exu_pmu_i0_pc4 ;
  wire \$iopadmap$dec_tlu_wb_coalescing_disable ;
  wire \$iopadmap$ifu_pmu_bus_trxn ;
  wire \$iopadmap$nmi_int ;
  wire \$iopadmap$lsu_imprecise_error_load_any ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:443.18-443.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:443.18-443.42" *)
  wire dec_tlu_bus_clk_override;
  wire \$iopadmap$dec_debug_wdata_rs1_d ;
  wire [31:0] \$iopadmap$gpr_i0_rs1_d ;
  wire [8:0] \$iopadmap$i0_predict_btag_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:48.25-48.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:48.25-48.41" *)
  wire dec_i0_branch_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:207.23-207.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:207.23-207.41" *)
  wire dma_dccm_stall_any;
  wire [31:1] \$iopadmap$exu_i1_flush_path_e4 ;
  wire \$iopadmap$rst_l ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:413.19-413.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:413.19-413.38" *)
  wire dec_tlu_i1_valid_e4;
  wire \$iopadmap$dec_i0_pc4_e4 ;
  wire [8:0] \$iopadmap$ifu_i0_bp_btag ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.32-226.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.32-226.41" *)
  wire [30:0] ifu_i0_pc;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:364.24-364.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:364.24-364.45" *)
  wire [31:0] i0_rs2_bypass_data_e3;
  wire \$iopadmap$dec_div_cancel ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:383.25-383.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:383.25-383.44" *)
  wire [4:0] dec_tlu_br0_fghr_wb;
  wire \$iopadmap$dec_tlu_flush_mp_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:129.22-129.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:129.22-129.39" *)
  wire dma_pmu_dccm_read;
  wire \$iopadmap$dma_pmu_dccm_read ;
  wire [42:0] \$iopadmap$i1_ap ;
  wire \$iopadmap$dbg_cmd_valid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:310.24-310.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:310.24-310.41" *)
  wire [20:1] dec_i0_br_immed_d;
  wire [11:0] \$iopadmap$dec_lsu_offset_d ;
  wire \$iopadmap$exu_flush_final ;
  wire [31:0] \$iopadmap$i1_result_e4_eff ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:307.24-307.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:307.24-307.38" *)
  wire [31:0] dec_i0_immed_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:399.25-399.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:399.25-399.42" *)
  wire [4:0] i0_predict_fghr_d;
  wire \$iopadmap$ifu_pmu_ic_hit ;
  wire [5:4] \$iopadmap$exu_i1_br_index_e4 ;
  wire [31:0] \$iopadmap$exu_i1_result_e4 ;
  wire [31:0] \$iopadmap$ifu_i1_instr ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:140.24-140.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:140.24-140.38" *)
  wire ifu_pmu_ic_hit;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:131.22-131.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:131.22-131.38" *)
  wire dma_pmu_any_read;
  wire [30:0] \$iopadmap$ifu_i1_pc ;
  wire \$iopadmap$dec_i0_rs2_bypass_en_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:65.17-65.33" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:65.17-65.33" *)
  wire dec_extint_stall;
  wire \$iopadmap$dec_tlu_resume_ack ;
  wire \$iopadmap$dbg_cmd_write ;
  wire [19:0] \$iopadmap$i1_predict_toffset_d ;
  wire \$iopadmap$dec_tlu_btb_write_kill ;
  wire \$iopadmap$dec_i1_lsu_d ;
  wire [31:0] \$iopadmap$i1_rs2_bypass_data_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:229.39-229.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:229.39-229.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  wire [6:0] ifu_i0_predecode;
  wire [4:0] \$iopadmap$dec_tlu_br0_fghr_wb ;
  wire \$iopadmap$dec_tlu_bus_clk_override ;
  wire \$iopadmap$exu_i0_br_error_e4 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:452.32-452.53" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:452.32-452.53" *)
  wire [30:0] dec_tlu_flush_path_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:363.24-363.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:363.24-363.45" *)
  wire [31:0] i0_rs1_bypass_data_e3;
  wire \$iopadmap$ifu_pmu_ic_miss ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:130.22-130.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:130.22-130.40" *)
  wire dma_pmu_dccm_write;
  wire [2:0] \$iopadmap$lsu_nonblock_load_inv_tag_dc5 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:146.23-146.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:146.23-146.36" *)
  wire dbg_cmd_valid;
  wire \$iopadmap$mhwakeup ;
  wire \$iopadmap$lsu_load_stall_any ;
  wire [31:1] \$iopadmap$dec_i1_pc_d ;
  wire \$iopadmap$exu_pmu_i0_br_ataken ;
  wire \$iopadmap$dec_i0_secondary_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:147.23-147.34" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:147.23-147.34" *)
  wire dbg_cmd_tid;
  wire \$iopadmap$lsu_sc_success_dc5 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:304.24-304.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:304.24-304.36" *)
  wire [31:0] gpr_i1_rs1_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:362.24-362.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:362.24-362.47" *)
  wire dec_i1_rs2_bypass_en_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:143.24-143.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:143.24-143.40" *)
  wire ifu_pmu_bus_trxn;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.37-322.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.37-322.48" *)
  wire [31:1] dec_i1_pc_d;
  wire \$iopadmap$scan_mode ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:313.32-313.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:313.32-313.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  wire [42:0] i0_ap;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:437.30-437.51" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:437.30-437.51" *)
  wire dec_tlu_i0_commit_cmt;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:87.25-87.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:87.25-87.43" *)
  wire dec_tlu_force_halt;
  wire \$iopadmap$lsu_pmu_bus_trxn ;
  wire \$iopadmap$dec_i0_branch_e2 ;
  wire [31:0] \$iopadmap$dbg_cmd_addr ;
  wire \$iopadmap$soft_int ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:385.25-385.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:385.25-385.44" *)
  wire [4:0] dec_tlu_br1_fghr_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:156.29-156.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:156.29-156.47" *)
  wire ifu_i0_icaf_second;
  wire [1:0] \$iopadmap$exu_i1_br_hist_e4 ;
  wire [31:0] \$iopadmap$gpr_i1_rs1_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:446.18-446.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:446.18-446.43" *)
  wire dec_tlu_dccm_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:391.31-391.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:391.31-391.47" *)
  wire [1:0] dec_tlu_perfcnt1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:294.23-294.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:294.23-294.38" *)
  wire exu_i1_br_mp_e4;
  wire [38:0] \$iopadmap$i1_brp ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:150.23-150.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:150.23-150.35" *)
  wire [31:0] dbg_cmd_addr;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:388.34-388.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:388.34-388.52" *)
  wire [4:0] dec_fa_error_index;
  wire [31:0] \$iopadmap$i0_rs2_bypass_data_d ;
  wire [24:0] \$iopadmap$mul_p ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:196.24-196.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:196.24-196.36" *)
  wire exu_div_wren;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:104.22-104.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:104.22-104.42" *)
  wire exu_pmu_i1_br_ataken;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:390.31-390.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:390.31-390.47" *)
  wire [1:0] dec_tlu_perfcnt0;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:247.23-247.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:247.23-247.43" *)
  wire [70:0] ifu_ic_debug_rd_data;
  wire \$iopadmap$dec_i1_branch_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:169.41-169.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:169.41-169.55" *)
  wire [8:0] ifu_i0_bp_btag;
  wire \$iopadmap$timer_int ;
  wire \$iopadmap$exu_i0_br_valid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:377.24-377.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:377.24-377.45" *)
  wire [31:0] i0_rs2_bypass_data_e2;
  wire [1:0] \$iopadmap$lsu_fir_error ;
  wire [4:1] \$iopadmap$dec_i1_ctl_en ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:435.18-435.47" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:435.18-435.47" *)
  wire dec_tlu_wb_coalescing_disable;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:299.23-299.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:299.23-299.39" *)
  wire exu_i1_br_way_e4;
  wire [30:0] \$iopadmap$exu_npc_e4 ;
  wire \$iopadmap$dec_pause_state_cg ;
  wire \$iopadmap$mpc_debug_run_ack ;
  wire [2:0] \$iopadmap$lsu_nonblock_load_tag_dc1 ;
  wire [31:0] \$iopadmap$gpr_i0_rs2_d ;
  wire \$iopadmap$lsu_nonblock_load_data_error ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.44-227.54" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.44-227.54" *)
  wire ifu_i1_pc4;
  wire \$iopadmap$lsu_nonblock_load_data_valid ;
  wire [1:0] \$iopadmap$dbg_cmd_type ;
  wire [5:4] \$iopadmap$dec_tlu_br0_index_wb ;
  wire \$iopadmap$dec_i1_branch_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:101.22-101.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:101.22-101.42" *)
  wire exu_pmu_i0_br_ataken;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:454.32-454.51" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:454.32-454.51" *)
  wire dec_tlu_flush_mp_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:193.23-193.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:193.23-193.43" *)
  wire [31:1] exu_i0_flush_path_e4;
  wire \$iopadmap$dma_dccm_stall_any ;
  wire \$iopadmap$lsu_pmu_bus_error ;
  wire [44:0] \$iopadmap$i0_predict_p_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:365.24-365.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:365.24-365.45" *)
  wire [31:0] i1_rs1_bypass_data_e3;
  wire \$iopadmap$ifu_miss_state_idle ;
  wire \$iopadmap$dec_ib2_valid_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:141.24-141.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:141.24-141.41" *)
  wire ifu_pmu_bus_error;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:244.30-244.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:244.30-244.43" *)
  wire [3:0] dec_tlu_meipt;
  wire [5:4] \$iopadmap$i0_predict_index_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:47.25-47.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:47.25-47.41" *)
  wire dec_i0_branch_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:132.22-132.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:132.22-132.39" *)
  wire dma_pmu_any_write;
  wire [2:0] \$iopadmap$lsu_nonblock_load_inv_tag_dc2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:366.24-366.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:366.24-366.45" *)
  wire [31:0] i1_rs2_bypass_data_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:412.19-412.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:412.19-412.38" *)
  wire dec_tlu_i0_valid_e4;
  wire \$iopadmap$ifu_i0_valid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:174.42-174.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:174.42-174.59" *)
  wire [19:0] ifu_i1_bp_toffset;
  wire \$iopadmap$mexintpend ;
  wire [31:0] \$iopadmap$exu_div_result ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:280.23-280.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:280.23-280.41" *)
  wire exu_i0_br_error_e4;
  wire \$iopadmap$dec_i1_branch_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:281.23-281.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:281.23-281.47" *)
  wire exu_i0_br_start_error_e4;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:52.25-52.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:52.25-52.41" *)
  wire dec_i1_branch_e1;
  wire \$iopadmap$ifu_i0_dbecc ;
  wire [4:0] \$iopadmap$ifu_i0_bp_fa_index ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:455.32-455.55" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:455.32-455.55" *)
  wire dec_tlu_flush_lower_wb1;
  wire \$iopadmap$dec_tlu_i0_commit_cmt ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:191.29-191.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:191.29-191.50" *)
  wire exu_i1_flush_lower_e4;
  wire [20:1] \$iopadmap$dec_i1_br_immed_d ;
  wire \$iopadmap$dec_tlu_lr_reset_wb ;
  wire [15:0] \$iopadmap$ifu_i0_cinst ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:135.29-135.48" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:135.29-135.48" *)
  wire ifu_pmu_align_stall;
  wire [30:0] \$iopadmap$ifu_i0_pc ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:188.29-188.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:188.29-188.47" *)
  wire exu_i0_flush_final;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:453.32-453.54" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:453.32-453.54" *)
  wire dec_tlu_flush_lower_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:423.25-423.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:423.25-423.44" *)
  wire dec_tlu_lr_reset_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:296.24-296.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:296.24-296.41" *)
  wire [4:0] exu_i1_br_fghr_e4;
  wire \$iopadmap$flush_final_e3 ;
  wire \$iopadmap$dec_i0_div_d ;
  wire \$iopadmap$dec_i0_branch_d ;
  wire \$iopadmap$dec_i0_branch_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:353.24-353.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:353.24-353.36" *)
  wire dec_i0_div_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:447.18-447.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:447.18-447.42" *)
  wire dec_tlu_icm_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.43-226.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.43-226.52" *)
  wire [30:0] ifu_i1_pc;
  wire \$iopadmap$exu_i1_br_valid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:215.30-215.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:215.30-215.40" *)
  wire [30:0] exu_npc_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:462.32-462.54" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:462.32-462.54" *)
  wire dec_tlu_btb_write_kill;
  wire \$iopadmap$dbg_halt_req ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:337.28-337.33" *)
  (* wiretype = "\\eh2_div_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:337.28-337.33" *)
  (* wiretype = "\\eh2_div_pkt_t" *)
  wire [3:0] div_p;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:176.41-176.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:176.41-176.59" *)
  wire [4:0] ifu_i0_bp_fa_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:457.32-457.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:457.32-457.56" *)
  wire dec_tlu_flush_noredir_wb;
  wire \$iopadmap$lsu_pmu_load_external_dc3 ;
  wire \$iopadmap$exu_pmu_i1_pc4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:316.26-316.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:316.26-316.45" *)
  wire dec_i0_alu_decode_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:352.24-352.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:352.24-352.36" *)
  wire dec_i1_mul_d;
  wire \$iopadmap$ifu_i0_icaf_second ;
  wire \$iopadmap$dec_tlu_i1_kill_writeb_wb ;
  wire [5:4] \$iopadmap$dec_tlu_br1_index_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:51.25-51.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:51.25-51.40" *)
  wire dec_i1_branch_d;
  wire [31:0] \$iopadmap$exu_i0_csr_rs1_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:189.29-189.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:189.29-189.47" *)
  wire exu_i1_flush_final;
  wire \$iopadmap$dec_tlu_flush_noredir_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:405.25-405.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:405.25-405.42" *)
  wire [8:0] i1_predict_btag_d;
  wire \$iopadmap$dec_i1_select_pc_d ;
  wire \$iopadmap$dec_i0_lsu_d ;
  wire [31:0] \$iopadmap$gpr_i1_rs2_d ;
  wire \$iopadmap$dec_tlu_core_empty ;
  wire \$iopadmap$dec_i0_secondary_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:397.30-397.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:397.30-397.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  wire [44:0] i0_predict_p_d;
  wire [2:0] \$iopadmap$lsu_nonblock_load_data_tag ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:230.39-230.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:230.39-230.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  wire [6:0] ifu_i1_predecode;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:289.23-289.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:289.23-289.40" *)
  wire [1:0] exu_i1_br_hist_e4;
  wire \$iopadmap$dec_i0_rs1_bypass_en_e3 ;
  wire \$iopadmap$lsu_amo_stall_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:271.17-271.32" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:271.17-271.32" *)
  wire dec_dbg_cmd_tid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:320.26-320.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:320.26-320.44" *)
  wire dec_i1_select_pc_d;
  wire \$iopadmap$exu_i0_br_middle_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:148.23-148.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:148.23-148.36" *)
  wire dbg_cmd_write;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:149.23-149.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:149.23-149.35" *)
  wire [1:0] dbg_cmd_type;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:265.17-265.38" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:265.17-265.38" *)
  wire dec_debug_wdata_rs1_d;
  wire [70:0] \$iopadmap$ifu_ic_debug_rd_data ;
  wire \$iopadmap$ifu_i1_pc4 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:261.25-261.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:261.25-261.43" *)
  wire dec_tlu_debug_mode;
  wire [8:0] \$iopadmap$dec_tlu_br1_wb_pkt ;
  wire \$iopadmap$dec_tlu_i0_valid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:292.23-292.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:292.23-292.47" *)
  wire exu_i1_br_start_error_e4;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:415.24-415.36" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:415.24-415.36" *)
  wire [31:0] i0_result_e2;
  wire \$iopadmap$dec_i0_rs2_bypass_en_e3 ;
  wire [31:0] \$iopadmap$exu_i1_result_e1 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:98.25-98.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:98.25-98.43" *)
  wire debug_brkpt_status;
  wire [4:1] \$iopadmap$dec_i0_ctl_en ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:166.31-166.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:166.31-166.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  wire [38:0] i1_brp;
  wire \$iopadmap$dma_pmu_dccm_write ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:283.23-283.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:283.23-283.38" *)
  wire exu_i0_br_mp_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:137.24-137.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:137.24-137.43" *)
  wire ifu_pmu_fetch_stall;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:60.17-60.31" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:60.17-60.31" *)
  wire dec_div_cancel;
  wire [19:0] \$iopadmap$i0_predict_toffset_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:279.23-279.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:279.23-279.40" *)
  wire exu_i0_br_bank_e4;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:333.32-333.47" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:333.32-333.47" *)
  wire dec_ib2_valid_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:326.25-326.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:326.25-326.47" *)
  wire dec_i1_rs2_bypass_en_d;
  wire [4:0] \$iopadmap$dec_tlu_br1_fghr_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:300.23-300.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:300.23-300.39" *)
  wire exu_i0_br_way_e4;
  wire \$iopadmap$dec_i0_rs1_bypass_en_d ;
  wire \$iopadmap$i_cpu_run_req ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:421.23-421.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:421.23-421.36" *)
  wire [4:1] dec_i1_ctl_en;
  wire \$iopadmap$lsu_fastint_stall_any ;
  wire \$iopadmap$dec_tlu_force_halt ;
  wire [4:0] \$iopadmap$i1_predict_fghr_d ;
  wire \$iopadmap$dec_i0_tid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:62.33-62.49" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:62.33-62.49" *)
  wire dec_i1_cancel_e1;
  wire \$iopadmap$dec_ib3_valid_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:81.25-81.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:81.25-81.43" *)
  wire dec_tlu_mhartstart;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:372.24-372.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:372.24-372.47" *)
  wire dec_i0_rs1_bypass_en_e2;
  wire \$iopadmap$o_cpu_halt_ack ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:249.33-249.52" *)
  (* wiretype = "\\eh2_cache_debug_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:249.33-249.52" *)
  (* wiretype = "\\eh2_cache_debug_pkt_t" *)
  wire [89:0] dec_tlu_ic_diag_pkt;
  wire \$iopadmap$lsu_store_stall_any ;
  wire \$auto$clkbufmap.cc:294:execute$1158016 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:57.17-57.30" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:57.17-57.30" *)
  wire dec_i1_pc4_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:328.24-328.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:328.24-328.44" *)
  wire [31:0] i0_rs1_bypass_data_d;
  wire [4:1] \$iopadmap$dec_i1_data_en ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:277.22-277.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:277.22-277.40" *)
  wire [5:4] exu_i0_br_index_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:311.24-311.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:311.24-311.41" *)
  wire [20:1] dec_i1_br_immed_d;
  wire [89:0] \$iopadmap$dec_tlu_ic_diag_pkt ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:168.42-168.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:168.42-168.56" *)
  wire [4:0] ifu_i0_bp_fghr;
  wire \$iopadmap$lsu_pmu_misaligned_dc3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:42.25-42.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:42.25-42.43" *)
  wire dec_i1_secondary_d;
  wire \$iopadmap$dec_tlu_external_ldfwd_disable ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:343.31-343.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:343.31-343.45" *)
  wire flush_final_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:100.22-100.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:100.22-100.40" *)
  wire exu_pmu_i0_br_misp;
  wire \$iopadmap$exu_pmu_i1_br_ataken ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:420.23-420.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:420.23-420.37" *)
  wire [4:1] dec_i1_data_en;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:53.25-53.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:53.25-53.41" *)
  wire dec_i1_branch_e2;
  wire \$iopadmap$dec_tlu_i1_valid_e4 ;
  wire \$iopadmap$dec_i1_pc4_e4 ;
  wire \$iopadmap$dec_tlu_dbg_halted ;
  wire \$iopadmap$dec_tlu_mpc_halted_only ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:190.29-190.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:190.29-190.50" *)
  wire exu_i0_flush_lower_e4;
  wire [1:0] \$iopadmap$ifu_i1_bp_index ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:232.24-232.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:232.24-232.36" *)
  wire [31:1] exu_i0_pc_e1;
  wire \$iopadmap$exu_i0_flush_lower_e4 ;
  wire \$iopadmap$dec_i1_rs2_bypass_en_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:235.24-235.33" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:235.24-235.33" *)
  wire timer_int;
  wire \$iopadmap$lsu_nonblock_load_inv_dc5 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:236.24-236.32" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:236.24-236.32" *)
  wire soft_int;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:256.24-256.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:256.24-256.43" *)
  wire ifu_miss_state_idle;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:341.24-341.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:341.24-341.36" *)
  wire dec_i1_lsu_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:464.24-464.33" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:464.24-464.33" *)
  wire scan_mode;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:73.23-73.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:73.23-73.30" *)
  wire [31:1] rst_vec;
  wire [31:0] \$iopadmap$i0_rs1_bypass_data_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:72.16-72.21" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:72.16-72.21" *)
  wire rst_l;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:357.31-357.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:357.31-357.50" *)
  wire [30:0] pred_correct_npc_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:139.24-139.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:139.24-139.39" *)
  wire ifu_pmu_ic_miss;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:240.30-240.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:240.30-240.36" *)
  wire [3:0] pic_pl;
  wire [4:0] \$iopadmap$i0_predict_fghr_d ;
  wire [44:0] \$iopadmap$i1_predict_p_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:359.24-359.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:359.24-359.47" *)
  wire dec_i0_rs1_bypass_en_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:239.30-239.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:239.30-239.41" *)
  wire [7:0] pic_claimid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:105.22-105.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:105.22-105.36" *)
  wire exu_pmu_i1_pc4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:410.24-410.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:410.24-410.40" *)
  wire [31:0] i1_result_e4_eff;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:85.25-85.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:85.25-85.44" *)
  wire o_debug_mode_status;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:84.25-84.38" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:84.25-84.38" *)
  wire o_cpu_run_ack;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:82.25-82.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:82.25-82.42" *)
  wire o_cpu_halt_status;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:83.25-83.39" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:83.25-83.39" *)
  wire o_cpu_halt_ack;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:79.25-79.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:79.25-79.38" *)
  wire i_cpu_run_req;
  wire \$iopadmap$exu_i0_br_bank_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:76.23-76.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:76.23-76.30" *)
  wire [31:1] nmi_vec;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:243.30-243.46" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:243.30-243.46" *)
  wire [3:0] dec_tlu_meicurpl;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:75.23-75.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:75.23-75.30" *)
  wire nmi_int;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:336.28-336.33" *)
  (* wiretype = "\\eh2_mul_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:336.28-336.33" *)
  (* wiretype = "\\eh2_mul_pkt_t" *)
  wire [24:0] mul_p;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:95.25-95.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:95.25-95.42" *)
  wire mpc_reset_run_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:94.25-94.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:94.25-94.42" *)
  wire mpc_debug_run_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:436.24-436.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:436.24-436.44" *)
  wire [2:0] dec_tlu_dma_qos_prty;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:97.25-97.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:97.25-97.42" *)
  wire mpc_debug_run_ack;
  wire \$iopadmap$dec_tlu_lsu_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:93.25-93.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:93.25-93.43" *)
  wire mpc_debug_halt_req;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:96.25-96.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:96.25-96.43" *)
  wire mpc_debug_halt_ack;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:241.30-241.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:241.30-241.38" *)
  wire mhwakeup;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:238.30-238.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:238.30-238.40" *)
  wire mexintpend;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:145.23-145.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:145.23-145.44" *)
  wire [3:0] lsu_trigger_match_dc4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:162.25-162.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:162.25-162.44" *)
  wire lsu_store_stall_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:180.24-180.49" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:180.24-180.49" *)
  wire lsu_single_ecc_error_incr;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:43.25-43.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:43.25-43.44" *)
  wire dec_i1_secondary_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:402.26-402.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:402.26-402.46" *)
  wire [19:0] i0_predict_toffset_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:39.25-39.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:39.25-39.44" *)
  wire dec_i0_secondary_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:206.23-206.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:206.23-206.41" *)
  wire lsu_sc_success_dc5;
  wire [31:0] \$iopadmap$lsu_result_corr_dc4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:68.23-68.34" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:68.23-68.34" *)
  wire [31:0] lsu_rs1_dc1;
  wire \$iopadmap$dec_tlu_flush_lower_wb1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:203.23-203.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:203.23-203.37" *)
  wire [31:0] lsu_result_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:204.23-204.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:204.23-204.42" *)
  wire [31:0] lsu_result_corr_dc4;
  wire \$iopadmap$exu_i1_br_way_e4 ;
  wire \$iopadmap$dec_tlu_pic_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:121.24-121.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:121.24-121.50" *)
  wire lsu_pmu_store_external_dc3;
  wire \$iopadmap$dbg_cmd_tid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:172.42-172.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:172.42-172.56" *)
  wire [4:0] ifu_i1_bp_fghr;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:308.24-308.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:308.24-308.38" *)
  wire [31:0] dec_i1_immed_d;
  wire [31:0] \$iopadmap$lsu_nonblock_load_data ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:122.24-122.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:122.24-122.46" *)
  wire lsu_pmu_misaligned_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:120.24-120.49" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:120.24-120.49" *)
  wire lsu_pmu_load_external_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:123.24-123.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:123.24-123.40" *)
  wire lsu_pmu_bus_trxn;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:89.27-89.34" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:89.27-89.34" *)
  wire [31:4] core_id;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:197.24-197.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:197.24-197.38" *)
  wire [31:0] exu_div_result;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:349.24-349.49" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:349.24-349.49" *)
  wire dec_tlu_i1_kill_writeb_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:125.24-125.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:125.24-125.46" *)
  wire lsu_pmu_bus_misaligned;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:56.17-56.30" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:56.17-56.30" *)
  wire dec_i0_pc4_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:126.24-126.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:126.24-126.41" *)
  wire lsu_pmu_bus_error;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:124.24-124.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:124.24-124.40" *)
  wire lsu_pmu_bus_busy;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:335.28-335.33" *)
  (* wiretype = "\\eh2_lsu_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:335.28-335.33" *)
  (* wiretype = "\\eh2_lsu_pkt_t" *)
  wire [32:0] lsu_p;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:44.25-44.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:44.25-44.44" *)
  wire dec_i1_secondary_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:108.48-108.75" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:108.48-108.75" *)
  wire lsu_nonblock_load_valid_dc1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:109.26-109.51" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:109.26-109.51" *)
  wire [2:0] lsu_nonblock_load_tag_dc1;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:54.25-54.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:54.25-54.41" *)
  wire dec_i1_branch_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:113.26-113.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:113.26-113.55" *)
  wire [2:0] lsu_nonblock_load_inv_tag_dc5;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:111.26-111.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:111.26-111.55" *)
  wire [2:0] lsu_nonblock_load_inv_tag_dc2;
  wire [8:0] \$iopadmap$ifu_i1_bp_btag ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:112.48-112.73" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:112.48-112.73" *)
  wire lsu_nonblock_load_inv_dc5;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:110.48-110.73" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:110.48-110.73" *)
  wire lsu_nonblock_load_inv_dc2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:114.48-114.76" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:114.48-114.76" *)
  wire lsu_nonblock_load_data_valid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:339.24-339.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:339.24-339.40" *)
  wire [11:0] dec_lsu_offset_d;
  wire [31:1] \$iopadmap$exu_i1_pc_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:115.48-115.74" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:115.48-115.74" *)
  wire lsu_nonblock_load_data_tid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:117.26-117.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:117.26-117.52" *)
  wire [2:0] lsu_nonblock_load_data_tag;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:116.48-116.76" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:116.48-116.76" *)
  wire lsu_nonblock_load_data_error;
  wire \$iopadmap$dec_tlu_flush_err_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:118.48-118.70" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:118.48-118.70" *)
  wire [31:0] lsu_nonblock_load_data;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:445.18-445.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:445.18-445.44" *)
  wire dec_tlu_picio_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:393.31-393.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:393.31-393.47" *)
  wire [1:0] dec_tlu_perfcnt3;
  wire \$iopadmap$dec_tlu_flush_leak_one_wb ;
  wire [4:1] \$iopadmap$dec_i0_data_en ;
  wire \$iopadmap$ifu_i1_valid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:161.25-161.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:161.25-161.43" *)
  wire lsu_load_stall_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:182.24-182.53" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:182.24-182.53" *)
  wire lsu_imprecise_error_store_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:432.18-432.51" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:432.18-432.51" *)
  wire dec_tlu_sideeffect_posted_disable;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:183.24-183.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:183.24-183.52" *)
  wire lsu_imprecise_error_load_any;
  wire \$iopadmap$lsu_idle_any ;
  wire \$iopadmap$dma_pmu_any_write ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:177.41-177.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:177.41-177.59" *)
  wire [4:0] ifu_i1_bp_fa_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:184.31-184.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:184.31-184.59" *)
  wire [31:0] lsu_imprecise_error_addr_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:160.25-160.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:160.25-160.37" *)
  wire lsu_idle_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:211.23-211.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:211.23-211.36" *)
  wire [1:0] lsu_fir_error;
  wire \$iopadmap$dec_dbg_cmd_fail ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:157.29-157.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:157.29-157.41" *)
  wire ifu_i0_dbecc;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:210.23-210.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:210.23-210.35" *)
  wire [31:1] lsu_fir_addr;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:66.16-66.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:66.16-66.37" *)
  wire lsu_fastint_stall_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:179.33-179.50" *)
  (* wiretype = "\\eh2_lsu_error_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:179.33-179.50" *)
  (* wiretype = "\\eh2_lsu_error_pkt_t" *)
  wire [40:0] lsu_error_pkt_dc3;
  fabric_eh2_dec \$auto$rs_design_edit.cc:658:execute$1173307  (
    .\$auto$clkbufmap.cc:294:execute$1158016 (\$auto$clkbufmap.cc:294:execute$1158016 ),
    .\$auto$clkbufmap.cc:294:execute$1158019 (\$auto$clkbufmap.cc:294:execute$1158019 ),
    .\$auto$clkbufmap.cc:294:execute$1158022 (\$auto$clkbufmap.cc:294:execute$1158022 ),
    .\$auto$clkbufmap.cc:294:execute$1158025 (\$auto$clkbufmap.cc:294:execute$1158025 ),
    .\$iopadmap$core_id (\$iopadmap$core_id ),
    .\$iopadmap$dbg_cmd_addr (\$iopadmap$dbg_cmd_addr ),
    .\$iopadmap$dbg_cmd_tid (\$iopadmap$dbg_cmd_tid ),
    .\$iopadmap$dbg_cmd_type (\$iopadmap$dbg_cmd_type ),
    .\$iopadmap$dbg_cmd_valid (\$iopadmap$dbg_cmd_valid ),
    .\$iopadmap$dbg_cmd_wrdata (\$iopadmap$dbg_cmd_wrdata ),
    .\$iopadmap$dbg_cmd_write (\$iopadmap$dbg_cmd_write ),
    .\$iopadmap$dbg_halt_req (\$iopadmap$dbg_halt_req ),
    .\$iopadmap$dbg_resume_req (\$iopadmap$dbg_resume_req ),
    .\$iopadmap$debug_brkpt_status (\$iopadmap$debug_brkpt_status ),
    .\$iopadmap$dec_dbg_cmd_done (\$iopadmap$dec_dbg_cmd_done ),
    .\$iopadmap$dec_dbg_cmd_fail (\$iopadmap$dec_dbg_cmd_fail ),
    .\$iopadmap$dec_dbg_cmd_tid (\$iopadmap$dec_dbg_cmd_tid ),
    .\$iopadmap$dec_dbg_rddata (\$iopadmap$dec_dbg_rddata ),
    .\$iopadmap$dec_debug_wdata_rs1_d (\$iopadmap$dec_debug_wdata_rs1_d ),
    .\$iopadmap$dec_div_cancel (\$iopadmap$dec_div_cancel ),
    .\$iopadmap$dec_extint_stall (\$iopadmap$dec_extint_stall ),
    .\$iopadmap$dec_fa_error_index (\$iopadmap$dec_fa_error_index ),
    .\$iopadmap$dec_i0_alu_decode_d (\$iopadmap$dec_i0_alu_decode_d ),
    .\$iopadmap$dec_i0_br_immed_d (\$iopadmap$dec_i0_br_immed_d ),
    .\$iopadmap$dec_i0_branch_d (\$iopadmap$dec_i0_branch_d ),
    .\$iopadmap$dec_i0_branch_e1 (\$iopadmap$dec_i0_branch_e1 ),
    .\$iopadmap$dec_i0_branch_e2 (\$iopadmap$dec_i0_branch_e2 ),
    .\$iopadmap$dec_i0_branch_e3 (\$iopadmap$dec_i0_branch_e3 ),
    .\$iopadmap$dec_i0_csr_ren_d (\$iopadmap$dec_i0_csr_ren_d ),
    .\$iopadmap$dec_i0_ctl_en (\$iopadmap$dec_i0_ctl_en ),
    .\$iopadmap$dec_i0_data_en (\$iopadmap$dec_i0_data_en ),
    .\$iopadmap$dec_i0_div_d (\$iopadmap$dec_i0_div_d ),
    .\$iopadmap$dec_i0_immed_d (\$iopadmap$dec_i0_immed_d ),
    .\$iopadmap$dec_i0_lsu_d (\$iopadmap$dec_i0_lsu_d ),
    .\$iopadmap$dec_i0_mul_d (\$iopadmap$dec_i0_mul_d ),
    .\$iopadmap$dec_i0_pc4_e4 (\$iopadmap$dec_i0_pc4_e4 ),
    .\$iopadmap$dec_i0_pc_d (\$iopadmap$dec_i0_pc_d ),
    .\$iopadmap$dec_i0_pc_e3 (\$iopadmap$dec_i0_pc_e3 ),
    .\$iopadmap$dec_i0_rs1_bypass_en_d (\$iopadmap$dec_i0_rs1_bypass_en_d ),
    .\$iopadmap$dec_i0_rs1_bypass_en_e2 (\$iopadmap$dec_i0_rs1_bypass_en_e2 ),
    .\$iopadmap$dec_i0_rs1_bypass_en_e3 (\$iopadmap$dec_i0_rs1_bypass_en_e3 ),
    .\$iopadmap$dec_i0_rs2_bypass_en_d (\$iopadmap$dec_i0_rs2_bypass_en_d ),
    .\$iopadmap$dec_i0_rs2_bypass_en_e2 (\$iopadmap$dec_i0_rs2_bypass_en_e2 ),
    .\$iopadmap$dec_i0_rs2_bypass_en_e3 (\$iopadmap$dec_i0_rs2_bypass_en_e3 ),
    .\$iopadmap$dec_i0_sec_decode_e3 (\$iopadmap$dec_i0_sec_decode_e3 ),
    .\$iopadmap$dec_i0_secondary_d (\$iopadmap$dec_i0_secondary_d ),
    .\$iopadmap$dec_i0_secondary_e1 (\$iopadmap$dec_i0_secondary_e1 ),
    .\$iopadmap$dec_i0_secondary_e2 (\$iopadmap$dec_i0_secondary_e2 ),
    .\$iopadmap$dec_i0_select_pc_d (\$iopadmap$dec_i0_select_pc_d ),
    .\$iopadmap$dec_i0_tid_e4 (\$iopadmap$dec_i0_tid_e4 ),
    .\$iopadmap$dec_i1_alu_decode_d (\$iopadmap$dec_i1_alu_decode_d ),
    .\$iopadmap$dec_i1_br_immed_d (\$iopadmap$dec_i1_br_immed_d ),
    .\$iopadmap$dec_i1_branch_d (\$iopadmap$dec_i1_branch_d ),
    .\$iopadmap$dec_i1_branch_e1 (\$iopadmap$dec_i1_branch_e1 ),
    .\$iopadmap$dec_i1_branch_e2 (\$iopadmap$dec_i1_branch_e2 ),
    .\$iopadmap$dec_i1_branch_e3 (\$iopadmap$dec_i1_branch_e3 ),
    .\$iopadmap$dec_i1_cancel_e1 (\$iopadmap$dec_i1_cancel_e1 ),
    .\$iopadmap$dec_i1_ctl_en (\$iopadmap$dec_i1_ctl_en ),
    .\$iopadmap$dec_i1_data_en (\$iopadmap$dec_i1_data_en ),
    .\$iopadmap$dec_i1_immed_d (\$iopadmap$dec_i1_immed_d ),
    .\$iopadmap$dec_i1_lsu_d (\$iopadmap$dec_i1_lsu_d ),
    .\$iopadmap$dec_i1_mul_d (\$iopadmap$dec_i1_mul_d ),
    .\$iopadmap$dec_i1_pc4_e4 (\$iopadmap$dec_i1_pc4_e4 ),
    .\$iopadmap$dec_i1_pc_d (\$iopadmap$dec_i1_pc_d ),
    .\$iopadmap$dec_i1_pc_e3 (\$iopadmap$dec_i1_pc_e3 ),
    .\$iopadmap$dec_i1_rs1_bypass_en_d (\$iopadmap$dec_i1_rs1_bypass_en_d ),
    .\$iopadmap$dec_i1_rs1_bypass_en_e2 (\$iopadmap$dec_i1_rs1_bypass_en_e2 ),
    .\$iopadmap$dec_i1_rs1_bypass_en_e3 (\$iopadmap$dec_i1_rs1_bypass_en_e3 ),
    .\$iopadmap$dec_i1_rs2_bypass_en_d (\$iopadmap$dec_i1_rs2_bypass_en_d ),
    .\$iopadmap$dec_i1_rs2_bypass_en_e2 (\$iopadmap$dec_i1_rs2_bypass_en_e2 ),
    .\$iopadmap$dec_i1_rs2_bypass_en_e3 (\$iopadmap$dec_i1_rs2_bypass_en_e3 ),
    .\$iopadmap$dec_i1_sec_decode_e3 (\$iopadmap$dec_i1_sec_decode_e3 ),
    .\$iopadmap$dec_i1_secondary_d (\$iopadmap$dec_i1_secondary_d ),
    .\$iopadmap$dec_i1_secondary_e1 (\$iopadmap$dec_i1_secondary_e1 ),
    .\$iopadmap$dec_i1_secondary_e2 (\$iopadmap$dec_i1_secondary_e2 ),
    .\$iopadmap$dec_i1_select_pc_d (\$iopadmap$dec_i1_select_pc_d ),
    .\$iopadmap$dec_i1_tid_e4 (\$iopadmap$dec_i1_tid_e4 ),
    .\$iopadmap$dec_i1_valid_e1 (\$iopadmap$dec_i1_valid_e1 ),
    .\$iopadmap$dec_ib2_valid_d (\$iopadmap$dec_ib2_valid_d ),
    .\$iopadmap$dec_ib3_valid_d (\$iopadmap$dec_ib3_valid_d ),
    .\$iopadmap$dec_lsu_offset_d (\$iopadmap$dec_lsu_offset_d ),
    .\$iopadmap$dec_pause_state_cg (\$iopadmap$dec_pause_state_cg ),
    .\$iopadmap$dec_tlu_bpred_disable (\$iopadmap$dec_tlu_bpred_disable ),
    .\$iopadmap$dec_tlu_br0_fghr_wb (\$iopadmap$dec_tlu_br0_fghr_wb ),
    .\$iopadmap$dec_tlu_br0_index_wb (\$iopadmap$dec_tlu_br0_index_wb ),
    .\$iopadmap$dec_tlu_br0_wb_pkt (\$iopadmap$dec_tlu_br0_wb_pkt ),
    .\$iopadmap$dec_tlu_br1_fghr_wb (\$iopadmap$dec_tlu_br1_fghr_wb ),
    .\$iopadmap$dec_tlu_br1_index_wb (\$iopadmap$dec_tlu_br1_index_wb ),
    .\$iopadmap$dec_tlu_br1_wb_pkt (\$iopadmap$dec_tlu_br1_wb_pkt ),
    .\$iopadmap$dec_tlu_btb_write_kill (\$iopadmap$dec_tlu_btb_write_kill ),
    .\$iopadmap$dec_tlu_bus_clk_override (\$iopadmap$dec_tlu_bus_clk_override ),
    .\$iopadmap$dec_tlu_core_ecc_disable (\$iopadmap$dec_tlu_core_ecc_disable ),
    .\$iopadmap$dec_tlu_core_empty (\$iopadmap$dec_tlu_core_empty ),
    .\$iopadmap$dec_tlu_dbg_halted (\$iopadmap$dec_tlu_dbg_halted ),
    .\$iopadmap$dec_tlu_dccm_clk_override (\$iopadmap$dec_tlu_dccm_clk_override ),
    .\$iopadmap$dec_tlu_dma_qos_prty (\$iopadmap$dec_tlu_dma_qos_prty ),
    .\$iopadmap$dec_tlu_external_ldfwd_disable (\$iopadmap$dec_tlu_external_ldfwd_disable ),
    .\$iopadmap$dec_tlu_exu_clk_override (\$iopadmap$dec_tlu_exu_clk_override ),
    .\$iopadmap$dec_tlu_fence_i_wb (\$iopadmap$dec_tlu_fence_i_wb ),
    .\$iopadmap$dec_tlu_flush_err_wb (\$iopadmap$dec_tlu_flush_err_wb ),
    .\$iopadmap$dec_tlu_flush_leak_one_wb (\$iopadmap$dec_tlu_flush_leak_one_wb ),
    .\$iopadmap$dec_tlu_flush_lower_wb (\$iopadmap$dec_tlu_flush_lower_wb ),
    .\$iopadmap$dec_tlu_flush_lower_wb1 (\$iopadmap$dec_tlu_flush_lower_wb1 ),
    .\$iopadmap$dec_tlu_flush_mp_wb (\$iopadmap$dec_tlu_flush_mp_wb ),
    .\$iopadmap$dec_tlu_flush_noredir_wb (\$iopadmap$dec_tlu_flush_noredir_wb ),
    .\$iopadmap$dec_tlu_flush_path_wb (\$iopadmap$dec_tlu_flush_path_wb ),
    .\$iopadmap$dec_tlu_force_halt (\$iopadmap$dec_tlu_force_halt ),
    .\$iopadmap$dec_tlu_i0_commit_cmt (\$iopadmap$dec_tlu_i0_commit_cmt ),
    .\$iopadmap$dec_tlu_i0_kill_writeb_wb (\$iopadmap$dec_tlu_i0_kill_writeb_wb ),
    .\$iopadmap$dec_tlu_i0_valid_e4 (\$iopadmap$dec_tlu_i0_valid_e4 ),
    .\$iopadmap$dec_tlu_i1_kill_writeb_wb (\$iopadmap$dec_tlu_i1_kill_writeb_wb ),
    .\$iopadmap$dec_tlu_i1_valid_e4 (\$iopadmap$dec_tlu_i1_valid_e4 ),
    .\$iopadmap$dec_tlu_ic_diag_pkt (\$iopadmap$dec_tlu_ic_diag_pkt ),
    .\$iopadmap$dec_tlu_icm_clk_override (\$iopadmap$dec_tlu_icm_clk_override ),
    .\$iopadmap$dec_tlu_ifu_clk_override (\$iopadmap$dec_tlu_ifu_clk_override ),
    .\$iopadmap$dec_tlu_lr_reset_wb (\$iopadmap$dec_tlu_lr_reset_wb ),
    .\$iopadmap$dec_tlu_lsu_clk_override (\$iopadmap$dec_tlu_lsu_clk_override ),
    .\$iopadmap$dec_tlu_meicurpl (\$iopadmap$dec_tlu_meicurpl ),
    .\$iopadmap$dec_tlu_meihap (\$iopadmap$dec_tlu_meihap ),
    .\$iopadmap$dec_tlu_meipt (\$iopadmap$dec_tlu_meipt ),
    .\$iopadmap$dec_tlu_mhartstart (\$iopadmap$dec_tlu_mhartstart ),
    .\$iopadmap$dec_tlu_misc_clk_override (\$iopadmap$dec_tlu_misc_clk_override ),
    .\$iopadmap$dec_tlu_mpc_halted_only (\$iopadmap$dec_tlu_mpc_halted_only ),
    .\$iopadmap$dec_tlu_mrac_ff (\$iopadmap$dec_tlu_mrac_ff ),
    .\$iopadmap$dec_tlu_perfcnt0 (\$iopadmap$dec_tlu_perfcnt0 ),
    .\$iopadmap$dec_tlu_perfcnt1 (\$iopadmap$dec_tlu_perfcnt1 ),
    .\$iopadmap$dec_tlu_perfcnt2 (\$iopadmap$dec_tlu_perfcnt2 ),
    .\$iopadmap$dec_tlu_perfcnt3 (\$iopadmap$dec_tlu_perfcnt3 ),
    .\$iopadmap$dec_tlu_pic_clk_override (\$iopadmap$dec_tlu_pic_clk_override ),
    .\$iopadmap$dec_tlu_picio_clk_override (\$iopadmap$dec_tlu_picio_clk_override ),
    .\$iopadmap$dec_tlu_resume_ack (\$iopadmap$dec_tlu_resume_ack ),
    .\$iopadmap$dec_tlu_sideeffect_posted_disable (\$iopadmap$dec_tlu_sideeffect_posted_disable ),
    .\$iopadmap$dec_tlu_wb_coalescing_disable (\$iopadmap$dec_tlu_wb_coalescing_disable ),
    .\$iopadmap$div_p (\$iopadmap$div_p ),
    .\$iopadmap$dma_dccm_stall_any (\$iopadmap$dma_dccm_stall_any ),
    .\$iopadmap$dma_iccm_stall_any (\$iopadmap$dma_iccm_stall_any ),
    .\$iopadmap$dma_pmu_any_read (\$iopadmap$dma_pmu_any_read ),
    .\$iopadmap$dma_pmu_any_write (\$iopadmap$dma_pmu_any_write ),
    .\$iopadmap$dma_pmu_dccm_read (\$iopadmap$dma_pmu_dccm_read ),
    .\$iopadmap$dma_pmu_dccm_write (\$iopadmap$dma_pmu_dccm_write ),
    .\$iopadmap$exu_div_result (\$iopadmap$exu_div_result ),
    .\$iopadmap$exu_div_wren (\$iopadmap$exu_div_wren ),
    .\$iopadmap$exu_flush_final (\$iopadmap$exu_flush_final ),
    .\$iopadmap$exu_i0_br_bank_e4 (\$iopadmap$exu_i0_br_bank_e4 ),
    .\$iopadmap$exu_i0_br_error_e4 (\$iopadmap$exu_i0_br_error_e4 ),
    .\$iopadmap$exu_i0_br_fghr_e4 (\$iopadmap$exu_i0_br_fghr_e4 ),
    .\$iopadmap$exu_i0_br_hist_e4 (\$iopadmap$exu_i0_br_hist_e4 ),
    .\$iopadmap$exu_i0_br_index_e4 (\$iopadmap$exu_i0_br_index_e4 ),
    .\$iopadmap$exu_i0_br_middle_e4 (\$iopadmap$exu_i0_br_middle_e4 ),
    .\$iopadmap$exu_i0_br_mp_e4 (\$iopadmap$exu_i0_br_mp_e4 ),
    .\$iopadmap$exu_i0_br_start_error_e4 (\$iopadmap$exu_i0_br_start_error_e4 ),
    .\$iopadmap$exu_i0_br_valid_e4 (\$iopadmap$exu_i0_br_valid_e4 ),
    .\$iopadmap$exu_i0_br_way_e4 (\$iopadmap$exu_i0_br_way_e4 ),
    .\$iopadmap$exu_i0_csr_rs1_e1 (\$iopadmap$exu_i0_csr_rs1_e1 ),
    .\$iopadmap$exu_i0_flush_final (\$iopadmap$exu_i0_flush_final ),
    .\$iopadmap$exu_i0_flush_lower_e4 (\$iopadmap$exu_i0_flush_lower_e4 ),
    .\$iopadmap$exu_i0_flush_path_e4 (\$iopadmap$exu_i0_flush_path_e4 ),
    .\$iopadmap$exu_i0_pc_e1 (\$iopadmap$exu_i0_pc_e1 ),
    .\$iopadmap$exu_i0_result_e1 (\$iopadmap$exu_i0_result_e1 ),
    .\$iopadmap$exu_i0_result_e4 (\$iopadmap$exu_i0_result_e4 ),
    .\$iopadmap$exu_i1_br_bank_e4 (\$iopadmap$exu_i1_br_bank_e4 ),
    .\$iopadmap$exu_i1_br_error_e4 (\$iopadmap$exu_i1_br_error_e4 ),
    .\$iopadmap$exu_i1_br_fghr_e4 (\$iopadmap$exu_i1_br_fghr_e4 ),
    .\$iopadmap$exu_i1_br_hist_e4 (\$iopadmap$exu_i1_br_hist_e4 ),
    .\$iopadmap$exu_i1_br_index_e4 (\$iopadmap$exu_i1_br_index_e4 ),
    .\$iopadmap$exu_i1_br_middle_e4 (\$iopadmap$exu_i1_br_middle_e4 ),
    .\$iopadmap$exu_i1_br_mp_e4 (\$iopadmap$exu_i1_br_mp_e4 ),
    .\$iopadmap$exu_i1_br_start_error_e4 (\$iopadmap$exu_i1_br_start_error_e4 ),
    .\$iopadmap$exu_i1_br_valid_e4 (\$iopadmap$exu_i1_br_valid_e4 ),
    .\$iopadmap$exu_i1_br_way_e4 (\$iopadmap$exu_i1_br_way_e4 ),
    .\$iopadmap$exu_i1_flush_final (\$iopadmap$exu_i1_flush_final ),
    .\$iopadmap$exu_i1_flush_lower_e4 (\$iopadmap$exu_i1_flush_lower_e4 ),
    .\$iopadmap$exu_i1_flush_path_e4 (\$iopadmap$exu_i1_flush_path_e4 ),
    .\$iopadmap$exu_i1_pc_e1 (\$iopadmap$exu_i1_pc_e1 ),
    .\$iopadmap$exu_i1_result_e1 (\$iopadmap$exu_i1_result_e1 ),
    .\$iopadmap$exu_i1_result_e4 (\$iopadmap$exu_i1_result_e4 ),
    .\$iopadmap$exu_mul_result_e3 (\$iopadmap$exu_mul_result_e3 ),
    .\$iopadmap$exu_npc_e4 (\$iopadmap$exu_npc_e4 ),
    .\$iopadmap$exu_pmu_i0_br_ataken (\$iopadmap$exu_pmu_i0_br_ataken ),
    .\$iopadmap$exu_pmu_i0_br_misp (\$iopadmap$exu_pmu_i0_br_misp ),
    .\$iopadmap$exu_pmu_i0_pc4 (\$iopadmap$exu_pmu_i0_pc4 ),
    .\$iopadmap$exu_pmu_i1_br_ataken (\$iopadmap$exu_pmu_i1_br_ataken ),
    .\$iopadmap$exu_pmu_i1_br_misp (\$iopadmap$exu_pmu_i1_br_misp ),
    .\$iopadmap$exu_pmu_i1_pc4 (\$iopadmap$exu_pmu_i1_pc4 ),
    .\$iopadmap$flush_final_e3 (\$iopadmap$flush_final_e3 ),
    .\$iopadmap$gpr_i0_rs1_d (\$iopadmap$gpr_i0_rs1_d ),
    .\$iopadmap$gpr_i0_rs2_d (\$iopadmap$gpr_i0_rs2_d ),
    .\$iopadmap$gpr_i1_rs1_d (\$iopadmap$gpr_i1_rs1_d ),
    .\$iopadmap$gpr_i1_rs2_d (\$iopadmap$gpr_i1_rs2_d ),
    .\$iopadmap$i0_ap (\$iopadmap$i0_ap ),
    .\$iopadmap$i0_brp (\$iopadmap$i0_brp ),
    .\$iopadmap$i0_flush_final_e3 (\$iopadmap$i0_flush_final_e3 ),
    .\$iopadmap$i0_predict_btag_d (\$iopadmap$i0_predict_btag_d ),
    .\$iopadmap$i0_predict_fghr_d (\$iopadmap$i0_predict_fghr_d ),
    .\$iopadmap$i0_predict_index_d (\$iopadmap$i0_predict_index_d ),
    .\$iopadmap$i0_predict_p_d (\$iopadmap$i0_predict_p_d ),
    .\$iopadmap$i0_predict_toffset_d (\$iopadmap$i0_predict_toffset_d ),
    .\$iopadmap$i0_result_e2 (\$iopadmap$i0_result_e2 ),
    .\$iopadmap$i0_result_e4_eff (\$iopadmap$i0_result_e4_eff ),
    .\$iopadmap$i0_rs1_bypass_data_d (\$iopadmap$i0_rs1_bypass_data_d ),
    .\$iopadmap$i0_rs1_bypass_data_e2 (\$iopadmap$i0_rs1_bypass_data_e2 ),
    .\$iopadmap$i0_rs1_bypass_data_e3 (\$iopadmap$i0_rs1_bypass_data_e3 ),
    .\$iopadmap$i0_rs2_bypass_data_d (\$iopadmap$i0_rs2_bypass_data_d ),
    .\$iopadmap$i0_rs2_bypass_data_e2 (\$iopadmap$i0_rs2_bypass_data_e2 ),
    .\$iopadmap$i0_rs2_bypass_data_e3 (\$iopadmap$i0_rs2_bypass_data_e3 ),
    .\$iopadmap$i1_ap (\$iopadmap$i1_ap ),
    .\$iopadmap$i1_brp (\$iopadmap$i1_brp ),
    .\$iopadmap$i1_predict_btag_d (\$iopadmap$i1_predict_btag_d ),
    .\$iopadmap$i1_predict_fghr_d (\$iopadmap$i1_predict_fghr_d ),
    .\$iopadmap$i1_predict_index_d (\$iopadmap$i1_predict_index_d ),
    .\$iopadmap$i1_predict_p_d (\$iopadmap$i1_predict_p_d ),
    .\$iopadmap$i1_predict_toffset_d (\$iopadmap$i1_predict_toffset_d ),
    .\$iopadmap$i1_result_e4_eff (\$iopadmap$i1_result_e4_eff ),
    .\$iopadmap$i1_rs1_bypass_data_d (\$iopadmap$i1_rs1_bypass_data_d ),
    .\$iopadmap$i1_rs1_bypass_data_e2 (\$iopadmap$i1_rs1_bypass_data_e2 ),
    .\$iopadmap$i1_rs1_bypass_data_e3 (\$iopadmap$i1_rs1_bypass_data_e3 ),
    .\$iopadmap$i1_rs2_bypass_data_d (\$iopadmap$i1_rs2_bypass_data_d ),
    .\$iopadmap$i1_rs2_bypass_data_e2 (\$iopadmap$i1_rs2_bypass_data_e2 ),
    .\$iopadmap$i1_rs2_bypass_data_e3 (\$iopadmap$i1_rs2_bypass_data_e3 ),
    .\$iopadmap$i_cpu_halt_req (\$iopadmap$i_cpu_halt_req ),
    .\$iopadmap$i_cpu_run_req (\$iopadmap$i_cpu_run_req ),
    .\$iopadmap$iccm_dma_sb_error (\$iopadmap$iccm_dma_sb_error ),
    .\$iopadmap$ifu_i0_bp_btag (\$iopadmap$ifu_i0_bp_btag ),
    .\$iopadmap$ifu_i0_bp_fa_index (\$iopadmap$ifu_i0_bp_fa_index ),
    .\$iopadmap$ifu_i0_bp_fghr (\$iopadmap$ifu_i0_bp_fghr ),
    .\$iopadmap$ifu_i0_bp_index (\$iopadmap$ifu_i0_bp_index ),
    .\$iopadmap$ifu_i0_bp_toffset (\$iopadmap$ifu_i0_bp_toffset ),
    .\$iopadmap$ifu_i0_cinst (\$iopadmap$ifu_i0_cinst ),
    .\$iopadmap$ifu_i0_dbecc (\$iopadmap$ifu_i0_dbecc ),
    .\$iopadmap$ifu_i0_icaf (\$iopadmap$ifu_i0_icaf ),
    .\$iopadmap$ifu_i0_icaf_second (\$iopadmap$ifu_i0_icaf_second ),
    .\$iopadmap$ifu_i0_icaf_type (\$iopadmap$ifu_i0_icaf_type ),
    .\$iopadmap$ifu_i0_instr (\$iopadmap$ifu_i0_instr ),
    .\$iopadmap$ifu_i0_pc (\$iopadmap$ifu_i0_pc ),
    .\$iopadmap$ifu_i0_pc4 (\$iopadmap$ifu_i0_pc4 ),
    .\$iopadmap$ifu_i0_predecode (\$iopadmap$ifu_i0_predecode ),
    .\$iopadmap$ifu_i0_valid (\$iopadmap$ifu_i0_valid ),
    .\$iopadmap$ifu_i1_bp_btag (\$iopadmap$ifu_i1_bp_btag ),
    .\$iopadmap$ifu_i1_bp_fa_index (\$iopadmap$ifu_i1_bp_fa_index ),
    .\$iopadmap$ifu_i1_bp_fghr (\$iopadmap$ifu_i1_bp_fghr ),
    .\$iopadmap$ifu_i1_bp_index (\$iopadmap$ifu_i1_bp_index ),
    .\$iopadmap$ifu_i1_bp_toffset (\$iopadmap$ifu_i1_bp_toffset ),
    .\$iopadmap$ifu_i1_cinst (\$iopadmap$ifu_i1_cinst ),
    .\$iopadmap$ifu_i1_instr (\$iopadmap$ifu_i1_instr ),
    .\$iopadmap$ifu_i1_pc (\$iopadmap$ifu_i1_pc ),
    .\$iopadmap$ifu_i1_pc4 (\$iopadmap$ifu_i1_pc4 ),
    .\$iopadmap$ifu_i1_predecode (\$iopadmap$ifu_i1_predecode ),
    .\$iopadmap$ifu_i1_valid (\$iopadmap$ifu_i1_valid ),
    .\$iopadmap$ifu_ic_debug_rd_data (\$iopadmap$ifu_ic_debug_rd_data ),
    .\$iopadmap$ifu_ic_debug_rd_data_valid (\$iopadmap$ifu_ic_debug_rd_data_valid ),
    .\$iopadmap$ifu_ic_error_start (\$iopadmap$ifu_ic_error_start ),
    .\$iopadmap$ifu_iccm_rd_ecc_single_err (\$iopadmap$ifu_iccm_rd_ecc_single_err ),
    .\$iopadmap$ifu_miss_state_idle (\$iopadmap$ifu_miss_state_idle ),
    .\$iopadmap$ifu_pmu_align_stall (\$iopadmap$ifu_pmu_align_stall ),
    .\$iopadmap$ifu_pmu_bus_busy (\$iopadmap$ifu_pmu_bus_busy ),
    .\$iopadmap$ifu_pmu_bus_error (\$iopadmap$ifu_pmu_bus_error ),
    .\$iopadmap$ifu_pmu_bus_trxn (\$iopadmap$ifu_pmu_bus_trxn ),
    .\$iopadmap$ifu_pmu_fetch_stall (\$iopadmap$ifu_pmu_fetch_stall ),
    .\$iopadmap$ifu_pmu_ic_hit (\$iopadmap$ifu_pmu_ic_hit ),
    .\$iopadmap$ifu_pmu_ic_miss (\$iopadmap$ifu_pmu_ic_miss ),
    .\$iopadmap$ifu_pmu_instr_aligned (\$iopadmap$ifu_pmu_instr_aligned ),
    .\$iopadmap$lsu_amo_stall_any (\$iopadmap$lsu_amo_stall_any ),
    .\$iopadmap$lsu_error_pkt_dc3 (\$iopadmap$lsu_error_pkt_dc3 ),
    .\$iopadmap$lsu_fastint_stall_any (\$iopadmap$lsu_fastint_stall_any ),
    .\$iopadmap$lsu_fir_addr (\$iopadmap$lsu_fir_addr ),
    .\$iopadmap$lsu_fir_error (\$iopadmap$lsu_fir_error ),
    .\$iopadmap$lsu_idle_any (\$iopadmap$lsu_idle_any ),
    .\$iopadmap$lsu_imprecise_error_addr_any (\$iopadmap$lsu_imprecise_error_addr_any ),
    .\$iopadmap$lsu_imprecise_error_load_any (\$iopadmap$lsu_imprecise_error_load_any ),
    .\$iopadmap$lsu_imprecise_error_store_any (\$iopadmap$lsu_imprecise_error_store_any ),
    .\$iopadmap$lsu_load_stall_any (\$iopadmap$lsu_load_stall_any ),
    .\$iopadmap$lsu_nonblock_load_data (\$iopadmap$lsu_nonblock_load_data ),
    .\$iopadmap$lsu_nonblock_load_data_error (\$iopadmap$lsu_nonblock_load_data_error ),
    .\$iopadmap$lsu_nonblock_load_data_tag (\$iopadmap$lsu_nonblock_load_data_tag ),
    .\$iopadmap$lsu_nonblock_load_data_tid (\$iopadmap$lsu_nonblock_load_data_tid ),
    .\$iopadmap$lsu_nonblock_load_data_valid (\$iopadmap$lsu_nonblock_load_data_valid ),
    .\$iopadmap$lsu_nonblock_load_inv_dc2 (\$iopadmap$lsu_nonblock_load_inv_dc2 ),
    .\$iopadmap$lsu_nonblock_load_inv_dc5 (\$iopadmap$lsu_nonblock_load_inv_dc5 ),
    .\$iopadmap$lsu_nonblock_load_inv_tag_dc2 (\$iopadmap$lsu_nonblock_load_inv_tag_dc2 ),
    .\$iopadmap$lsu_nonblock_load_inv_tag_dc5 (\$iopadmap$lsu_nonblock_load_inv_tag_dc5 ),
    .\$iopadmap$lsu_nonblock_load_tag_dc1 (\$iopadmap$lsu_nonblock_load_tag_dc1 ),
    .\$iopadmap$lsu_nonblock_load_valid_dc1 (\$iopadmap$lsu_nonblock_load_valid_dc1 ),
    .\$iopadmap$lsu_p (\$iopadmap$lsu_p ),
    .\$iopadmap$lsu_pmu_bus_busy (\$iopadmap$lsu_pmu_bus_busy ),
    .\$iopadmap$lsu_pmu_bus_error (\$iopadmap$lsu_pmu_bus_error ),
    .\$iopadmap$lsu_pmu_bus_misaligned (\$iopadmap$lsu_pmu_bus_misaligned ),
    .\$iopadmap$lsu_pmu_bus_trxn (\$iopadmap$lsu_pmu_bus_trxn ),
    .\$iopadmap$lsu_pmu_load_external_dc3 (\$iopadmap$lsu_pmu_load_external_dc3 ),
    .\$iopadmap$lsu_pmu_misaligned_dc3 (\$iopadmap$lsu_pmu_misaligned_dc3 ),
    .\$iopadmap$lsu_pmu_store_external_dc3 (\$iopadmap$lsu_pmu_store_external_dc3 ),
    .\$iopadmap$lsu_result_corr_dc4 (\$iopadmap$lsu_result_corr_dc4 ),
    .\$iopadmap$lsu_result_dc3 (\$iopadmap$lsu_result_dc3 ),
    .\$iopadmap$lsu_rs1_dc1 (\$iopadmap$lsu_rs1_dc1 ),
    .\$iopadmap$lsu_sc_success_dc5 (\$iopadmap$lsu_sc_success_dc5 ),
    .\$iopadmap$lsu_single_ecc_error_incr (\$iopadmap$lsu_single_ecc_error_incr ),
    .\$iopadmap$lsu_store_stall_any (\$iopadmap$lsu_store_stall_any ),
    .\$iopadmap$lsu_trigger_match_dc4 (\$iopadmap$lsu_trigger_match_dc4 ),
    .\$iopadmap$mexintpend (\$iopadmap$mexintpend ),
    .\$iopadmap$mhwakeup (\$iopadmap$mhwakeup ),
    .\$iopadmap$mpc_debug_halt_ack (\$iopadmap$mpc_debug_halt_ack ),
    .\$iopadmap$mpc_debug_halt_req (\$iopadmap$mpc_debug_halt_req ),
    .\$iopadmap$mpc_debug_run_ack (\$iopadmap$mpc_debug_run_ack ),
    .\$iopadmap$mpc_debug_run_req (\$iopadmap$mpc_debug_run_req ),
    .\$iopadmap$mpc_reset_run_req (\$iopadmap$mpc_reset_run_req ),
    .\$iopadmap$mul_p (\$iopadmap$mul_p ),
    .\$iopadmap$nmi_int (\$iopadmap$nmi_int ),
    .\$iopadmap$nmi_vec (\$iopadmap$nmi_vec ),
    .\$iopadmap$o_cpu_halt_ack (\$iopadmap$o_cpu_halt_ack ),
    .\$iopadmap$o_cpu_halt_status (\$iopadmap$o_cpu_halt_status ),
    .\$iopadmap$o_cpu_run_ack (\$iopadmap$o_cpu_run_ack ),
    .\$iopadmap$pic_claimid (\$iopadmap$pic_claimid ),
    .\$iopadmap$pic_pl (\$iopadmap$pic_pl ),
    .\$iopadmap$pred_correct_npc_e2 (\$iopadmap$pred_correct_npc_e2 ),
    .\$iopadmap$rst_l (\$iopadmap$rst_l ),
    .\$iopadmap$rst_vec (\$iopadmap$rst_vec ),
    .\$iopadmap$scan_mode (\$iopadmap$scan_mode ),
    .\$iopadmap$soft_int (\$iopadmap$soft_int ),
    .\$iopadmap$timer_int (\$iopadmap$timer_int ),
    .\$iopadmap$trace_rv_trace_pkt (\$iopadmap$trace_rv_trace_pkt ),
    .\$iopadmap$trigger_pkt_any (\$iopadmap$trigger_pkt_any )
  );
  interface_eh2_dec \$auto$rs_design_edit.cc:660:execute$1173308  (
    .\$auto$clkbufmap.cc:294:execute$1158016 (\$auto$clkbufmap.cc:294:execute$1158016 ),
    .\$auto$clkbufmap.cc:294:execute$1158019 (\$auto$clkbufmap.cc:294:execute$1158019 ),
    .\$auto$clkbufmap.cc:294:execute$1158022 (\$auto$clkbufmap.cc:294:execute$1158022 ),
    .\$auto$clkbufmap.cc:294:execute$1158025 (\$auto$clkbufmap.cc:294:execute$1158025 ),
    .\$iopadmap$core_id (\$iopadmap$core_id ),
    .\$iopadmap$dbg_cmd_addr (\$iopadmap$dbg_cmd_addr ),
    .\$iopadmap$dbg_cmd_tid (\$iopadmap$dbg_cmd_tid ),
    .\$iopadmap$dbg_cmd_type (\$iopadmap$dbg_cmd_type ),
    .\$iopadmap$dbg_cmd_valid (\$iopadmap$dbg_cmd_valid ),
    .\$iopadmap$dbg_cmd_wrdata (\$iopadmap$dbg_cmd_wrdata ),
    .\$iopadmap$dbg_cmd_write (\$iopadmap$dbg_cmd_write ),
    .\$iopadmap$dbg_halt_req (\$iopadmap$dbg_halt_req ),
    .\$iopadmap$dbg_resume_req (\$iopadmap$dbg_resume_req ),
    .\$iopadmap$debug_brkpt_status (\$iopadmap$debug_brkpt_status ),
    .\$iopadmap$dec_dbg_cmd_done (\$iopadmap$dec_dbg_cmd_done ),
    .\$iopadmap$dec_dbg_cmd_fail (\$iopadmap$dec_dbg_cmd_fail ),
    .\$iopadmap$dec_dbg_cmd_tid (\$iopadmap$dec_dbg_cmd_tid ),
    .\$iopadmap$dec_dbg_rddata (\$iopadmap$dec_dbg_rddata ),
    .\$iopadmap$dec_debug_wdata_rs1_d (\$iopadmap$dec_debug_wdata_rs1_d ),
    .\$iopadmap$dec_div_cancel (\$iopadmap$dec_div_cancel ),
    .\$iopadmap$dec_extint_stall (\$iopadmap$dec_extint_stall ),
    .\$iopadmap$dec_fa_error_index (\$iopadmap$dec_fa_error_index ),
    .\$iopadmap$dec_i0_alu_decode_d (\$iopadmap$dec_i0_alu_decode_d ),
    .\$iopadmap$dec_i0_br_immed_d (\$iopadmap$dec_i0_br_immed_d ),
    .\$iopadmap$dec_i0_branch_d (\$iopadmap$dec_i0_branch_d ),
    .\$iopadmap$dec_i0_branch_e1 (\$iopadmap$dec_i0_branch_e1 ),
    .\$iopadmap$dec_i0_branch_e2 (\$iopadmap$dec_i0_branch_e2 ),
    .\$iopadmap$dec_i0_branch_e3 (\$iopadmap$dec_i0_branch_e3 ),
    .\$iopadmap$dec_i0_csr_ren_d (\$iopadmap$dec_i0_csr_ren_d ),
    .\$iopadmap$dec_i0_ctl_en (\$iopadmap$dec_i0_ctl_en ),
    .\$iopadmap$dec_i0_data_en (\$iopadmap$dec_i0_data_en ),
    .\$iopadmap$dec_i0_div_d (\$iopadmap$dec_i0_div_d ),
    .\$iopadmap$dec_i0_immed_d (\$iopadmap$dec_i0_immed_d ),
    .\$iopadmap$dec_i0_lsu_d (\$iopadmap$dec_i0_lsu_d ),
    .\$iopadmap$dec_i0_mul_d (\$iopadmap$dec_i0_mul_d ),
    .\$iopadmap$dec_i0_pc4_e4 (\$iopadmap$dec_i0_pc4_e4 ),
    .\$iopadmap$dec_i0_pc_d (\$iopadmap$dec_i0_pc_d ),
    .\$iopadmap$dec_i0_pc_e3 (\$iopadmap$dec_i0_pc_e3 ),
    .\$iopadmap$dec_i0_rs1_bypass_en_d (\$iopadmap$dec_i0_rs1_bypass_en_d ),
    .\$iopadmap$dec_i0_rs1_bypass_en_e2 (\$iopadmap$dec_i0_rs1_bypass_en_e2 ),
    .\$iopadmap$dec_i0_rs1_bypass_en_e3 (\$iopadmap$dec_i0_rs1_bypass_en_e3 ),
    .\$iopadmap$dec_i0_rs2_bypass_en_d (\$iopadmap$dec_i0_rs2_bypass_en_d ),
    .\$iopadmap$dec_i0_rs2_bypass_en_e2 (\$iopadmap$dec_i0_rs2_bypass_en_e2 ),
    .\$iopadmap$dec_i0_rs2_bypass_en_e3 (\$iopadmap$dec_i0_rs2_bypass_en_e3 ),
    .\$iopadmap$dec_i0_sec_decode_e3 (\$iopadmap$dec_i0_sec_decode_e3 ),
    .\$iopadmap$dec_i0_secondary_d (\$iopadmap$dec_i0_secondary_d ),
    .\$iopadmap$dec_i0_secondary_e1 (\$iopadmap$dec_i0_secondary_e1 ),
    .\$iopadmap$dec_i0_secondary_e2 (\$iopadmap$dec_i0_secondary_e2 ),
    .\$iopadmap$dec_i0_select_pc_d (\$iopadmap$dec_i0_select_pc_d ),
    .\$iopadmap$dec_i0_tid_e4 (\$iopadmap$dec_i0_tid_e4 ),
    .\$iopadmap$dec_i1_alu_decode_d (\$iopadmap$dec_i1_alu_decode_d ),
    .\$iopadmap$dec_i1_br_immed_d (\$iopadmap$dec_i1_br_immed_d ),
    .\$iopadmap$dec_i1_branch_d (\$iopadmap$dec_i1_branch_d ),
    .\$iopadmap$dec_i1_branch_e1 (\$iopadmap$dec_i1_branch_e1 ),
    .\$iopadmap$dec_i1_branch_e2 (\$iopadmap$dec_i1_branch_e2 ),
    .\$iopadmap$dec_i1_branch_e3 (\$iopadmap$dec_i1_branch_e3 ),
    .\$iopadmap$dec_i1_cancel_e1 (\$iopadmap$dec_i1_cancel_e1 ),
    .\$iopadmap$dec_i1_ctl_en (\$iopadmap$dec_i1_ctl_en ),
    .\$iopadmap$dec_i1_data_en (\$iopadmap$dec_i1_data_en ),
    .\$iopadmap$dec_i1_immed_d (\$iopadmap$dec_i1_immed_d ),
    .\$iopadmap$dec_i1_lsu_d (\$iopadmap$dec_i1_lsu_d ),
    .\$iopadmap$dec_i1_mul_d (\$iopadmap$dec_i1_mul_d ),
    .\$iopadmap$dec_i1_pc4_e4 (\$iopadmap$dec_i1_pc4_e4 ),
    .\$iopadmap$dec_i1_pc_d (\$iopadmap$dec_i1_pc_d ),
    .\$iopadmap$dec_i1_pc_e3 (\$iopadmap$dec_i1_pc_e3 ),
    .\$iopadmap$dec_i1_rs1_bypass_en_d (\$iopadmap$dec_i1_rs1_bypass_en_d ),
    .\$iopadmap$dec_i1_rs1_bypass_en_e2 (\$iopadmap$dec_i1_rs1_bypass_en_e2 ),
    .\$iopadmap$dec_i1_rs1_bypass_en_e3 (\$iopadmap$dec_i1_rs1_bypass_en_e3 ),
    .\$iopadmap$dec_i1_rs2_bypass_en_d (\$iopadmap$dec_i1_rs2_bypass_en_d ),
    .\$iopadmap$dec_i1_rs2_bypass_en_e2 (\$iopadmap$dec_i1_rs2_bypass_en_e2 ),
    .\$iopadmap$dec_i1_rs2_bypass_en_e3 (\$iopadmap$dec_i1_rs2_bypass_en_e3 ),
    .\$iopadmap$dec_i1_sec_decode_e3 (\$iopadmap$dec_i1_sec_decode_e3 ),
    .\$iopadmap$dec_i1_secondary_d (\$iopadmap$dec_i1_secondary_d ),
    .\$iopadmap$dec_i1_secondary_e1 (\$iopadmap$dec_i1_secondary_e1 ),
    .\$iopadmap$dec_i1_secondary_e2 (\$iopadmap$dec_i1_secondary_e2 ),
    .\$iopadmap$dec_i1_select_pc_d (\$iopadmap$dec_i1_select_pc_d ),
    .\$iopadmap$dec_i1_tid_e4 (\$iopadmap$dec_i1_tid_e4 ),
    .\$iopadmap$dec_i1_valid_e1 (\$iopadmap$dec_i1_valid_e1 ),
    .\$iopadmap$dec_ib2_valid_d (\$iopadmap$dec_ib2_valid_d ),
    .\$iopadmap$dec_ib3_valid_d (\$iopadmap$dec_ib3_valid_d ),
    .\$iopadmap$dec_lsu_offset_d (\$iopadmap$dec_lsu_offset_d ),
    .\$iopadmap$dec_pause_state_cg (\$iopadmap$dec_pause_state_cg ),
    .\$iopadmap$dec_tlu_bpred_disable (\$iopadmap$dec_tlu_bpred_disable ),
    .\$iopadmap$dec_tlu_br0_fghr_wb (\$iopadmap$dec_tlu_br0_fghr_wb ),
    .\$iopadmap$dec_tlu_br0_index_wb (\$iopadmap$dec_tlu_br0_index_wb ),
    .\$iopadmap$dec_tlu_br0_wb_pkt (\$iopadmap$dec_tlu_br0_wb_pkt ),
    .\$iopadmap$dec_tlu_br1_fghr_wb (\$iopadmap$dec_tlu_br1_fghr_wb ),
    .\$iopadmap$dec_tlu_br1_index_wb (\$iopadmap$dec_tlu_br1_index_wb ),
    .\$iopadmap$dec_tlu_br1_wb_pkt (\$iopadmap$dec_tlu_br1_wb_pkt ),
    .\$iopadmap$dec_tlu_btb_write_kill (\$iopadmap$dec_tlu_btb_write_kill ),
    .\$iopadmap$dec_tlu_bus_clk_override (\$iopadmap$dec_tlu_bus_clk_override ),
    .\$iopadmap$dec_tlu_core_ecc_disable (\$iopadmap$dec_tlu_core_ecc_disable ),
    .\$iopadmap$dec_tlu_core_empty (\$iopadmap$dec_tlu_core_empty ),
    .\$iopadmap$dec_tlu_dbg_halted (\$iopadmap$dec_tlu_dbg_halted ),
    .\$iopadmap$dec_tlu_dccm_clk_override (\$iopadmap$dec_tlu_dccm_clk_override ),
    .\$iopadmap$dec_tlu_dma_qos_prty (\$iopadmap$dec_tlu_dma_qos_prty ),
    .\$iopadmap$dec_tlu_external_ldfwd_disable (\$iopadmap$dec_tlu_external_ldfwd_disable ),
    .\$iopadmap$dec_tlu_exu_clk_override (\$iopadmap$dec_tlu_exu_clk_override ),
    .\$iopadmap$dec_tlu_fence_i_wb (\$iopadmap$dec_tlu_fence_i_wb ),
    .\$iopadmap$dec_tlu_flush_err_wb (\$iopadmap$dec_tlu_flush_err_wb ),
    .\$iopadmap$dec_tlu_flush_leak_one_wb (\$iopadmap$dec_tlu_flush_leak_one_wb ),
    .\$iopadmap$dec_tlu_flush_lower_wb (\$iopadmap$dec_tlu_flush_lower_wb ),
    .\$iopadmap$dec_tlu_flush_lower_wb1 (\$iopadmap$dec_tlu_flush_lower_wb1 ),
    .\$iopadmap$dec_tlu_flush_mp_wb (\$iopadmap$dec_tlu_flush_mp_wb ),
    .\$iopadmap$dec_tlu_flush_noredir_wb (\$iopadmap$dec_tlu_flush_noredir_wb ),
    .\$iopadmap$dec_tlu_flush_path_wb (\$iopadmap$dec_tlu_flush_path_wb ),
    .\$iopadmap$dec_tlu_force_halt (\$iopadmap$dec_tlu_force_halt ),
    .\$iopadmap$dec_tlu_i0_commit_cmt (\$iopadmap$dec_tlu_i0_commit_cmt ),
    .\$iopadmap$dec_tlu_i0_kill_writeb_wb (\$iopadmap$dec_tlu_i0_kill_writeb_wb ),
    .\$iopadmap$dec_tlu_i0_valid_e4 (\$iopadmap$dec_tlu_i0_valid_e4 ),
    .\$iopadmap$dec_tlu_i1_kill_writeb_wb (\$iopadmap$dec_tlu_i1_kill_writeb_wb ),
    .\$iopadmap$dec_tlu_i1_valid_e4 (\$iopadmap$dec_tlu_i1_valid_e4 ),
    .\$iopadmap$dec_tlu_ic_diag_pkt (\$iopadmap$dec_tlu_ic_diag_pkt ),
    .\$iopadmap$dec_tlu_icm_clk_override (\$iopadmap$dec_tlu_icm_clk_override ),
    .\$iopadmap$dec_tlu_ifu_clk_override (\$iopadmap$dec_tlu_ifu_clk_override ),
    .\$iopadmap$dec_tlu_lr_reset_wb (\$iopadmap$dec_tlu_lr_reset_wb ),
    .\$iopadmap$dec_tlu_lsu_clk_override (\$iopadmap$dec_tlu_lsu_clk_override ),
    .\$iopadmap$dec_tlu_meicurpl (\$iopadmap$dec_tlu_meicurpl ),
    .\$iopadmap$dec_tlu_meihap (\$iopadmap$dec_tlu_meihap ),
    .\$iopadmap$dec_tlu_meipt (\$iopadmap$dec_tlu_meipt ),
    .\$iopadmap$dec_tlu_mhartstart (\$iopadmap$dec_tlu_mhartstart ),
    .\$iopadmap$dec_tlu_misc_clk_override (\$iopadmap$dec_tlu_misc_clk_override ),
    .\$iopadmap$dec_tlu_mpc_halted_only (\$iopadmap$dec_tlu_mpc_halted_only ),
    .\$iopadmap$dec_tlu_mrac_ff (\$iopadmap$dec_tlu_mrac_ff ),
    .\$iopadmap$dec_tlu_perfcnt0 (\$iopadmap$dec_tlu_perfcnt0 ),
    .\$iopadmap$dec_tlu_perfcnt1 (\$iopadmap$dec_tlu_perfcnt1 ),
    .\$iopadmap$dec_tlu_perfcnt2 (\$iopadmap$dec_tlu_perfcnt2 ),
    .\$iopadmap$dec_tlu_perfcnt3 (\$iopadmap$dec_tlu_perfcnt3 ),
    .\$iopadmap$dec_tlu_pic_clk_override (\$iopadmap$dec_tlu_pic_clk_override ),
    .\$iopadmap$dec_tlu_picio_clk_override (\$iopadmap$dec_tlu_picio_clk_override ),
    .\$iopadmap$dec_tlu_resume_ack (\$iopadmap$dec_tlu_resume_ack ),
    .\$iopadmap$dec_tlu_sideeffect_posted_disable (\$iopadmap$dec_tlu_sideeffect_posted_disable ),
    .\$iopadmap$dec_tlu_wb_coalescing_disable (\$iopadmap$dec_tlu_wb_coalescing_disable ),
    .\$iopadmap$div_p (\$iopadmap$div_p ),
    .\$iopadmap$dma_dccm_stall_any (\$iopadmap$dma_dccm_stall_any ),
    .\$iopadmap$dma_iccm_stall_any (\$iopadmap$dma_iccm_stall_any ),
    .\$iopadmap$dma_pmu_any_read (\$iopadmap$dma_pmu_any_read ),
    .\$iopadmap$dma_pmu_any_write (\$iopadmap$dma_pmu_any_write ),
    .\$iopadmap$dma_pmu_dccm_read (\$iopadmap$dma_pmu_dccm_read ),
    .\$iopadmap$dma_pmu_dccm_write (\$iopadmap$dma_pmu_dccm_write ),
    .\$iopadmap$exu_div_result (\$iopadmap$exu_div_result ),
    .\$iopadmap$exu_div_wren (\$iopadmap$exu_div_wren ),
    .\$iopadmap$exu_flush_final (\$iopadmap$exu_flush_final ),
    .\$iopadmap$exu_i0_br_bank_e4 (\$iopadmap$exu_i0_br_bank_e4 ),
    .\$iopadmap$exu_i0_br_error_e4 (\$iopadmap$exu_i0_br_error_e4 ),
    .\$iopadmap$exu_i0_br_fghr_e4 (\$iopadmap$exu_i0_br_fghr_e4 ),
    .\$iopadmap$exu_i0_br_hist_e4 (\$iopadmap$exu_i0_br_hist_e4 ),
    .\$iopadmap$exu_i0_br_index_e4 (\$iopadmap$exu_i0_br_index_e4 ),
    .\$iopadmap$exu_i0_br_middle_e4 (\$iopadmap$exu_i0_br_middle_e4 ),
    .\$iopadmap$exu_i0_br_mp_e4 (\$iopadmap$exu_i0_br_mp_e4 ),
    .\$iopadmap$exu_i0_br_start_error_e4 (\$iopadmap$exu_i0_br_start_error_e4 ),
    .\$iopadmap$exu_i0_br_valid_e4 (\$iopadmap$exu_i0_br_valid_e4 ),
    .\$iopadmap$exu_i0_br_way_e4 (\$iopadmap$exu_i0_br_way_e4 ),
    .\$iopadmap$exu_i0_csr_rs1_e1 (\$iopadmap$exu_i0_csr_rs1_e1 ),
    .\$iopadmap$exu_i0_flush_final (\$iopadmap$exu_i0_flush_final ),
    .\$iopadmap$exu_i0_flush_lower_e4 (\$iopadmap$exu_i0_flush_lower_e4 ),
    .\$iopadmap$exu_i0_flush_path_e4 (\$iopadmap$exu_i0_flush_path_e4 ),
    .\$iopadmap$exu_i0_pc_e1 (\$iopadmap$exu_i0_pc_e1 ),
    .\$iopadmap$exu_i0_result_e1 (\$iopadmap$exu_i0_result_e1 ),
    .\$iopadmap$exu_i0_result_e4 (\$iopadmap$exu_i0_result_e4 ),
    .\$iopadmap$exu_i1_br_bank_e4 (\$iopadmap$exu_i1_br_bank_e4 ),
    .\$iopadmap$exu_i1_br_error_e4 (\$iopadmap$exu_i1_br_error_e4 ),
    .\$iopadmap$exu_i1_br_fghr_e4 (\$iopadmap$exu_i1_br_fghr_e4 ),
    .\$iopadmap$exu_i1_br_hist_e4 (\$iopadmap$exu_i1_br_hist_e4 ),
    .\$iopadmap$exu_i1_br_index_e4 (\$iopadmap$exu_i1_br_index_e4 ),
    .\$iopadmap$exu_i1_br_middle_e4 (\$iopadmap$exu_i1_br_middle_e4 ),
    .\$iopadmap$exu_i1_br_mp_e4 (\$iopadmap$exu_i1_br_mp_e4 ),
    .\$iopadmap$exu_i1_br_start_error_e4 (\$iopadmap$exu_i1_br_start_error_e4 ),
    .\$iopadmap$exu_i1_br_valid_e4 (\$iopadmap$exu_i1_br_valid_e4 ),
    .\$iopadmap$exu_i1_br_way_e4 (\$iopadmap$exu_i1_br_way_e4 ),
    .\$iopadmap$exu_i1_flush_final (\$iopadmap$exu_i1_flush_final ),
    .\$iopadmap$exu_i1_flush_lower_e4 (\$iopadmap$exu_i1_flush_lower_e4 ),
    .\$iopadmap$exu_i1_flush_path_e4 (\$iopadmap$exu_i1_flush_path_e4 ),
    .\$iopadmap$exu_i1_pc_e1 (\$iopadmap$exu_i1_pc_e1 ),
    .\$iopadmap$exu_i1_result_e1 (\$iopadmap$exu_i1_result_e1 ),
    .\$iopadmap$exu_i1_result_e4 (\$iopadmap$exu_i1_result_e4 ),
    .\$iopadmap$exu_mul_result_e3 (\$iopadmap$exu_mul_result_e3 ),
    .\$iopadmap$exu_npc_e4 (\$iopadmap$exu_npc_e4 ),
    .\$iopadmap$exu_pmu_i0_br_ataken (\$iopadmap$exu_pmu_i0_br_ataken ),
    .\$iopadmap$exu_pmu_i0_br_misp (\$iopadmap$exu_pmu_i0_br_misp ),
    .\$iopadmap$exu_pmu_i0_pc4 (\$iopadmap$exu_pmu_i0_pc4 ),
    .\$iopadmap$exu_pmu_i1_br_ataken (\$iopadmap$exu_pmu_i1_br_ataken ),
    .\$iopadmap$exu_pmu_i1_br_misp (\$iopadmap$exu_pmu_i1_br_misp ),
    .\$iopadmap$exu_pmu_i1_pc4 (\$iopadmap$exu_pmu_i1_pc4 ),
    .\$iopadmap$flush_final_e3 (\$iopadmap$flush_final_e3 ),
    .\$iopadmap$gpr_i0_rs1_d (\$iopadmap$gpr_i0_rs1_d ),
    .\$iopadmap$gpr_i0_rs2_d (\$iopadmap$gpr_i0_rs2_d ),
    .\$iopadmap$gpr_i1_rs1_d (\$iopadmap$gpr_i1_rs1_d ),
    .\$iopadmap$gpr_i1_rs2_d (\$iopadmap$gpr_i1_rs2_d ),
    .\$iopadmap$i0_ap (\$iopadmap$i0_ap ),
    .\$iopadmap$i0_brp (\$iopadmap$i0_brp ),
    .\$iopadmap$i0_flush_final_e3 (\$iopadmap$i0_flush_final_e3 ),
    .\$iopadmap$i0_predict_btag_d (\$iopadmap$i0_predict_btag_d ),
    .\$iopadmap$i0_predict_fghr_d (\$iopadmap$i0_predict_fghr_d ),
    .\$iopadmap$i0_predict_index_d (\$iopadmap$i0_predict_index_d ),
    .\$iopadmap$i0_predict_p_d (\$iopadmap$i0_predict_p_d ),
    .\$iopadmap$i0_predict_toffset_d (\$iopadmap$i0_predict_toffset_d ),
    .\$iopadmap$i0_result_e2 (\$iopadmap$i0_result_e2 ),
    .\$iopadmap$i0_result_e4_eff (\$iopadmap$i0_result_e4_eff ),
    .\$iopadmap$i0_rs1_bypass_data_d (\$iopadmap$i0_rs1_bypass_data_d ),
    .\$iopadmap$i0_rs1_bypass_data_e2 (\$iopadmap$i0_rs1_bypass_data_e2 ),
    .\$iopadmap$i0_rs1_bypass_data_e3 (\$iopadmap$i0_rs1_bypass_data_e3 ),
    .\$iopadmap$i0_rs2_bypass_data_d (\$iopadmap$i0_rs2_bypass_data_d ),
    .\$iopadmap$i0_rs2_bypass_data_e2 (\$iopadmap$i0_rs2_bypass_data_e2 ),
    .\$iopadmap$i0_rs2_bypass_data_e3 (\$iopadmap$i0_rs2_bypass_data_e3 ),
    .\$iopadmap$i1_ap (\$iopadmap$i1_ap ),
    .\$iopadmap$i1_brp (\$iopadmap$i1_brp ),
    .\$iopadmap$i1_predict_btag_d (\$iopadmap$i1_predict_btag_d ),
    .\$iopadmap$i1_predict_fghr_d (\$iopadmap$i1_predict_fghr_d ),
    .\$iopadmap$i1_predict_index_d (\$iopadmap$i1_predict_index_d ),
    .\$iopadmap$i1_predict_p_d (\$iopadmap$i1_predict_p_d ),
    .\$iopadmap$i1_predict_toffset_d (\$iopadmap$i1_predict_toffset_d ),
    .\$iopadmap$i1_result_e4_eff (\$iopadmap$i1_result_e4_eff ),
    .\$iopadmap$i1_rs1_bypass_data_d (\$iopadmap$i1_rs1_bypass_data_d ),
    .\$iopadmap$i1_rs1_bypass_data_e2 (\$iopadmap$i1_rs1_bypass_data_e2 ),
    .\$iopadmap$i1_rs1_bypass_data_e3 (\$iopadmap$i1_rs1_bypass_data_e3 ),
    .\$iopadmap$i1_rs2_bypass_data_d (\$iopadmap$i1_rs2_bypass_data_d ),
    .\$iopadmap$i1_rs2_bypass_data_e2 (\$iopadmap$i1_rs2_bypass_data_e2 ),
    .\$iopadmap$i1_rs2_bypass_data_e3 (\$iopadmap$i1_rs2_bypass_data_e3 ),
    .\$iopadmap$i_cpu_halt_req (\$iopadmap$i_cpu_halt_req ),
    .\$iopadmap$i_cpu_run_req (\$iopadmap$i_cpu_run_req ),
    .\$iopadmap$iccm_dma_sb_error (\$iopadmap$iccm_dma_sb_error ),
    .\$iopadmap$ifu_i0_bp_btag (\$iopadmap$ifu_i0_bp_btag ),
    .\$iopadmap$ifu_i0_bp_fa_index (\$iopadmap$ifu_i0_bp_fa_index ),
    .\$iopadmap$ifu_i0_bp_fghr (\$iopadmap$ifu_i0_bp_fghr ),
    .\$iopadmap$ifu_i0_bp_index (\$iopadmap$ifu_i0_bp_index ),
    .\$iopadmap$ifu_i0_bp_toffset (\$iopadmap$ifu_i0_bp_toffset ),
    .\$iopadmap$ifu_i0_cinst (\$iopadmap$ifu_i0_cinst ),
    .\$iopadmap$ifu_i0_dbecc (\$iopadmap$ifu_i0_dbecc ),
    .\$iopadmap$ifu_i0_icaf (\$iopadmap$ifu_i0_icaf ),
    .\$iopadmap$ifu_i0_icaf_second (\$iopadmap$ifu_i0_icaf_second ),
    .\$iopadmap$ifu_i0_icaf_type (\$iopadmap$ifu_i0_icaf_type ),
    .\$iopadmap$ifu_i0_instr (\$iopadmap$ifu_i0_instr ),
    .\$iopadmap$ifu_i0_pc (\$iopadmap$ifu_i0_pc ),
    .\$iopadmap$ifu_i0_pc4 (\$iopadmap$ifu_i0_pc4 ),
    .\$iopadmap$ifu_i0_predecode (\$iopadmap$ifu_i0_predecode ),
    .\$iopadmap$ifu_i0_valid (\$iopadmap$ifu_i0_valid ),
    .\$iopadmap$ifu_i1_bp_btag (\$iopadmap$ifu_i1_bp_btag ),
    .\$iopadmap$ifu_i1_bp_fa_index (\$iopadmap$ifu_i1_bp_fa_index ),
    .\$iopadmap$ifu_i1_bp_fghr (\$iopadmap$ifu_i1_bp_fghr ),
    .\$iopadmap$ifu_i1_bp_index (\$iopadmap$ifu_i1_bp_index ),
    .\$iopadmap$ifu_i1_bp_toffset (\$iopadmap$ifu_i1_bp_toffset ),
    .\$iopadmap$ifu_i1_cinst (\$iopadmap$ifu_i1_cinst ),
    .\$iopadmap$ifu_i1_instr (\$iopadmap$ifu_i1_instr ),
    .\$iopadmap$ifu_i1_pc (\$iopadmap$ifu_i1_pc ),
    .\$iopadmap$ifu_i1_pc4 (\$iopadmap$ifu_i1_pc4 ),
    .\$iopadmap$ifu_i1_predecode (\$iopadmap$ifu_i1_predecode ),
    .\$iopadmap$ifu_i1_valid (\$iopadmap$ifu_i1_valid ),
    .\$iopadmap$ifu_ic_debug_rd_data (\$iopadmap$ifu_ic_debug_rd_data ),
    .\$iopadmap$ifu_ic_debug_rd_data_valid (\$iopadmap$ifu_ic_debug_rd_data_valid ),
    .\$iopadmap$ifu_ic_error_start (\$iopadmap$ifu_ic_error_start ),
    .\$iopadmap$ifu_iccm_rd_ecc_single_err (\$iopadmap$ifu_iccm_rd_ecc_single_err ),
    .\$iopadmap$ifu_miss_state_idle (\$iopadmap$ifu_miss_state_idle ),
    .\$iopadmap$ifu_pmu_align_stall (\$iopadmap$ifu_pmu_align_stall ),
    .\$iopadmap$ifu_pmu_bus_busy (\$iopadmap$ifu_pmu_bus_busy ),
    .\$iopadmap$ifu_pmu_bus_error (\$iopadmap$ifu_pmu_bus_error ),
    .\$iopadmap$ifu_pmu_bus_trxn (\$iopadmap$ifu_pmu_bus_trxn ),
    .\$iopadmap$ifu_pmu_fetch_stall (\$iopadmap$ifu_pmu_fetch_stall ),
    .\$iopadmap$ifu_pmu_ic_hit (\$iopadmap$ifu_pmu_ic_hit ),
    .\$iopadmap$ifu_pmu_ic_miss (\$iopadmap$ifu_pmu_ic_miss ),
    .\$iopadmap$ifu_pmu_instr_aligned (\$iopadmap$ifu_pmu_instr_aligned ),
    .\$iopadmap$lsu_amo_stall_any (\$iopadmap$lsu_amo_stall_any ),
    .\$iopadmap$lsu_error_pkt_dc3 (\$iopadmap$lsu_error_pkt_dc3 ),
    .\$iopadmap$lsu_fastint_stall_any (\$iopadmap$lsu_fastint_stall_any ),
    .\$iopadmap$lsu_fir_addr (\$iopadmap$lsu_fir_addr ),
    .\$iopadmap$lsu_fir_error (\$iopadmap$lsu_fir_error ),
    .\$iopadmap$lsu_idle_any (\$iopadmap$lsu_idle_any ),
    .\$iopadmap$lsu_imprecise_error_addr_any (\$iopadmap$lsu_imprecise_error_addr_any ),
    .\$iopadmap$lsu_imprecise_error_load_any (\$iopadmap$lsu_imprecise_error_load_any ),
    .\$iopadmap$lsu_imprecise_error_store_any (\$iopadmap$lsu_imprecise_error_store_any ),
    .\$iopadmap$lsu_load_stall_any (\$iopadmap$lsu_load_stall_any ),
    .\$iopadmap$lsu_nonblock_load_data (\$iopadmap$lsu_nonblock_load_data ),
    .\$iopadmap$lsu_nonblock_load_data_error (\$iopadmap$lsu_nonblock_load_data_error ),
    .\$iopadmap$lsu_nonblock_load_data_tag (\$iopadmap$lsu_nonblock_load_data_tag ),
    .\$iopadmap$lsu_nonblock_load_data_tid (\$iopadmap$lsu_nonblock_load_data_tid ),
    .\$iopadmap$lsu_nonblock_load_data_valid (\$iopadmap$lsu_nonblock_load_data_valid ),
    .\$iopadmap$lsu_nonblock_load_inv_dc2 (\$iopadmap$lsu_nonblock_load_inv_dc2 ),
    .\$iopadmap$lsu_nonblock_load_inv_dc5 (\$iopadmap$lsu_nonblock_load_inv_dc5 ),
    .\$iopadmap$lsu_nonblock_load_inv_tag_dc2 (\$iopadmap$lsu_nonblock_load_inv_tag_dc2 ),
    .\$iopadmap$lsu_nonblock_load_inv_tag_dc5 (\$iopadmap$lsu_nonblock_load_inv_tag_dc5 ),
    .\$iopadmap$lsu_nonblock_load_tag_dc1 (\$iopadmap$lsu_nonblock_load_tag_dc1 ),
    .\$iopadmap$lsu_nonblock_load_valid_dc1 (\$iopadmap$lsu_nonblock_load_valid_dc1 ),
    .\$iopadmap$lsu_p (\$iopadmap$lsu_p ),
    .\$iopadmap$lsu_pmu_bus_busy (\$iopadmap$lsu_pmu_bus_busy ),
    .\$iopadmap$lsu_pmu_bus_error (\$iopadmap$lsu_pmu_bus_error ),
    .\$iopadmap$lsu_pmu_bus_misaligned (\$iopadmap$lsu_pmu_bus_misaligned ),
    .\$iopadmap$lsu_pmu_bus_trxn (\$iopadmap$lsu_pmu_bus_trxn ),
    .\$iopadmap$lsu_pmu_load_external_dc3 (\$iopadmap$lsu_pmu_load_external_dc3 ),
    .\$iopadmap$lsu_pmu_misaligned_dc3 (\$iopadmap$lsu_pmu_misaligned_dc3 ),
    .\$iopadmap$lsu_pmu_store_external_dc3 (\$iopadmap$lsu_pmu_store_external_dc3 ),
    .\$iopadmap$lsu_result_corr_dc4 (\$iopadmap$lsu_result_corr_dc4 ),
    .\$iopadmap$lsu_result_dc3 (\$iopadmap$lsu_result_dc3 ),
    .\$iopadmap$lsu_rs1_dc1 (\$iopadmap$lsu_rs1_dc1 ),
    .\$iopadmap$lsu_sc_success_dc5 (\$iopadmap$lsu_sc_success_dc5 ),
    .\$iopadmap$lsu_single_ecc_error_incr (\$iopadmap$lsu_single_ecc_error_incr ),
    .\$iopadmap$lsu_store_stall_any (\$iopadmap$lsu_store_stall_any ),
    .\$iopadmap$lsu_trigger_match_dc4 (\$iopadmap$lsu_trigger_match_dc4 ),
    .\$iopadmap$mexintpend (\$iopadmap$mexintpend ),
    .\$iopadmap$mhwakeup (\$iopadmap$mhwakeup ),
    .\$iopadmap$mpc_debug_halt_ack (\$iopadmap$mpc_debug_halt_ack ),
    .\$iopadmap$mpc_debug_halt_req (\$iopadmap$mpc_debug_halt_req ),
    .\$iopadmap$mpc_debug_run_ack (\$iopadmap$mpc_debug_run_ack ),
    .\$iopadmap$mpc_debug_run_req (\$iopadmap$mpc_debug_run_req ),
    .\$iopadmap$mpc_reset_run_req (\$iopadmap$mpc_reset_run_req ),
    .\$iopadmap$mul_p (\$iopadmap$mul_p ),
    .\$iopadmap$nmi_int (\$iopadmap$nmi_int ),
    .\$iopadmap$nmi_vec (\$iopadmap$nmi_vec ),
    .\$iopadmap$o_cpu_halt_ack (\$iopadmap$o_cpu_halt_ack ),
    .\$iopadmap$o_cpu_halt_status (\$iopadmap$o_cpu_halt_status ),
    .\$iopadmap$o_cpu_run_ack (\$iopadmap$o_cpu_run_ack ),
    .\$iopadmap$pic_claimid (\$iopadmap$pic_claimid ),
    .\$iopadmap$pic_pl (\$iopadmap$pic_pl ),
    .\$iopadmap$pred_correct_npc_e2 (\$iopadmap$pred_correct_npc_e2 ),
    .\$iopadmap$rst_l (\$iopadmap$rst_l ),
    .\$iopadmap$rst_vec (\$iopadmap$rst_vec ),
    .\$iopadmap$scan_mode (\$iopadmap$scan_mode ),
    .\$iopadmap$soft_int (\$iopadmap$soft_int ),
    .\$iopadmap$timer_int (\$iopadmap$timer_int ),
    .\$iopadmap$trace_rv_trace_pkt (\$iopadmap$trace_rv_trace_pkt ),
    .\$iopadmap$trigger_pkt_any (\$iopadmap$trigger_pkt_any ),
    .active_thread_l2clk(active_thread_l2clk),
    .clk(clk),
    .core_id(core_id),
    .dbg_cmd_addr(dbg_cmd_addr),
    .dbg_cmd_tid(dbg_cmd_tid),
    .dbg_cmd_type(dbg_cmd_type),
    .dbg_cmd_valid(dbg_cmd_valid),
    .dbg_cmd_wrdata(dbg_cmd_wrdata),
    .dbg_cmd_write(dbg_cmd_write),
    .dbg_halt_req(dbg_halt_req),
    .dbg_resume_req(dbg_resume_req),
    .debug_brkpt_status(debug_brkpt_status),
    .dec_dbg_cmd_done(dec_dbg_cmd_done),
    .dec_dbg_cmd_fail(dec_dbg_cmd_fail),
    .dec_dbg_cmd_tid(dec_dbg_cmd_tid),
    .dec_dbg_rddata(dec_dbg_rddata),
    .dec_debug_wdata_rs1_d(dec_debug_wdata_rs1_d),
    .dec_div_cancel(dec_div_cancel),
    .dec_extint_stall(dec_extint_stall),
    .dec_fa_error_index(dec_fa_error_index),
    .dec_i0_alu_decode_d(dec_i0_alu_decode_d),
    .dec_i0_br_immed_d(dec_i0_br_immed_d),
    .dec_i0_branch_d(dec_i0_branch_d),
    .dec_i0_branch_e1(dec_i0_branch_e1),
    .dec_i0_branch_e2(dec_i0_branch_e2),
    .dec_i0_branch_e3(dec_i0_branch_e3),
    .dec_i0_csr_ren_d(dec_i0_csr_ren_d),
    .dec_i0_ctl_en(dec_i0_ctl_en),
    .dec_i0_data_en(dec_i0_data_en),
    .dec_i0_div_d(dec_i0_div_d),
    .dec_i0_immed_d(dec_i0_immed_d),
    .dec_i0_lsu_d(dec_i0_lsu_d),
    .dec_i0_mul_d(dec_i0_mul_d),
    .dec_i0_pc4_e4(dec_i0_pc4_e4),
    .dec_i0_pc_d(dec_i0_pc_d),
    .dec_i0_pc_e3(dec_i0_pc_e3),
    .dec_i0_rs1_bypass_en_d(dec_i0_rs1_bypass_en_d),
    .dec_i0_rs1_bypass_en_e2(dec_i0_rs1_bypass_en_e2),
    .dec_i0_rs1_bypass_en_e3(dec_i0_rs1_bypass_en_e3),
    .dec_i0_rs2_bypass_en_d(dec_i0_rs2_bypass_en_d),
    .dec_i0_rs2_bypass_en_e2(dec_i0_rs2_bypass_en_e2),
    .dec_i0_rs2_bypass_en_e3(dec_i0_rs2_bypass_en_e3),
    .dec_i0_sec_decode_e3(dec_i0_sec_decode_e3),
    .dec_i0_secondary_d(dec_i0_secondary_d),
    .dec_i0_secondary_e1(dec_i0_secondary_e1),
    .dec_i0_secondary_e2(dec_i0_secondary_e2),
    .dec_i0_select_pc_d(dec_i0_select_pc_d),
    .dec_i0_tid_e4(dec_i0_tid_e4),
    .dec_i1_alu_decode_d(dec_i1_alu_decode_d),
    .dec_i1_br_immed_d(dec_i1_br_immed_d),
    .dec_i1_branch_d(dec_i1_branch_d),
    .dec_i1_branch_e1(dec_i1_branch_e1),
    .dec_i1_branch_e2(dec_i1_branch_e2),
    .dec_i1_branch_e3(dec_i1_branch_e3),
    .dec_i1_cancel_e1(dec_i1_cancel_e1),
    .dec_i1_ctl_en(dec_i1_ctl_en),
    .dec_i1_data_en(dec_i1_data_en),
    .dec_i1_immed_d(dec_i1_immed_d),
    .dec_i1_lsu_d(dec_i1_lsu_d),
    .dec_i1_mul_d(dec_i1_mul_d),
    .dec_i1_pc4_e4(dec_i1_pc4_e4),
    .dec_i1_pc_d(dec_i1_pc_d),
    .dec_i1_pc_e3(dec_i1_pc_e3),
    .dec_i1_rs1_bypass_en_d(dec_i1_rs1_bypass_en_d),
    .dec_i1_rs1_bypass_en_e2(dec_i1_rs1_bypass_en_e2),
    .dec_i1_rs1_bypass_en_e3(dec_i1_rs1_bypass_en_e3),
    .dec_i1_rs2_bypass_en_d(dec_i1_rs2_bypass_en_d),
    .dec_i1_rs2_bypass_en_e2(dec_i1_rs2_bypass_en_e2),
    .dec_i1_rs2_bypass_en_e3(dec_i1_rs2_bypass_en_e3),
    .dec_i1_sec_decode_e3(dec_i1_sec_decode_e3),
    .dec_i1_secondary_d(dec_i1_secondary_d),
    .dec_i1_secondary_e1(dec_i1_secondary_e1),
    .dec_i1_secondary_e2(dec_i1_secondary_e2),
    .dec_i1_select_pc_d(dec_i1_select_pc_d),
    .dec_i1_tid_e4(dec_i1_tid_e4),
    .dec_i1_valid_e1(dec_i1_valid_e1),
    .dec_ib2_valid_d(dec_ib2_valid_d),
    .dec_ib3_valid_d(dec_ib3_valid_d),
    .dec_lsu_offset_d(dec_lsu_offset_d),
    .dec_pause_state_cg(dec_pause_state_cg),
    .dec_tlu_bpred_disable(dec_tlu_bpred_disable),
    .dec_tlu_br0_fghr_wb(dec_tlu_br0_fghr_wb),
    .dec_tlu_br0_index_wb(dec_tlu_br0_index_wb),
    .dec_tlu_br0_wb_pkt(dec_tlu_br0_wb_pkt),
    .dec_tlu_br1_fghr_wb(dec_tlu_br1_fghr_wb),
    .dec_tlu_br1_index_wb(dec_tlu_br1_index_wb),
    .dec_tlu_br1_wb_pkt(dec_tlu_br1_wb_pkt),
    .dec_tlu_btb_write_kill(dec_tlu_btb_write_kill),
    .dec_tlu_bus_clk_override(dec_tlu_bus_clk_override),
    .dec_tlu_core_ecc_disable(dec_tlu_core_ecc_disable),
    .dec_tlu_core_empty(dec_tlu_core_empty),
    .dec_tlu_dbg_halted(dec_tlu_dbg_halted),
    .dec_tlu_dccm_clk_override(dec_tlu_dccm_clk_override),
    .dec_tlu_debug_mode(dec_tlu_debug_mode),
    .dec_tlu_dma_qos_prty(dec_tlu_dma_qos_prty),
    .dec_tlu_external_ldfwd_disable(dec_tlu_external_ldfwd_disable),
    .dec_tlu_exu_clk_override(dec_tlu_exu_clk_override),
    .dec_tlu_fence_i_wb(dec_tlu_fence_i_wb),
    .dec_tlu_flush_err_wb(dec_tlu_flush_err_wb),
    .dec_tlu_flush_leak_one_wb(dec_tlu_flush_leak_one_wb),
    .dec_tlu_flush_lower_wb(dec_tlu_flush_lower_wb),
    .dec_tlu_flush_lower_wb1(dec_tlu_flush_lower_wb1),
    .dec_tlu_flush_mp_wb(dec_tlu_flush_mp_wb),
    .dec_tlu_flush_noredir_wb(dec_tlu_flush_noredir_wb),
    .dec_tlu_flush_path_wb(dec_tlu_flush_path_wb),
    .dec_tlu_force_halt(dec_tlu_force_halt),
    .dec_tlu_i0_commit_cmt(dec_tlu_i0_commit_cmt),
    .dec_tlu_i0_kill_writeb_wb(dec_tlu_i0_kill_writeb_wb),
    .dec_tlu_i0_valid_e4(dec_tlu_i0_valid_e4),
    .dec_tlu_i1_kill_writeb_wb(dec_tlu_i1_kill_writeb_wb),
    .dec_tlu_i1_valid_e4(dec_tlu_i1_valid_e4),
    .dec_tlu_ic_diag_pkt(dec_tlu_ic_diag_pkt),
    .dec_tlu_icm_clk_override(dec_tlu_icm_clk_override),
    .dec_tlu_ifu_clk_override(dec_tlu_ifu_clk_override),
    .dec_tlu_lr_reset_wb(dec_tlu_lr_reset_wb),
    .dec_tlu_lsu_clk_override(dec_tlu_lsu_clk_override),
    .dec_tlu_meicurpl(dec_tlu_meicurpl),
    .dec_tlu_meihap(dec_tlu_meihap),
    .dec_tlu_meipt(dec_tlu_meipt),
    .dec_tlu_mhartstart(dec_tlu_mhartstart),
    .dec_tlu_misc_clk_override(dec_tlu_misc_clk_override),
    .dec_tlu_mpc_halted_only(dec_tlu_mpc_halted_only),
    .dec_tlu_mrac_ff(dec_tlu_mrac_ff),
    .dec_tlu_perfcnt0(dec_tlu_perfcnt0),
    .dec_tlu_perfcnt1(dec_tlu_perfcnt1),
    .dec_tlu_perfcnt2(dec_tlu_perfcnt2),
    .dec_tlu_perfcnt3(dec_tlu_perfcnt3),
    .dec_tlu_pic_clk_override(dec_tlu_pic_clk_override),
    .dec_tlu_picio_clk_override(dec_tlu_picio_clk_override),
    .dec_tlu_resume_ack(dec_tlu_resume_ack),
    .dec_tlu_sideeffect_posted_disable(dec_tlu_sideeffect_posted_disable),
    .dec_tlu_wb_coalescing_disable(dec_tlu_wb_coalescing_disable),
    .div_p(div_p),
    .dma_dccm_stall_any(dma_dccm_stall_any),
    .dma_iccm_stall_any(dma_iccm_stall_any),
    .dma_pmu_any_read(dma_pmu_any_read),
    .dma_pmu_any_write(dma_pmu_any_write),
    .dma_pmu_dccm_read(dma_pmu_dccm_read),
    .dma_pmu_dccm_write(dma_pmu_dccm_write),
    .exu_div_result(exu_div_result),
    .exu_div_wren(exu_div_wren),
    .exu_flush_final(exu_flush_final),
    .exu_i0_br_bank_e4(exu_i0_br_bank_e4),
    .exu_i0_br_error_e4(exu_i0_br_error_e4),
    .exu_i0_br_fghr_e4(exu_i0_br_fghr_e4),
    .exu_i0_br_hist_e4(exu_i0_br_hist_e4),
    .exu_i0_br_index_e4(exu_i0_br_index_e4),
    .exu_i0_br_middle_e4(exu_i0_br_middle_e4),
    .exu_i0_br_mp_e4(exu_i0_br_mp_e4),
    .exu_i0_br_start_error_e4(exu_i0_br_start_error_e4),
    .exu_i0_br_valid_e4(exu_i0_br_valid_e4),
    .exu_i0_br_way_e4(exu_i0_br_way_e4),
    .exu_i0_csr_rs1_e1(exu_i0_csr_rs1_e1),
    .exu_i0_flush_final(exu_i0_flush_final),
    .exu_i0_flush_lower_e4(exu_i0_flush_lower_e4),
    .exu_i0_flush_path_e4(exu_i0_flush_path_e4),
    .exu_i0_pc_e1(exu_i0_pc_e1),
    .exu_i0_result_e1(exu_i0_result_e1),
    .exu_i0_result_e4(exu_i0_result_e4),
    .exu_i1_br_bank_e4(exu_i1_br_bank_e4),
    .exu_i1_br_error_e4(exu_i1_br_error_e4),
    .exu_i1_br_fghr_e4(exu_i1_br_fghr_e4),
    .exu_i1_br_hist_e4(exu_i1_br_hist_e4),
    .exu_i1_br_index_e4(exu_i1_br_index_e4),
    .exu_i1_br_middle_e4(exu_i1_br_middle_e4),
    .exu_i1_br_mp_e4(exu_i1_br_mp_e4),
    .exu_i1_br_start_error_e4(exu_i1_br_start_error_e4),
    .exu_i1_br_valid_e4(exu_i1_br_valid_e4),
    .exu_i1_br_way_e4(exu_i1_br_way_e4),
    .exu_i1_flush_final(exu_i1_flush_final),
    .exu_i1_flush_lower_e4(exu_i1_flush_lower_e4),
    .exu_i1_flush_path_e4(exu_i1_flush_path_e4),
    .exu_i1_pc_e1(exu_i1_pc_e1),
    .exu_i1_result_e1(exu_i1_result_e1),
    .exu_i1_result_e4(exu_i1_result_e4),
    .exu_mul_result_e3(exu_mul_result_e3),
    .exu_npc_e4(exu_npc_e4),
    .exu_pmu_i0_br_ataken(exu_pmu_i0_br_ataken),
    .exu_pmu_i0_br_misp(exu_pmu_i0_br_misp),
    .exu_pmu_i0_pc4(exu_pmu_i0_pc4),
    .exu_pmu_i1_br_ataken(exu_pmu_i1_br_ataken),
    .exu_pmu_i1_br_misp(exu_pmu_i1_br_misp),
    .exu_pmu_i1_pc4(exu_pmu_i1_pc4),
    .flush_final_e3(flush_final_e3),
    .free_clk(free_clk),
    .free_l2clk(free_l2clk),
    .gpr_i0_rs1_d(gpr_i0_rs1_d),
    .gpr_i0_rs2_d(gpr_i0_rs2_d),
    .gpr_i1_rs1_d(gpr_i1_rs1_d),
    .gpr_i1_rs2_d(gpr_i1_rs2_d),
    .i0_ap(i0_ap),
    .i0_brp(i0_brp),
    .i0_flush_final_e3(i0_flush_final_e3),
    .i0_predict_btag_d(i0_predict_btag_d),
    .i0_predict_fghr_d(i0_predict_fghr_d),
    .i0_predict_index_d(i0_predict_index_d),
    .i0_predict_p_d(i0_predict_p_d),
    .i0_predict_toffset_d(i0_predict_toffset_d),
    .i0_result_e2(i0_result_e2),
    .i0_result_e4_eff(i0_result_e4_eff),
    .i0_rs1_bypass_data_d(i0_rs1_bypass_data_d),
    .i0_rs1_bypass_data_e2(i0_rs1_bypass_data_e2),
    .i0_rs1_bypass_data_e3(i0_rs1_bypass_data_e3),
    .i0_rs2_bypass_data_d(i0_rs2_bypass_data_d),
    .i0_rs2_bypass_data_e2(i0_rs2_bypass_data_e2),
    .i0_rs2_bypass_data_e3(i0_rs2_bypass_data_e3),
    .i1_ap(i1_ap),
    .i1_brp(i1_brp),
    .i1_predict_btag_d(i1_predict_btag_d),
    .i1_predict_fghr_d(i1_predict_fghr_d),
    .i1_predict_index_d(i1_predict_index_d),
    .i1_predict_p_d(i1_predict_p_d),
    .i1_predict_toffset_d(i1_predict_toffset_d),
    .i1_result_e4_eff(i1_result_e4_eff),
    .i1_rs1_bypass_data_d(i1_rs1_bypass_data_d),
    .i1_rs1_bypass_data_e2(i1_rs1_bypass_data_e2),
    .i1_rs1_bypass_data_e3(i1_rs1_bypass_data_e3),
    .i1_rs2_bypass_data_d(i1_rs2_bypass_data_d),
    .i1_rs2_bypass_data_e2(i1_rs2_bypass_data_e2),
    .i1_rs2_bypass_data_e3(i1_rs2_bypass_data_e3),
    .i_cpu_halt_req(i_cpu_halt_req),
    .i_cpu_run_req(i_cpu_run_req),
    .iccm_dma_sb_error(iccm_dma_sb_error),
    .ifu_i0_bp_btag(ifu_i0_bp_btag),
    .ifu_i0_bp_fa_index(ifu_i0_bp_fa_index),
    .ifu_i0_bp_fghr(ifu_i0_bp_fghr),
    .ifu_i0_bp_index(ifu_i0_bp_index),
    .ifu_i0_bp_toffset(ifu_i0_bp_toffset),
    .ifu_i0_cinst(ifu_i0_cinst),
    .ifu_i0_dbecc(ifu_i0_dbecc),
    .ifu_i0_icaf(ifu_i0_icaf),
    .ifu_i0_icaf_second(ifu_i0_icaf_second),
    .ifu_i0_icaf_type(ifu_i0_icaf_type),
    .ifu_i0_instr(ifu_i0_instr),
    .ifu_i0_pc(ifu_i0_pc),
    .ifu_i0_pc4(ifu_i0_pc4),
    .ifu_i0_predecode(ifu_i0_predecode),
    .ifu_i0_valid(ifu_i0_valid),
    .ifu_i1_bp_btag(ifu_i1_bp_btag),
    .ifu_i1_bp_fa_index(ifu_i1_bp_fa_index),
    .ifu_i1_bp_fghr(ifu_i1_bp_fghr),
    .ifu_i1_bp_index(ifu_i1_bp_index),
    .ifu_i1_bp_toffset(ifu_i1_bp_toffset),
    .ifu_i1_cinst(ifu_i1_cinst),
    .ifu_i1_instr(ifu_i1_instr),
    .ifu_i1_pc(ifu_i1_pc),
    .ifu_i1_pc4(ifu_i1_pc4),
    .ifu_i1_predecode(ifu_i1_predecode),
    .ifu_i1_valid(ifu_i1_valid),
    .ifu_ic_debug_rd_data(ifu_ic_debug_rd_data),
    .ifu_ic_debug_rd_data_valid(ifu_ic_debug_rd_data_valid),
    .ifu_ic_error_start(ifu_ic_error_start),
    .ifu_iccm_rd_ecc_single_err(ifu_iccm_rd_ecc_single_err),
    .ifu_miss_state_idle(ifu_miss_state_idle),
    .ifu_pmu_align_stall(ifu_pmu_align_stall),
    .ifu_pmu_bus_busy(ifu_pmu_bus_busy),
    .ifu_pmu_bus_error(ifu_pmu_bus_error),
    .ifu_pmu_bus_trxn(ifu_pmu_bus_trxn),
    .ifu_pmu_fetch_stall(ifu_pmu_fetch_stall),
    .ifu_pmu_ic_hit(ifu_pmu_ic_hit),
    .ifu_pmu_ic_miss(ifu_pmu_ic_miss),
    .ifu_pmu_instr_aligned(ifu_pmu_instr_aligned),
    .lsu_amo_stall_any(lsu_amo_stall_any),
    .lsu_error_pkt_dc3(lsu_error_pkt_dc3),
    .lsu_fastint_stall_any(lsu_fastint_stall_any),
    .lsu_fir_addr(lsu_fir_addr),
    .lsu_fir_error(lsu_fir_error),
    .lsu_idle_any(lsu_idle_any),
    .lsu_imprecise_error_addr_any(lsu_imprecise_error_addr_any),
    .lsu_imprecise_error_load_any(lsu_imprecise_error_load_any),
    .lsu_imprecise_error_store_any(lsu_imprecise_error_store_any),
    .lsu_load_stall_any(lsu_load_stall_any),
    .lsu_nonblock_load_data(lsu_nonblock_load_data),
    .lsu_nonblock_load_data_error(lsu_nonblock_load_data_error),
    .lsu_nonblock_load_data_tag(lsu_nonblock_load_data_tag),
    .lsu_nonblock_load_data_tid(lsu_nonblock_load_data_tid),
    .lsu_nonblock_load_data_valid(lsu_nonblock_load_data_valid),
    .lsu_nonblock_load_inv_dc2(lsu_nonblock_load_inv_dc2),
    .lsu_nonblock_load_inv_dc5(lsu_nonblock_load_inv_dc5),
    .lsu_nonblock_load_inv_tag_dc2(lsu_nonblock_load_inv_tag_dc2),
    .lsu_nonblock_load_inv_tag_dc5(lsu_nonblock_load_inv_tag_dc5),
    .lsu_nonblock_load_tag_dc1(lsu_nonblock_load_tag_dc1),
    .lsu_nonblock_load_valid_dc1(lsu_nonblock_load_valid_dc1),
    .lsu_p(lsu_p),
    .lsu_pmu_bus_busy(lsu_pmu_bus_busy),
    .lsu_pmu_bus_error(lsu_pmu_bus_error),
    .lsu_pmu_bus_misaligned(lsu_pmu_bus_misaligned),
    .lsu_pmu_bus_trxn(lsu_pmu_bus_trxn),
    .lsu_pmu_load_external_dc3(lsu_pmu_load_external_dc3),
    .lsu_pmu_misaligned_dc3(lsu_pmu_misaligned_dc3),
    .lsu_pmu_store_external_dc3(lsu_pmu_store_external_dc3),
    .lsu_result_corr_dc4(lsu_result_corr_dc4),
    .lsu_result_dc3(lsu_result_dc3),
    .lsu_rs1_dc1(lsu_rs1_dc1),
    .lsu_sc_success_dc5(lsu_sc_success_dc5),
    .lsu_single_ecc_error_incr(lsu_single_ecc_error_incr),
    .lsu_store_stall_any(lsu_store_stall_any),
    .lsu_trigger_match_dc4(lsu_trigger_match_dc4),
    .mexintpend(mexintpend),
    .mhwakeup(mhwakeup),
    .mpc_debug_halt_ack(mpc_debug_halt_ack),
    .mpc_debug_halt_req(mpc_debug_halt_req),
    .mpc_debug_run_ack(mpc_debug_run_ack),
    .mpc_debug_run_req(mpc_debug_run_req),
    .mpc_reset_run_req(mpc_reset_run_req),
    .mul_p(mul_p),
    .nmi_int(nmi_int),
    .nmi_vec(nmi_vec),
    .o_cpu_halt_ack(o_cpu_halt_ack),
    .o_cpu_halt_status(o_cpu_halt_status),
    .o_cpu_run_ack(o_cpu_run_ack),
    .o_debug_mode_status(o_debug_mode_status),
    .pic_claimid(pic_claimid),
    .pic_pl(pic_pl),
    .pred_correct_npc_e2(pred_correct_npc_e2),
    .rst_l(rst_l),
    .rst_vec(rst_vec),
    .scan_mode(scan_mode),
    .soft_int(soft_int),
    .timer_int(timer_int),
    .trace_rv_trace_pkt(trace_rv_trace_pkt),
    .trigger_pkt_any(trigger_pkt_any)
  );
endmodule

module interface_eh2_dec(clk, free_clk, free_l2clk, active_thread_l2clk, dec_i0_secondary_d, dec_i0_secondary_e1, dec_i0_secondary_e2, dec_i1_secondary_d, dec_i1_secondary_e1, dec_i1_secondary_e2, dec_i0_branch_d, dec_i0_branch_e1, dec_i0_branch_e2, dec_i0_branch_e3, dec_i1_branch_d, dec_i1_branch_e1, dec_i1_branch_e2, dec_i1_branch_e3, dec_i0_pc4_e4, dec_i1_pc4_e4, dec_tlu_core_empty
, dec_div_cancel, dec_i1_cancel_e1, dec_extint_stall, lsu_fastint_stall_any, lsu_rs1_dc1, dec_pause_state_cg, rst_l, rst_vec, nmi_int, nmi_vec, i_cpu_halt_req, i_cpu_run_req, dec_tlu_mhartstart, o_cpu_halt_status, o_cpu_halt_ack, o_cpu_run_ack, o_debug_mode_status, dec_tlu_force_halt, core_id, mpc_debug_halt_req, mpc_debug_run_req
, mpc_reset_run_req, mpc_debug_halt_ack, mpc_debug_run_ack, debug_brkpt_status, exu_pmu_i0_br_misp, exu_pmu_i0_br_ataken, exu_pmu_i0_pc4, exu_pmu_i1_br_misp, exu_pmu_i1_br_ataken, exu_pmu_i1_pc4, lsu_nonblock_load_valid_dc1, lsu_nonblock_load_tag_dc1, lsu_nonblock_load_inv_dc2, lsu_nonblock_load_inv_tag_dc2, lsu_nonblock_load_inv_dc5, lsu_nonblock_load_inv_tag_dc5, lsu_nonblock_load_data_valid, lsu_nonblock_load_data_tid, lsu_nonblock_load_data_error, lsu_nonblock_load_data_tag, lsu_nonblock_load_data
, lsu_pmu_load_external_dc3, lsu_pmu_store_external_dc3, lsu_pmu_misaligned_dc3, lsu_pmu_bus_trxn, lsu_pmu_bus_busy, lsu_pmu_bus_misaligned, lsu_pmu_bus_error, dma_pmu_dccm_read, dma_pmu_dccm_write, dma_pmu_any_read, dma_pmu_any_write, ifu_pmu_instr_aligned, ifu_pmu_align_stall, ifu_pmu_fetch_stall, ifu_pmu_ic_miss, ifu_pmu_ic_hit, ifu_pmu_bus_error, ifu_pmu_bus_busy, ifu_pmu_bus_trxn, lsu_trigger_match_dc4, dbg_cmd_valid
, dbg_cmd_tid, dbg_cmd_write, dbg_cmd_type, dbg_cmd_addr, dbg_cmd_wrdata, ifu_i0_icaf_type, ifu_i0_icaf, ifu_i0_icaf_second, ifu_i0_dbecc, lsu_idle_any, lsu_load_stall_any, lsu_store_stall_any, lsu_amo_stall_any, ifu_i0_bp_index, ifu_i0_bp_fghr, ifu_i0_bp_btag, ifu_i0_bp_toffset, ifu_i1_bp_index, ifu_i1_bp_fghr, ifu_i1_bp_btag, ifu_i1_bp_toffset
, ifu_i0_bp_fa_index, ifu_i1_bp_fa_index, lsu_single_ecc_error_incr, lsu_imprecise_error_store_any, lsu_imprecise_error_load_any, lsu_imprecise_error_addr_any, exu_flush_final, exu_i0_flush_final, exu_i1_flush_final, exu_i0_flush_lower_e4, exu_i1_flush_lower_e4, exu_i0_flush_path_e4, exu_i1_flush_path_e4, exu_div_wren, exu_div_result, exu_mul_result_e3, exu_i0_csr_rs1_e1, lsu_result_dc3, lsu_result_corr_dc4, lsu_sc_success_dc5, dma_dccm_stall_any
, dma_iccm_stall_any, lsu_fir_addr, lsu_fir_error, iccm_dma_sb_error, exu_npc_e4, exu_i0_result_e1, exu_i1_result_e1, exu_i0_result_e4, exu_i1_result_e4, ifu_i0_valid, ifu_i1_valid, ifu_i0_instr, ifu_i1_instr, ifu_i0_pc, ifu_i1_pc, ifu_i0_pc4, ifu_i1_pc4, exu_i0_pc_e1, exu_i1_pc_e1, timer_int, soft_int
, mexintpend, pic_claimid, pic_pl, mhwakeup, dec_tlu_meicurpl, dec_tlu_meipt, dec_tlu_meihap, ifu_ic_debug_rd_data, ifu_ic_debug_rd_data_valid, dbg_halt_req, dbg_resume_req, ifu_miss_state_idle, ifu_ic_error_start, ifu_iccm_rd_ecc_single_err, dec_tlu_dbg_halted, dec_tlu_debug_mode, dec_tlu_resume_ack, dec_tlu_mpc_halted_only, dec_debug_wdata_rs1_d, dec_dbg_rddata, dec_dbg_cmd_done
, dec_dbg_cmd_fail, dec_dbg_cmd_tid, exu_i0_br_index_e4, exu_i0_br_hist_e4, exu_i0_br_bank_e4, exu_i0_br_error_e4, exu_i0_br_start_error_e4, exu_i0_br_valid_e4, exu_i0_br_mp_e4, exu_i0_br_middle_e4, exu_i0_br_fghr_e4, exu_i1_br_index_e4, exu_i1_br_hist_e4, exu_i1_br_bank_e4, exu_i1_br_error_e4, exu_i1_br_start_error_e4, exu_i1_br_valid_e4, exu_i1_br_mp_e4, exu_i1_br_middle_e4, exu_i1_br_fghr_e4, exu_i1_br_way_e4
, exu_i0_br_way_e4, gpr_i0_rs1_d, gpr_i0_rs2_d, gpr_i1_rs1_d, gpr_i1_rs2_d, dec_i0_immed_d, dec_i1_immed_d, dec_i0_br_immed_d, dec_i1_br_immed_d, dec_i0_alu_decode_d, dec_i1_alu_decode_d, dec_i0_select_pc_d, dec_i1_select_pc_d, dec_i0_pc_d, dec_i1_pc_d, dec_i0_rs1_bypass_en_d, dec_i0_rs2_bypass_en_d, dec_i1_rs1_bypass_en_d, dec_i1_rs2_bypass_en_d, i0_rs1_bypass_data_d, i0_rs2_bypass_data_d
, i1_rs1_bypass_data_d, i1_rs2_bypass_data_d, dec_ib3_valid_d, dec_ib2_valid_d, dec_lsu_offset_d, dec_i0_lsu_d, dec_i1_lsu_d, flush_final_e3, i0_flush_final_e3, dec_i0_csr_ren_d, dec_tlu_i0_kill_writeb_wb, dec_tlu_i1_kill_writeb_wb, dec_i0_mul_d, dec_i1_mul_d, dec_i0_div_d, dec_i1_valid_e1, pred_correct_npc_e2, dec_i0_rs1_bypass_en_e3, dec_i0_rs2_bypass_en_e3, dec_i1_rs1_bypass_en_e3, dec_i1_rs2_bypass_en_e3
, i0_rs1_bypass_data_e3, i0_rs2_bypass_data_e3, i1_rs1_bypass_data_e3, i1_rs2_bypass_data_e3, dec_i0_sec_decode_e3, dec_i1_sec_decode_e3, dec_i0_pc_e3, dec_i1_pc_e3, dec_i0_rs1_bypass_en_e2, dec_i0_rs2_bypass_en_e2, dec_i1_rs1_bypass_en_e2, dec_i1_rs2_bypass_en_e2, i0_rs1_bypass_data_e2, i0_rs2_bypass_data_e2, i1_rs1_bypass_data_e2, i1_rs2_bypass_data_e2, dec_tlu_br0_fghr_wb, dec_tlu_br0_index_wb, dec_tlu_br1_fghr_wb, dec_tlu_br1_index_wb, dec_fa_error_index
, dec_tlu_perfcnt0, dec_tlu_perfcnt1, dec_tlu_perfcnt2, dec_tlu_perfcnt3, i0_predict_fghr_d, i0_predict_index_d, i0_predict_btag_d, i0_predict_toffset_d, i1_predict_fghr_d, i1_predict_index_d, i1_predict_btag_d, i1_predict_toffset_d, i0_result_e4_eff, i1_result_e4_eff, dec_tlu_i0_valid_e4, dec_tlu_i1_valid_e4, i0_result_e2, dec_tlu_mrac_ff, dec_i0_data_en, dec_i0_ctl_en, dec_i1_data_en
, dec_i1_ctl_en, dec_tlu_lr_reset_wb, ifu_i0_cinst, ifu_i1_cinst, dec_tlu_external_ldfwd_disable, dec_tlu_sideeffect_posted_disable, dec_tlu_core_ecc_disable, dec_tlu_bpred_disable, dec_tlu_wb_coalescing_disable, dec_tlu_dma_qos_prty, dec_tlu_i0_commit_cmt, dec_tlu_misc_clk_override, dec_tlu_exu_clk_override, dec_tlu_ifu_clk_override, dec_tlu_lsu_clk_override, dec_tlu_bus_clk_override, dec_tlu_pic_clk_override, dec_tlu_picio_clk_override, dec_tlu_dccm_clk_override, dec_tlu_icm_clk_override, dec_i0_tid_e4
, dec_i1_tid_e4, dec_tlu_flush_path_wb, dec_tlu_flush_lower_wb, dec_tlu_flush_mp_wb, dec_tlu_flush_lower_wb1, dec_tlu_flush_noredir_wb, dec_tlu_flush_leak_one_wb, dec_tlu_flush_err_wb, dec_tlu_fence_i_wb, dec_tlu_btb_write_kill, scan_mode, i0_brp, i1_brp, lsu_error_pkt_dc3, ifu_i0_predecode, ifu_i1_predecode, dec_tlu_ic_diag_pkt, trigger_pkt_any, i0_ap, i1_ap, lsu_p
, mul_p, div_p, dec_tlu_br0_wb_pkt, dec_tlu_br1_wb_pkt, i0_predict_p_d, i1_predict_p_d, trace_rv_trace_pkt, \$auto$clkbufmap.cc:294:execute$1158016 , \$auto$clkbufmap.cc:294:execute$1158019 , \$auto$clkbufmap.cc:294:execute$1158022 , \$auto$clkbufmap.cc:294:execute$1158025 , \$iopadmap$trigger_pkt_any , \$iopadmap$trace_rv_trace_pkt , \$iopadmap$timer_int , \$iopadmap$soft_int , \$iopadmap$scan_mode , \$iopadmap$rst_vec , \$iopadmap$rst_l , \$iopadmap$pred_correct_npc_e2 , \$iopadmap$pic_pl , \$iopadmap$pic_claimid 
, \$iopadmap$o_cpu_run_ack , \$iopadmap$o_cpu_halt_status , \$iopadmap$o_cpu_halt_ack , \$iopadmap$nmi_vec , \$iopadmap$nmi_int , \$iopadmap$mul_p , \$iopadmap$mpc_reset_run_req , \$iopadmap$mpc_debug_run_req , \$iopadmap$mpc_debug_run_ack , \$iopadmap$mpc_debug_halt_req , \$iopadmap$mpc_debug_halt_ack , \$iopadmap$mhwakeup , \$iopadmap$mexintpend , \$iopadmap$lsu_trigger_match_dc4 , \$iopadmap$lsu_store_stall_any , \$iopadmap$lsu_single_ecc_error_incr , \$iopadmap$lsu_sc_success_dc5 , \$iopadmap$lsu_rs1_dc1 , \$iopadmap$lsu_result_dc3 , \$iopadmap$lsu_result_corr_dc4 , \$iopadmap$lsu_pmu_store_external_dc3 
, \$iopadmap$lsu_pmu_misaligned_dc3 , \$iopadmap$lsu_pmu_load_external_dc3 , \$iopadmap$lsu_pmu_bus_trxn , \$iopadmap$lsu_pmu_bus_misaligned , \$iopadmap$lsu_pmu_bus_error , \$iopadmap$lsu_pmu_bus_busy , \$iopadmap$lsu_p , \$iopadmap$lsu_nonblock_load_valid_dc1 , \$iopadmap$lsu_nonblock_load_tag_dc1 , \$iopadmap$lsu_nonblock_load_inv_tag_dc5 , \$iopadmap$lsu_nonblock_load_inv_tag_dc2 , \$iopadmap$lsu_nonblock_load_inv_dc5 , \$iopadmap$lsu_nonblock_load_inv_dc2 , \$iopadmap$lsu_nonblock_load_data_valid , \$iopadmap$lsu_nonblock_load_data_tid , \$iopadmap$lsu_nonblock_load_data_tag , \$iopadmap$lsu_nonblock_load_data_error , \$iopadmap$lsu_nonblock_load_data , \$iopadmap$lsu_load_stall_any , \$iopadmap$lsu_imprecise_error_store_any , \$iopadmap$lsu_imprecise_error_load_any 
, \$iopadmap$lsu_imprecise_error_addr_any , \$iopadmap$lsu_idle_any , \$iopadmap$lsu_fir_error , \$iopadmap$lsu_fir_addr , \$iopadmap$lsu_fastint_stall_any , \$iopadmap$lsu_error_pkt_dc3 , \$iopadmap$lsu_amo_stall_any , \$iopadmap$ifu_pmu_instr_aligned , \$iopadmap$ifu_pmu_ic_miss , \$iopadmap$ifu_pmu_ic_hit , \$iopadmap$ifu_pmu_fetch_stall , \$iopadmap$ifu_pmu_bus_trxn , \$iopadmap$ifu_pmu_bus_error , \$iopadmap$ifu_pmu_bus_busy , \$iopadmap$ifu_pmu_align_stall , \$iopadmap$ifu_miss_state_idle , \$iopadmap$ifu_iccm_rd_ecc_single_err , \$iopadmap$ifu_ic_error_start , \$iopadmap$ifu_ic_debug_rd_data_valid , \$iopadmap$ifu_ic_debug_rd_data , \$iopadmap$ifu_i1_valid 
, \$iopadmap$ifu_i1_predecode , \$iopadmap$ifu_i1_pc4 , \$iopadmap$ifu_i1_pc , \$iopadmap$ifu_i1_instr , \$iopadmap$ifu_i1_cinst , \$iopadmap$ifu_i1_bp_toffset , \$iopadmap$ifu_i1_bp_index , \$iopadmap$ifu_i1_bp_fghr , \$iopadmap$ifu_i1_bp_fa_index , \$iopadmap$ifu_i1_bp_btag , \$iopadmap$ifu_i0_valid , \$iopadmap$ifu_i0_predecode , \$iopadmap$ifu_i0_pc4 , \$iopadmap$ifu_i0_pc , \$iopadmap$ifu_i0_instr , \$iopadmap$ifu_i0_icaf_type , \$iopadmap$ifu_i0_icaf_second , \$iopadmap$ifu_i0_icaf , \$iopadmap$ifu_i0_dbecc , \$iopadmap$ifu_i0_cinst , \$iopadmap$ifu_i0_bp_toffset 
, \$iopadmap$ifu_i0_bp_index , \$iopadmap$ifu_i0_bp_fghr , \$iopadmap$ifu_i0_bp_fa_index , \$iopadmap$ifu_i0_bp_btag , \$iopadmap$iccm_dma_sb_error , \$iopadmap$i_cpu_run_req , \$iopadmap$i_cpu_halt_req , \$iopadmap$i1_rs2_bypass_data_e3 , \$iopadmap$i1_rs2_bypass_data_e2 , \$iopadmap$i1_rs2_bypass_data_d , \$iopadmap$i1_rs1_bypass_data_e3 , \$iopadmap$i1_rs1_bypass_data_e2 , \$iopadmap$i1_rs1_bypass_data_d , \$iopadmap$i1_result_e4_eff , \$iopadmap$i1_predict_toffset_d , \$iopadmap$i1_predict_p_d , \$iopadmap$i1_predict_index_d , \$iopadmap$i1_predict_fghr_d , \$iopadmap$i1_predict_btag_d , \$iopadmap$i1_brp , \$iopadmap$i1_ap 
, \$iopadmap$i0_rs2_bypass_data_e3 , \$iopadmap$i0_rs2_bypass_data_e2 , \$iopadmap$i0_rs2_bypass_data_d , \$iopadmap$i0_rs1_bypass_data_e3 , \$iopadmap$i0_rs1_bypass_data_e2 , \$iopadmap$i0_rs1_bypass_data_d , \$iopadmap$i0_result_e4_eff , \$iopadmap$i0_result_e2 , \$iopadmap$i0_predict_toffset_d , \$iopadmap$i0_predict_p_d , \$iopadmap$i0_predict_index_d , \$iopadmap$i0_predict_fghr_d , \$iopadmap$i0_predict_btag_d , \$iopadmap$i0_flush_final_e3 , \$iopadmap$i0_brp , \$iopadmap$i0_ap , \$iopadmap$gpr_i1_rs2_d , \$iopadmap$gpr_i1_rs1_d , \$iopadmap$gpr_i0_rs2_d , \$iopadmap$gpr_i0_rs1_d , \$iopadmap$flush_final_e3 
, \$iopadmap$exu_pmu_i1_pc4 , \$iopadmap$exu_pmu_i1_br_misp , \$iopadmap$exu_pmu_i1_br_ataken , \$iopadmap$exu_pmu_i0_pc4 , \$iopadmap$exu_pmu_i0_br_misp , \$iopadmap$exu_pmu_i0_br_ataken , \$iopadmap$exu_npc_e4 , \$iopadmap$exu_mul_result_e3 , \$iopadmap$exu_i1_result_e4 , \$iopadmap$exu_i1_result_e1 , \$iopadmap$exu_i1_pc_e1 , \$iopadmap$exu_i1_flush_path_e4 , \$iopadmap$exu_i1_flush_lower_e4 , \$iopadmap$exu_i1_flush_final , \$iopadmap$exu_i1_br_way_e4 , \$iopadmap$exu_i1_br_valid_e4 , \$iopadmap$exu_i1_br_start_error_e4 , \$iopadmap$exu_i1_br_mp_e4 , \$iopadmap$exu_i1_br_middle_e4 , \$iopadmap$exu_i1_br_index_e4 , \$iopadmap$exu_i1_br_hist_e4 
, \$iopadmap$exu_i1_br_fghr_e4 , \$iopadmap$exu_i1_br_error_e4 , \$iopadmap$exu_i1_br_bank_e4 , \$iopadmap$exu_i0_result_e4 , \$iopadmap$exu_i0_result_e1 , \$iopadmap$exu_i0_pc_e1 , \$iopadmap$exu_i0_flush_path_e4 , \$iopadmap$exu_i0_flush_lower_e4 , \$iopadmap$exu_i0_flush_final , \$iopadmap$exu_i0_csr_rs1_e1 , \$iopadmap$exu_i0_br_way_e4 , \$iopadmap$exu_i0_br_valid_e4 , \$iopadmap$exu_i0_br_start_error_e4 , \$iopadmap$exu_i0_br_mp_e4 , \$iopadmap$exu_i0_br_middle_e4 , \$iopadmap$exu_i0_br_index_e4 , \$iopadmap$exu_i0_br_hist_e4 , \$iopadmap$exu_i0_br_fghr_e4 , \$iopadmap$exu_i0_br_error_e4 , \$iopadmap$exu_i0_br_bank_e4 , \$iopadmap$exu_flush_final 
, \$iopadmap$exu_div_wren , \$iopadmap$exu_div_result , \$iopadmap$dma_pmu_dccm_write , \$iopadmap$dma_pmu_dccm_read , \$iopadmap$dma_pmu_any_write , \$iopadmap$dma_pmu_any_read , \$iopadmap$dma_iccm_stall_any , \$iopadmap$dma_dccm_stall_any , \$iopadmap$div_p , \$iopadmap$dec_tlu_wb_coalescing_disable , \$iopadmap$dec_tlu_sideeffect_posted_disable , \$iopadmap$dec_tlu_resume_ack , \$iopadmap$dec_tlu_picio_clk_override , \$iopadmap$dec_tlu_pic_clk_override , \$iopadmap$dec_tlu_perfcnt3 , \$iopadmap$dec_tlu_perfcnt2 , \$iopadmap$dec_tlu_perfcnt1 , \$iopadmap$dec_tlu_perfcnt0 , \$iopadmap$dec_tlu_mrac_ff , \$iopadmap$dec_tlu_mpc_halted_only , \$iopadmap$dec_tlu_misc_clk_override 
, \$iopadmap$dec_tlu_mhartstart , \$iopadmap$dec_tlu_meipt , \$iopadmap$dec_tlu_meihap , \$iopadmap$dec_tlu_meicurpl , \$iopadmap$dec_tlu_lsu_clk_override , \$iopadmap$dec_tlu_lr_reset_wb , \$iopadmap$dec_tlu_ifu_clk_override , \$iopadmap$dec_tlu_icm_clk_override , \$iopadmap$dec_tlu_ic_diag_pkt , \$iopadmap$dec_tlu_i1_valid_e4 , \$iopadmap$dec_tlu_i1_kill_writeb_wb , \$iopadmap$dec_tlu_i0_valid_e4 , \$iopadmap$dec_tlu_i0_kill_writeb_wb , \$iopadmap$dec_tlu_i0_commit_cmt , \$iopadmap$dec_tlu_force_halt , \$iopadmap$dec_tlu_flush_path_wb , \$iopadmap$dec_tlu_flush_noredir_wb , \$iopadmap$dec_tlu_flush_mp_wb , \$iopadmap$dec_tlu_flush_lower_wb1 , \$iopadmap$dec_tlu_flush_lower_wb , \$iopadmap$dec_tlu_flush_leak_one_wb 
, \$iopadmap$dec_tlu_flush_err_wb , \$iopadmap$dec_tlu_fence_i_wb , \$iopadmap$dec_tlu_exu_clk_override , \$iopadmap$dec_tlu_external_ldfwd_disable , \$iopadmap$dec_tlu_dma_qos_prty , \$iopadmap$dec_tlu_dccm_clk_override , \$iopadmap$dec_tlu_dbg_halted , \$iopadmap$dec_tlu_core_empty , \$iopadmap$dec_tlu_core_ecc_disable , \$iopadmap$dec_tlu_bus_clk_override , \$iopadmap$dec_tlu_btb_write_kill , \$iopadmap$dec_tlu_br1_wb_pkt , \$iopadmap$dec_tlu_br1_index_wb , \$iopadmap$dec_tlu_br1_fghr_wb , \$iopadmap$dec_tlu_br0_wb_pkt , \$iopadmap$dec_tlu_br0_index_wb , \$iopadmap$dec_tlu_br0_fghr_wb , \$iopadmap$dec_tlu_bpred_disable , \$iopadmap$dec_pause_state_cg , \$iopadmap$dec_lsu_offset_d , \$iopadmap$dec_ib3_valid_d 
, \$iopadmap$dec_ib2_valid_d , \$iopadmap$dec_i1_valid_e1 , \$iopadmap$dec_i1_tid_e4 , \$iopadmap$dec_i1_select_pc_d , \$iopadmap$dec_i1_secondary_e2 , \$iopadmap$dec_i1_secondary_e1 , \$iopadmap$dec_i1_secondary_d , \$iopadmap$dec_i1_sec_decode_e3 , \$iopadmap$dec_i1_rs2_bypass_en_e3 , \$iopadmap$dec_i1_rs2_bypass_en_e2 , \$iopadmap$dec_i1_rs2_bypass_en_d , \$iopadmap$dec_i1_rs1_bypass_en_e3 , \$iopadmap$dec_i1_rs1_bypass_en_e2 , \$iopadmap$dec_i1_rs1_bypass_en_d , \$iopadmap$dec_i1_pc_e3 , \$iopadmap$dec_i1_pc_d , \$iopadmap$dec_i1_pc4_e4 , \$iopadmap$dec_i1_mul_d , \$iopadmap$dec_i1_lsu_d , \$iopadmap$dec_i1_immed_d , \$iopadmap$dec_i1_data_en 
, \$iopadmap$dec_i1_ctl_en , \$iopadmap$dec_i1_cancel_e1 , \$iopadmap$dec_i1_branch_e3 , \$iopadmap$dec_i1_branch_e2 , \$iopadmap$dec_i1_branch_e1 , \$iopadmap$dec_i1_branch_d , \$iopadmap$dec_i1_br_immed_d , \$iopadmap$dec_i1_alu_decode_d , \$iopadmap$dec_i0_tid_e4 , \$iopadmap$dec_i0_select_pc_d , \$iopadmap$dec_i0_secondary_e2 , \$iopadmap$dec_i0_secondary_e1 , \$iopadmap$dec_i0_secondary_d , \$iopadmap$dec_i0_sec_decode_e3 , \$iopadmap$dec_i0_rs2_bypass_en_e3 , \$iopadmap$dec_i0_rs2_bypass_en_e2 , \$iopadmap$dec_i0_rs2_bypass_en_d , \$iopadmap$dec_i0_rs1_bypass_en_e3 , \$iopadmap$dec_i0_rs1_bypass_en_e2 , \$iopadmap$dec_i0_rs1_bypass_en_d , \$iopadmap$dec_i0_pc_e3 
, \$iopadmap$dec_i0_pc_d , \$iopadmap$dec_i0_pc4_e4 , \$iopadmap$dec_i0_mul_d , \$iopadmap$dec_i0_lsu_d , \$iopadmap$dec_i0_immed_d , \$iopadmap$dec_i0_div_d , \$iopadmap$dec_i0_data_en , \$iopadmap$dec_i0_ctl_en , \$iopadmap$dec_i0_csr_ren_d , \$iopadmap$dec_i0_branch_e3 , \$iopadmap$dec_i0_branch_e2 , \$iopadmap$dec_i0_branch_e1 , \$iopadmap$dec_i0_branch_d , \$iopadmap$dec_i0_br_immed_d , \$iopadmap$dec_i0_alu_decode_d , \$iopadmap$dec_fa_error_index , \$iopadmap$dec_extint_stall , \$iopadmap$dec_div_cancel , \$iopadmap$dec_debug_wdata_rs1_d , \$iopadmap$dec_dbg_rddata , \$iopadmap$dec_dbg_cmd_tid 
, \$iopadmap$dec_dbg_cmd_fail , \$iopadmap$dec_dbg_cmd_done , \$iopadmap$debug_brkpt_status , \$iopadmap$dbg_resume_req , \$iopadmap$dbg_halt_req , \$iopadmap$dbg_cmd_write , \$iopadmap$dbg_cmd_wrdata , \$iopadmap$dbg_cmd_valid , \$iopadmap$dbg_cmd_type , \$iopadmap$dbg_cmd_tid , \$iopadmap$dbg_cmd_addr , \$iopadmap$core_id );
  output [151:0] trigger_pkt_any;
  output [4:0] dec_tlu_br1_fghr_wb;
  input \$iopadmap$dec_i1_branch_e2 ;
  input dma_pmu_dccm_read;
  output [38:0] \$iopadmap$i0_brp ;
  input [30:0] \$iopadmap$pred_correct_npc_e2 ;
  output [170:0] trace_rv_trace_pkt;
  output [2:0] \$iopadmap$lsu_nonblock_load_inv_tag_dc2 ;
  input [4:0] ifu_i0_bp_fa_index;
  output \$iopadmap$lsu_load_stall_any ;
  output \$iopadmap$exu_i0_br_start_error_e4 ;
  input \$iopadmap$dec_tlu_picio_clk_override ;
  output [31:1] dec_i0_pc_d;
  input [89:0] \$iopadmap$dec_tlu_ic_diag_pkt ;
  input [31:0] \$iopadmap$gpr_i1_rs2_d ;
  output dec_tlu_external_ldfwd_disable;
  output [31:0] \$iopadmap$lsu_rs1_dc1 ;
  input exu_pmu_i1_br_ataken;
  input \$iopadmap$dec_i1_rs1_bypass_en_e3 ;
  input [31:0] exu_i0_result_e1;
  input lsu_nonblock_load_inv_dc2;
  output \$iopadmap$lsu_pmu_bus_busy ;
  output dec_tlu_i0_commit_cmt;
  input exu_i0_br_way_e4;
  output [5:4] dec_tlu_br1_index_wb;
  output [7:0] \$iopadmap$pic_claimid ;
  output \$iopadmap$exu_i0_br_way_e4 ;
  output \$iopadmap$dma_pmu_any_read ;
  output [4:1] dec_i1_data_en;
  output dec_i1_mul_d;
  output \$iopadmap$exu_pmu_i0_br_misp ;
  output \$iopadmap$exu_i1_br_valid_e4 ;
  output [31:0] i0_result_e4_eff;
  input \$iopadmap$dec_dbg_cmd_done ;
  input [31:0] \$iopadmap$i1_rs2_bypass_data_e2 ;
  input lsu_load_stall_any;
  output [42:0] i0_ap;
  input [8:0] ifu_i0_bp_btag;
  input \$iopadmap$i0_flush_final_e3 ;
  output [15:0] \$iopadmap$ifu_i0_cinst ;
  output \$iopadmap$ifu_pmu_fetch_stall ;
  input [1:0] \$iopadmap$dec_tlu_perfcnt0 ;
  output dec_i1_branch_e1;
  output [31:0] \$iopadmap$exu_i1_result_e4 ;
  output dec_dbg_cmd_fail;
  output [6:0] \$iopadmap$ifu_i1_predecode ;
  input lsu_idle_any;
  input \$iopadmap$dec_tlu_lr_reset_wb ;
  output \$iopadmap$ifu_pmu_bus_error ;
  output \$iopadmap$ifu_pmu_ic_miss ;
  output dec_tlu_dccm_clk_override;
  output [31:1] \$iopadmap$lsu_fir_addr ;
  output dec_tlu_pic_clk_override;
  input [31:0] \$iopadmap$i0_rs2_bypass_data_e3 ;
  input [31:0] \$iopadmap$i1_rs1_bypass_data_d ;
  output \$iopadmap$ifu_ic_debug_rd_data_valid ;
  output dec_tlu_lr_reset_wb;
  output [11:0] dec_lsu_offset_d;
  input [31:0] \$iopadmap$i1_rs2_bypass_data_e3 ;
  input \$iopadmap$o_cpu_run_ack ;
  output dec_div_cancel;
  output dec_i1_branch_e2;
  input \$iopadmap$dec_i1_pc4_e4 ;
  input free_clk;
  input exu_i1_br_way_e4;
  input [1:0] exu_i1_br_hist_e4;
  input [32:0] \$iopadmap$lsu_p ;
  input [31:0] dbg_cmd_addr;
  output dec_i1_alu_decode_d;
  output [31:1] \$iopadmap$nmi_vec ;
  input [31:0] \$iopadmap$gpr_i0_rs2_d ;
  output \$iopadmap$ifu_i0_pc4 ;
  input [31:1] lsu_fir_addr;
  output [31:0] i1_rs1_bypass_data_d;
  output \$iopadmap$exu_pmu_i1_br_ataken ;
  input \$iopadmap$mpc_debug_run_ack ;
  output dec_i0_csr_ren_d;
  output \$iopadmap$mpc_debug_run_req ;
  output [1:0] \$iopadmap$ifu_pmu_instr_aligned ;
  output [31:0] dec_tlu_mrac_ff;
  input [42:0] \$iopadmap$i1_ap ;
  output \$iopadmap$exu_i1_br_way_e4 ;
  input [1:0] \$iopadmap$dec_tlu_perfcnt2 ;
  output \$iopadmap$exu_pmu_i1_pc4 ;
  input [4:0] \$iopadmap$dec_fa_error_index ;
  input dma_iccm_stall_any;
  input \$iopadmap$dec_tlu_i0_valid_e4 ;
  output [2:0] \$iopadmap$lsu_nonblock_load_inv_tag_dc5 ;
  input \$iopadmap$dec_i0_alu_decode_d ;
  input [6:0] ifu_i1_predecode;
  output [4:1] dec_i1_ctl_en;
  input exu_i1_br_valid_e4;
  input [31:0] \$iopadmap$dec_i1_immed_d ;
  output [4:0] \$iopadmap$exu_i0_br_fghr_e4 ;
  input lsu_nonblock_load_data_error;
  input \$iopadmap$dec_i1_sec_decode_e3 ;
  input [3:0] \$iopadmap$div_p ;
  input [1:0] ifu_i0_bp_index;
  input exu_i0_br_mp_e4;
  input [4:0] \$iopadmap$dec_tlu_br1_fghr_wb ;
  input \$iopadmap$dec_tlu_exu_clk_override ;
  output \$iopadmap$lsu_pmu_load_external_dc3 ;
  output [6:0] \$iopadmap$ifu_i0_predecode ;
  output dec_i1_rs1_bypass_en_e3;
  output \$iopadmap$dbg_cmd_tid ;
  input \$iopadmap$dec_tlu_i0_commit_cmt ;
  input [19:0] \$iopadmap$i1_predict_toffset_d ;
  output \$iopadmap$lsu_pmu_misaligned_dc3 ;
  output dec_tlu_ifu_clk_override;
  input ifu_i1_valid;
  output dec_i1_cancel_e1;
  input \$iopadmap$dec_i0_secondary_e2 ;
  input [70:0] ifu_ic_debug_rd_data;
  output [30:0] dec_tlu_flush_path_wb;
  input [2:0] lsu_nonblock_load_inv_tag_dc2;
  input [3:0] \$iopadmap$dec_tlu_meicurpl ;
  input active_thread_l2clk;
  input \$iopadmap$dec_i1_rs2_bypass_en_e3 ;
  output dec_tlu_bus_clk_override;
  input ifu_miss_state_idle;
  input \$iopadmap$dec_i0_branch_e1 ;
  output dec_i1_rs2_bypass_en_e2;
  output \$iopadmap$exu_i0_br_bank_e4 ;
  output \$iopadmap$ifu_i0_icaf ;
  output dec_i0_lsu_d;
  output \$iopadmap$rst_l ;
  output dec_tlu_i1_valid_e4;
  input [44:0] \$iopadmap$i0_predict_p_d ;
  input [31:0] \$iopadmap$dec_i0_immed_d ;
  output dec_dbg_cmd_done;
  input ifu_i0_icaf;
  input iccm_dma_sb_error;
  input [42:0] \$iopadmap$i0_ap ;
  input dma_pmu_dccm_write;
  output \$iopadmap$lsu_nonblock_load_data_valid ;
  input \$iopadmap$dec_i1_branch_e1 ;
  input [20:1] \$iopadmap$dec_i1_br_immed_d ;
  output \$iopadmap$exu_div_wren ;
  output [31:1] dec_i1_pc_e3;
  output \$iopadmap$ifu_pmu_ic_hit ;
  input [5:4] \$iopadmap$i1_predict_index_d ;
  output dec_tlu_sideeffect_posted_disable;
  output [31:0] dec_dbg_rddata;
  input \$iopadmap$dec_pause_state_cg ;
  output [31:0] i1_rs2_bypass_data_d;
  output [31:0] \$iopadmap$lsu_nonblock_load_data ;
  input [8:0] \$iopadmap$i0_predict_btag_d ;
  input [31:0] exu_mul_result_e3;
  input [31:0] lsu_nonblock_load_data;
  output dec_tlu_bpred_disable;
  output [40:0] \$iopadmap$lsu_error_pkt_dc3 ;
  output [1:0] \$iopadmap$exu_i0_br_hist_e4 ;
  input [31:0] exu_i0_csr_rs1_e1;
  output dec_debug_wdata_rs1_d;
  input [8:0] \$iopadmap$dec_tlu_br1_wb_pkt ;
  output [4:0] i0_predict_fghr_d;
  input \$iopadmap$dec_i0_csr_ren_d ;
  input \$iopadmap$dec_i0_lsu_d ;
  output \$iopadmap$mhwakeup ;
  output dec_tlu_flush_err_wb;
  input \$iopadmap$dec_i1_select_pc_d ;
  output \$iopadmap$exu_pmu_i1_br_misp ;
  output \$iopadmap$lsu_imprecise_error_store_any ;
  input [31:4] core_id;
  output \$iopadmap$exu_i0_br_error_e4 ;
  input [31:2] \$iopadmap$dec_tlu_meihap ;
  output [31:0] \$iopadmap$exu_i0_csr_rs1_e1 ;
  input lsu_imprecise_error_load_any;
  input [8:0] \$iopadmap$i1_predict_btag_d ;
  input [30:0] ifu_i0_pc;
  output [31:0] dec_i0_immed_d;
  output [31:0] \$iopadmap$exu_i1_result_e1 ;
  input [5:4] \$iopadmap$i0_predict_index_d ;
  input \$iopadmap$dec_tlu_sideeffect_posted_disable ;
  output dec_tlu_exu_clk_override;
  input \$iopadmap$dec_i0_sec_decode_e3 ;
  output dec_tlu_flush_lower_wb;
  output dec_i0_div_d;
  input [6:0] ifu_i0_predecode;
  input [38:0] i0_brp;
  output \$iopadmap$exu_i0_br_valid_e4 ;
  input ifu_pmu_bus_error;
  input \$iopadmap$dec_i0_div_d ;
  output \$iopadmap$exu_pmu_i0_pc4 ;
  input [31:0] ifu_i0_instr;
  input \$iopadmap$dec_i1_rs1_bypass_en_d ;
  input \$iopadmap$dec_tlu_flush_lower_wb ;
  input [1:0] lsu_fir_error;
  output dec_i0_pc4_e4;
  output [30:0] \$iopadmap$ifu_i0_pc ;
  input [5:4] exu_i1_br_index_e4;
  input [19:0] ifu_i0_bp_toffset;
  input \$iopadmap$dec_i0_secondary_d ;
  output [4:0] i1_predict_fghr_d;
  input \$iopadmap$dec_i0_rs1_bypass_en_e2 ;
  output dec_i0_rs2_bypass_en_d;
  output [31:1] \$iopadmap$exu_i0_pc_e1 ;
  input \$iopadmap$dec_i0_rs1_bypass_en_d ;
  output [31:0] i0_result_e2;
  output \$iopadmap$scan_mode ;
  output \$iopadmap$mpc_debug_halt_req ;
  output [19:0] i1_predict_toffset_d;
  output \$iopadmap$dma_dccm_stall_any ;
  input [31:1] exu_i0_flush_path_e4;
  output [2:0] \$iopadmap$lsu_nonblock_load_data_tag ;
  output dec_i0_rs1_bypass_en_d;
  input [4:1] \$iopadmap$dec_i1_ctl_en ;
  output \$iopadmap$ifu_iccm_rd_ecc_single_err ;
  input \$iopadmap$dec_dbg_cmd_fail ;
  input [2:0] lsu_nonblock_load_inv_tag_dc5;
  input \$iopadmap$dec_i0_rs2_bypass_en_d ;
  output \$iopadmap$exu_i0_br_middle_e4 ;
  input [4:0] exu_i1_br_fghr_e4;
  output [5:4] dec_tlu_br0_index_wb;
  input \$iopadmap$dec_i0_tid_e4 ;
  output [20:1] dec_i1_br_immed_d;
  input \$iopadmap$dec_tlu_misc_clk_override ;
  output dec_pause_state_cg;
  input [31:0] \$iopadmap$dec_dbg_rddata ;
  input \$iopadmap$dec_tlu_flush_mp_wb ;
  input [30:0] exu_npc_e4;
  output dec_tlu_mhartstart;
  input \$iopadmap$dec_tlu_core_empty ;
  output \$iopadmap$dbg_cmd_write ;
  input dbg_cmd_write;
  input lsu_nonblock_load_data_tid;
  input [31:0] \$iopadmap$i1_result_e4_eff ;
  output \$iopadmap$lsu_nonblock_load_data_error ;
  output [1:0] \$iopadmap$ifu_i0_icaf_type ;
  output [8:0] \$iopadmap$ifu_i1_bp_btag ;
  input [1:0] dbg_cmd_wrdata;
  input \$iopadmap$dec_tlu_flush_leak_one_wb ;
  input exu_div_wren;
  input \$iopadmap$dec_div_cancel ;
  input ifu_i0_valid;
  output \$auto$clkbufmap.cc:294:execute$1158019 ;
  input lsu_amo_stall_any;
  output dec_i1_secondary_e1;
  input dma_pmu_any_read;
  output \$iopadmap$lsu_fastint_stall_any ;
  input exu_i0_br_bank_e4;
  output \$iopadmap$i_cpu_halt_req ;
  output \$iopadmap$lsu_idle_any ;
  input \$iopadmap$dec_tlu_pic_clk_override ;
  input \$iopadmap$dec_tlu_i1_valid_e4 ;
  output [31:0] gpr_i0_rs2_d;
  input \$iopadmap$dec_i0_branch_e3 ;
  input exu_pmu_i1_br_misp;
  input \$iopadmap$dec_tlu_wb_coalescing_disable ;
  output [4:0] \$iopadmap$ifu_i0_bp_fghr ;
  input [8:0] \$iopadmap$dec_tlu_br0_wb_pkt ;
  input \$iopadmap$dec_ib2_valid_d ;
  input lsu_nonblock_load_data_valid;
  input [31:0] \$iopadmap$i1_rs1_bypass_data_e2 ;
  input \$iopadmap$dec_i0_select_pc_d ;
  input [31:0] \$iopadmap$i1_rs2_bypass_data_d ;
  input exu_i1_br_start_error_e4;
  input \$iopadmap$dec_tlu_i1_kill_writeb_wb ;
  output dec_tlu_fence_i_wb;
  output \$iopadmap$exu_i1_br_start_error_e4 ;
  input [4:0] exu_i0_br_fghr_e4;
  output dec_i0_rs1_bypass_en_e2;
  input [170:0] \$iopadmap$trace_rv_trace_pkt ;
  output dec_i0_secondary_d;
  output \$iopadmap$timer_int ;
  output \$iopadmap$exu_i0_flush_final ;
  output dec_i1_rs2_bypass_en_e3;
  input ifu_iccm_rd_ecc_single_err;
  output [31:0] \$iopadmap$lsu_result_dc3 ;
  input [20:1] \$iopadmap$dec_i0_br_immed_d ;
  input \$iopadmap$dec_i1_mul_d ;
  output dec_i0_sec_decode_e3;
  output [3:0] div_p;
  input [31:0] \$iopadmap$i1_rs1_bypass_data_e3 ;
  output [31:0] i1_rs1_bypass_data_e3;
  output \$iopadmap$lsu_nonblock_load_data_tid ;
  input [11:0] \$iopadmap$dec_lsu_offset_d ;
  output \$iopadmap$lsu_nonblock_load_valid_dc1 ;
  input \$iopadmap$dec_i0_rs1_bypass_en_e3 ;
  input \$iopadmap$o_cpu_halt_status ;
  input exu_i1_br_mp_e4;
  output \$iopadmap$lsu_nonblock_load_inv_dc5 ;
  output \$iopadmap$dma_pmu_any_write ;
  output [31:0] \$iopadmap$exu_i0_result_e4 ;
  input exu_i0_br_middle_e4;
  output [31:0] \$iopadmap$lsu_imprecise_error_addr_any ;
  input clk;
  output [4:0] \$iopadmap$ifu_i1_bp_fa_index ;
  input exu_i0_flush_lower_e4;
  input \$iopadmap$dec_i1_valid_e1 ;
  output dec_i1_branch_d;
  output \$iopadmap$ifu_pmu_bus_busy ;
  input exu_pmu_i0_br_ataken;
  output dec_i1_pc4_e4;
  input dbg_resume_req;
  input [31:0] exu_i0_result_e4;
  output [31:0] \$iopadmap$dbg_cmd_addr ;
  output [31:2] dec_tlu_meihap;
  input [40:0] lsu_error_pkt_dc3;
  input \$iopadmap$dec_tlu_flush_lower_wb1 ;
  output \$iopadmap$lsu_sc_success_dc5 ;
  output dec_tlu_flush_mp_wb;
  output dec_extint_stall;
  input \$iopadmap$dec_i0_pc4_e4 ;
  output \$iopadmap$ifu_pmu_align_stall ;
  output \$iopadmap$dma_pmu_dccm_write ;
  output [4:0] \$iopadmap$exu_i1_br_fghr_e4 ;
  input \$iopadmap$dec_tlu_btb_write_kill ;
  output dec_i0_branch_e1;
  output dec_ib3_valid_d;
  output dec_i1_secondary_e2;
  input [5:4] \$iopadmap$dec_tlu_br1_index_wb ;
  input [31:1] \$iopadmap$dec_i0_pc_d ;
  output [1:0] \$iopadmap$dbg_cmd_type ;
  output [2:0] dec_tlu_dma_qos_prty;
  input \$iopadmap$dec_tlu_i0_kill_writeb_wb ;
  output \$iopadmap$lsu_pmu_bus_trxn ;
  output dec_i0_rs2_bypass_en_e3;
  input \$iopadmap$dec_i1_branch_e3 ;
  input [31:0] \$iopadmap$i0_rs2_bypass_data_d ;
  output \$iopadmap$lsu_nonblock_load_inv_dc2 ;
  input [31:0] ifu_i1_instr;
  output [3:0] dec_tlu_meicurpl;
  input dbg_cmd_tid;
  input free_l2clk;
  output \$iopadmap$ifu_i0_dbecc ;
  output [8:0] i1_predict_btag_d;
  output dec_tlu_icm_clk_override;
  input exu_pmu_i0_pc4;
  output [38:0] \$iopadmap$i1_brp ;
  output [1:0] dec_tlu_perfcnt3;
  input [2:0] lsu_nonblock_load_tag_dc1;
  input [31:0] \$iopadmap$i0_rs1_bypass_data_e3 ;
  input [31:0] \$iopadmap$i0_rs1_bypass_data_d ;
  output [31:0] \$iopadmap$exu_div_result ;
  output [31:0] i1_rs1_bypass_data_e2;
  input [4:0] ifu_i1_bp_fghr;
  output [31:1] dec_i1_pc_d;
  input [4:1] \$iopadmap$dec_i0_ctl_en ;
  output [20:1] dec_i0_br_immed_d;
  output flush_final_e3;
  output [15:0] \$iopadmap$ifu_i1_cinst ;
  input [31:0] \$iopadmap$i0_result_e4_eff ;
  input exu_i1_flush_lower_e4;
  input dma_pmu_any_write;
  output [30:0] \$iopadmap$exu_npc_e4 ;
  output [3:0] \$iopadmap$pic_pl ;
  output [31:0] \$iopadmap$lsu_result_corr_dc4 ;
  input [19:0] \$iopadmap$i0_predict_toffset_d ;
  input [8:0] ifu_i1_bp_btag;
  input [1:0] ifu_i0_icaf_type;
  input \$iopadmap$dec_tlu_mpc_halted_only ;
  input \$iopadmap$flush_final_e3 ;
  input \$iopadmap$dec_tlu_flush_noredir_wb ;
  output [4:0] \$iopadmap$ifu_i0_bp_fa_index ;
  input \$iopadmap$dec_i1_secondary_e1 ;
  output [4:0] dec_tlu_br0_fghr_wb;
  input [2:0] \$iopadmap$dec_tlu_dma_qos_prty ;
  output [4:1] dec_i0_data_en;
  input ifu_pmu_ic_miss;
  output [70:0] \$iopadmap$ifu_ic_debug_rd_data ;
  output [1:0] \$iopadmap$ifu_i1_bp_index ;
  output \$iopadmap$lsu_pmu_store_external_dc3 ;
  output dec_dbg_cmd_tid;
  input exu_i0_flush_final;
  output dec_i0_select_pc_d;
  output \$iopadmap$exu_i1_br_error_e4 ;
  output [31:0] dec_i1_immed_d;
  output [5:4] i1_predict_index_d;
  output \$iopadmap$ifu_ic_error_start ;
  output [32:0] lsu_p;
  input \$iopadmap$dec_i0_secondary_e1 ;
  output [5:4] \$iopadmap$exu_i1_br_index_e4 ;
  output dec_tlu_flush_leak_one_wb;
  output \$iopadmap$dbg_cmd_valid ;
  output \$iopadmap$exu_i1_flush_final ;
  output \$iopadmap$i_cpu_run_req ;
  input [5:4] exu_i0_br_index_e4;
  output dec_i1_rs1_bypass_en_d;
  output [89:0] dec_tlu_ic_diag_pkt;
  output \$iopadmap$ifu_i0_valid ;
  output [31:1] \$iopadmap$rst_vec ;
  output [4:0] \$iopadmap$ifu_i1_bp_fghr ;
  output \$iopadmap$exu_i1_br_mp_e4 ;
  input [19:0] ifu_i1_bp_toffset;
  output dec_tlu_debug_mode;
  output \$iopadmap$ifu_i1_pc4 ;
  output \$iopadmap$exu_i0_flush_lower_e4 ;
  input \$iopadmap$dec_tlu_flush_err_wb ;
  input \$iopadmap$dec_i0_mul_d ;
  output i0_flush_final_e3;
  output \$iopadmap$dbg_halt_req ;
  output dec_tlu_core_empty;
  input [5:4] \$iopadmap$dec_tlu_br0_index_wb ;
  output dec_tlu_i0_valid_e4;
  input [31:0] \$iopadmap$i0_result_e2 ;
  output [31:0] i1_result_e4_eff;
  input \$iopadmap$dec_i1_branch_d ;
  output [31:1] \$iopadmap$exu_i1_flush_path_e4 ;
  output \$iopadmap$lsu_store_stall_any ;
  output dec_tlu_resume_ack;
  output dec_i1_branch_e3;
  input \$iopadmap$dec_tlu_dbg_halted ;
  output [1:0] \$iopadmap$exu_i1_br_hist_e4 ;
  output [31:0] i0_rs2_bypass_data_e3;
  output dec_i0_secondary_e2;
  output [31:0] i0_rs1_bypass_data_e2;
  input \$iopadmap$dec_tlu_bus_clk_override ;
  output [31:0] \$iopadmap$ifu_i0_instr ;
  input exu_i1_br_bank_e4;
  input \$iopadmap$dec_i0_branch_e2 ;
  output \$iopadmap$dma_pmu_dccm_read ;
  input [30:0] \$iopadmap$dec_tlu_flush_path_wb ;
  input [44:0] \$iopadmap$i1_predict_p_d ;
  input exu_i1_br_middle_e4;
  input \$iopadmap$dec_tlu_force_halt ;
  output \$iopadmap$exu_i1_flush_lower_e4 ;
  input exu_pmu_i1_pc4;
  output [31:4] \$iopadmap$core_id ;
  input [31:0] \$iopadmap$i0_rs2_bypass_data_e2 ;
  input ifu_i1_pc4;
  input \$iopadmap$mpc_debug_halt_ack ;
  output dec_tlu_picio_clk_override;
  input [3:0] \$iopadmap$dec_tlu_meipt ;
  input dbg_halt_req;
  output dec_i1_rs1_bypass_en_e2;
  input lsu_fastint_stall_any;
  input [24:0] \$iopadmap$mul_p ;
  output [31:0] i1_rs2_bypass_data_e2;
  input lsu_nonblock_load_valid_dc1;
  output \$iopadmap$soft_int ;
  input [15:0] ifu_i1_cinst;
  input exu_i0_br_valid_e4;
  output [2:0] \$iopadmap$lsu_nonblock_load_tag_dc1 ;
  input i_cpu_run_req;
  input [31:0] exu_i1_result_e1;
  output [31:0] \$iopadmap$exu_i0_result_e1 ;
  input \$iopadmap$dec_i1_secondary_d ;
  input [4:0] \$iopadmap$i0_predict_fghr_d ;
  output dec_i1_sec_decode_e3;
  input \$iopadmap$dec_i0_branch_d ;
  input \$iopadmap$dec_i1_rs1_bypass_en_e2 ;
  output [1:0] \$iopadmap$dbg_cmd_wrdata ;
  input \$iopadmap$o_cpu_halt_ack ;
  input [31:0] \$iopadmap$i0_rs1_bypass_data_e2 ;
  input [31:0] lsu_imprecise_error_addr_any;
  output [31:1] \$iopadmap$exu_i1_pc_e1 ;
  output [4:0] dec_fa_error_index;
  input exu_i0_br_start_error_e4;
  input [1:0] exu_i0_br_hist_e4;
  input \$iopadmap$dec_tlu_bpred_disable ;
  output \$iopadmap$exu_i1_br_middle_e4 ;
  output dec_tlu_i1_kill_writeb_wb;
  output [19:0] i0_predict_toffset_d;
  input [4:0] \$iopadmap$i1_predict_fghr_d ;
  output \$iopadmap$ifu_miss_state_idle ;
  output [1:0] \$iopadmap$lsu_fir_error ;
  output [4:1] dec_i0_ctl_en;
  input lsu_pmu_bus_misaligned;
  output [31:0] i0_rs1_bypass_data_e3;
  input lsu_pmu_bus_error;
  input [31:0] \$iopadmap$gpr_i1_rs1_d ;
  input [31:0] \$iopadmap$dec_tlu_mrac_ff ;
  input [1:0] \$iopadmap$dec_tlu_perfcnt3 ;
  input [4:1] \$iopadmap$dec_i1_data_en ;
  output [1:0] \$iopadmap$ifu_i0_bp_index ;
  input [31:1] \$iopadmap$dec_i0_pc_e3 ;
  input [4:0] \$iopadmap$dec_tlu_br0_fghr_wb ;
  output \$iopadmap$nmi_int ;
  output \$iopadmap$lsu_pmu_bus_misaligned ;
  input [31:0] \$iopadmap$gpr_i0_rs1_d ;
  input \$iopadmap$dec_i1_alu_decode_d ;
  output dec_i0_branch_e3;
  output [1:0] dec_tlu_perfcnt0;
  output \$iopadmap$dma_iccm_stall_any ;
  input ifu_pmu_bus_busy;
  input [151:0] \$iopadmap$trigger_pkt_any ;
  output [8:0] i0_predict_btag_d;
  output dec_tlu_flush_noredir_wb;
  input \$iopadmap$dec_tlu_mhartstart ;
  output dec_i0_rs1_bypass_en_e3;
  input \$iopadmap$dec_i1_secondary_e2 ;
  input ifu_pmu_align_stall;
  output dec_i0_branch_e2;
  output dec_i0_secondary_e1;
  input i_cpu_halt_req;
  input [31:1] \$iopadmap$dec_i1_pc_e3 ;
  output \$iopadmap$exu_pmu_i0_br_ataken ;
  output dec_tlu_core_ecc_disable;
  input ifu_i0_pc4;
  input dma_dccm_stall_any;
  input [2:0] lsu_nonblock_load_data_tag;
  output dec_i0_mul_d;
  input \$iopadmap$debug_brkpt_status ;
  output \$iopadmap$ifu_i0_icaf_second ;
  input dbg_cmd_valid;
  input \$iopadmap$dec_debug_wdata_rs1_d ;
  output \$iopadmap$exu_i0_br_mp_e4 ;
  input [31:1] exu_i1_pc_e1;
  output \$iopadmap$ifu_pmu_bus_trxn ;
  output [44:0] i0_predict_p_d;
  input [31:1] \$iopadmap$dec_i1_pc_d ;
  input \$iopadmap$dec_tlu_fence_i_wb ;
  input [4:0] ifu_i0_bp_fghr;
  input \$iopadmap$dec_ib3_valid_d ;
  output [3:0] dec_tlu_meipt;
  output \$iopadmap$mpc_reset_run_req ;
  output \$auto$clkbufmap.cc:294:execute$1158025 ;
  output dec_i1_secondary_d;
  output dec_i0_branch_d;
  input [31:0] exu_div_result;
  output \$iopadmap$lsu_amo_stall_any ;
  input [4:1] \$iopadmap$dec_i0_data_en ;
  input [1:0] dbg_cmd_type;
  output \$iopadmap$lsu_pmu_bus_error ;
  input exu_i1_br_error_e4;
  input ifu_i0_icaf_second;
  output [31:0] \$iopadmap$ifu_i1_instr ;
  input \$iopadmap$dec_extint_stall ;
  input lsu_pmu_bus_busy;
  input [31:1] exu_i1_flush_path_e4;
  output \$iopadmap$ifu_i1_valid ;
  input [1:0] ifu_pmu_instr_aligned;
  output [19:0] \$iopadmap$ifu_i1_bp_toffset ;
  input [1:0] \$iopadmap$dec_tlu_perfcnt1 ;
  input \$iopadmap$dec_tlu_external_ldfwd_disable ;
  output dec_i0_alu_decode_d;
  output dec_tlu_wb_coalescing_disable;
  input \$iopadmap$dec_i1_rs2_bypass_en_d ;
  output dec_ib2_valid_d;
  output \$iopadmap$lsu_imprecise_error_load_any ;
  output dec_tlu_flush_lower_wb1;
  input ifu_ic_error_start;
  input \$iopadmap$dec_tlu_icm_clk_override ;
  input ifu_pmu_ic_hit;
  output [19:0] \$iopadmap$ifu_i0_bp_toffset ;
  input ifu_pmu_fetch_stall;
  input [15:0] ifu_i0_cinst;
  output \$iopadmap$lsu_single_ecc_error_incr ;
  output dec_tlu_misc_clk_override;
  output \$iopadmap$iccm_dma_sb_error ;
  input \$iopadmap$dec_tlu_lsu_clk_override ;
  output [31:1] \$iopadmap$exu_i0_flush_path_e4 ;
  output [8:0] dec_tlu_br1_wb_pkt;
  output dec_i1_lsu_d;
  output [31:1] dec_i0_pc_e3;
  input ifu_ic_debug_rd_data_valid;
  output [44:0] i1_predict_p_d;
  input [38:0] i1_brp;
  input \$iopadmap$dec_i1_lsu_d ;
  output dec_tlu_btb_write_kill;
  input \$iopadmap$dec_tlu_ifu_clk_override ;
  output dec_tlu_lsu_clk_override;
  input exu_pmu_i0_br_misp;
  input \$iopadmap$dec_tlu_resume_ack ;
  input exu_i1_flush_final;
  output [31:0] gpr_i0_rs1_d;
  input \$iopadmap$dec_i1_tid_e4 ;
  input lsu_imprecise_error_store_any;
  input \$iopadmap$dec_i0_rs2_bypass_en_e3 ;
  output dec_tlu_i0_kill_writeb_wb;
  output [8:0] dec_tlu_br0_wb_pkt;
  output [31:0] i1_rs2_bypass_data_e3;
  input [31:1] exu_i0_pc_e1;
  output dec_i0_rs2_bypass_en_e2;
  input exu_flush_final;
  output \$iopadmap$exu_flush_final ;
  output [3:0] \$iopadmap$lsu_trigger_match_dc4 ;
  output dec_tlu_dbg_halted;
  input \$iopadmap$dec_dbg_cmd_tid ;
  output \$auto$clkbufmap.cc:294:execute$1158022 ;
  output debug_brkpt_status;
  output [31:0] gpr_i1_rs1_d;
  input timer_int;
  input exu_i0_br_error_e4;
  output [1:0] dec_tlu_perfcnt2;
  input soft_int;
  output [30:0] \$iopadmap$ifu_i1_pc ;
  input scan_mode;
  input [31:1] rst_vec;
  output dec_tlu_force_halt;
  input rst_l;
  output \$auto$clkbufmap.cc:294:execute$1158016 ;
  output [30:0] pred_correct_npc_e2;
  input [31:0] exu_i1_result_e4;
  input [3:0] pic_pl;
  input [4:0] ifu_i1_bp_fa_index;
  input [7:0] pic_claimid;
  input [1:0] ifu_i1_bp_index;
  output o_debug_mode_status;
  output dec_i1_rs2_bypass_en_d;
  output o_cpu_run_ack;
  output o_cpu_halt_status;
  output o_cpu_halt_ack;
  input [31:1] nmi_vec;
  output \$iopadmap$exu_i1_br_bank_e4 ;
  input nmi_int;
  output [31:0] i0_rs1_bypass_data_d;
  output [24:0] mul_p;
  output [31:0] gpr_i1_rs2_d;
  input mpc_reset_run_req;
  output dec_i1_select_pc_d;
  input mpc_debug_run_req;
  output mpc_debug_run_ack;
  input mpc_debug_halt_req;
  output dec_i1_valid_e1;
  output mpc_debug_halt_ack;
  output \$iopadmap$mexintpend ;
  output [5:4] \$iopadmap$exu_i0_br_index_e4 ;
  input \$iopadmap$dec_tlu_dccm_clk_override ;
  output [31:0] i0_rs2_bypass_data_e2;
  input mhwakeup;
  input ifu_i0_dbecc;
  input mexintpend;
  input [3:0] lsu_trigger_match_dc4;
  input lsu_store_stall_any;
  input ifu_pmu_bus_trxn;
  output [31:0] i0_rs2_bypass_data_d;
  input lsu_single_ecc_error_incr;
  output \$iopadmap$dbg_resume_req ;
  output dec_i0_tid_e4;
  input [30:0] ifu_i1_pc;
  output dec_tlu_mpc_halted_only;
  output [42:0] i1_ap;
  input \$iopadmap$dec_i1_cancel_e1 ;
  output dec_i1_tid_e4;
  output [5:4] i0_predict_index_d;
  input \$iopadmap$dec_i1_rs2_bypass_en_e2 ;
  input lsu_sc_success_dc5;
  input [31:0] lsu_rs1_dc1;
  input [31:0] lsu_result_dc3;
  input [31:0] lsu_result_corr_dc4;
  output [31:0] \$iopadmap$exu_mul_result_e3 ;
  output [8:0] \$iopadmap$ifu_i0_bp_btag ;
  input \$iopadmap$dec_i0_rs2_bypass_en_e2 ;
  output [1:0] dec_tlu_perfcnt1;
  input \$iopadmap$dec_tlu_core_ecc_disable ;
  input lsu_pmu_store_external_dc3;
  input lsu_nonblock_load_inv_dc5;
  input lsu_pmu_misaligned_dc3;
  input lsu_pmu_load_external_dc3;
  input lsu_pmu_bus_trxn;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:273.43-273.58" *)
  (* wiretype = "\\eh2_trigger_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:273.43-273.58" *)
  (* wiretype = "\\eh2_trigger_pkt_t" *)
  wire [151:0] trigger_pkt_any;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:385.25-385.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:385.25-385.44" *)
  wire [4:0] dec_tlu_br1_fghr_wb;
  wire \$iopadmap$dec_i1_branch_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:129.22-129.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:129.22-129.39" *)
  wire dma_pmu_dccm_read;
  wire [38:0] \$iopadmap$i0_brp ;
  wire [30:0] \$iopadmap$pred_correct_npc_e2 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:428.36-428.54" *)
  (* wiretype = "\\eh2_trace_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:428.36-428.54" *)
  (* wiretype = "\\eh2_trace_pkt_t" *)
  wire [170:0] trace_rv_trace_pkt;
  wire [2:0] \$iopadmap$lsu_nonblock_load_inv_tag_dc2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:176.41-176.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:176.41-176.59" *)
  wire [4:0] ifu_i0_bp_fa_index;
  wire \$iopadmap$lsu_load_stall_any ;
  wire \$iopadmap$exu_i0_br_start_error_e4 ;
  wire \$iopadmap$dec_tlu_picio_clk_override ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.24-322.35" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.24-322.35" *)
  wire [31:1] dec_i0_pc_d;
  wire [89:0] \$iopadmap$dec_tlu_ic_diag_pkt ;
  wire [31:0] \$iopadmap$gpr_i1_rs2_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:431.18-431.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:431.18-431.48" *)
  wire dec_tlu_external_ldfwd_disable;
  wire [31:0] \$iopadmap$lsu_rs1_dc1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:104.22-104.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:104.22-104.42" *)
  wire exu_pmu_i1_br_ataken;
  wire \$iopadmap$dec_i1_rs1_bypass_en_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:217.23-217.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:217.23-217.39" *)
  wire [31:0] exu_i0_result_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:110.48-110.73" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:110.48-110.73" *)
  wire lsu_nonblock_load_inv_dc2;
  wire \$iopadmap$lsu_pmu_bus_busy ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:437.30-437.51" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:437.30-437.51" *)
  wire dec_tlu_i0_commit_cmt;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:300.23-300.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:300.23-300.39" *)
  wire exu_i0_br_way_e4;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:386.23-386.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:386.23-386.43" *)
  wire [5:4] dec_tlu_br1_index_wb;
  wire [7:0] \$iopadmap$pic_claimid ;
  wire \$iopadmap$exu_i0_br_way_e4 ;
  wire \$iopadmap$dma_pmu_any_read ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:420.23-420.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:420.23-420.37" *)
  wire [4:1] dec_i1_data_en;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:352.24-352.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:352.24-352.36" *)
  wire dec_i1_mul_d;
  wire \$iopadmap$exu_pmu_i0_br_misp ;
  wire \$iopadmap$exu_i1_br_valid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:409.24-409.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:409.24-409.40" *)
  wire [31:0] i0_result_e4_eff;
  wire \$iopadmap$dec_dbg_cmd_done ;
  wire [31:0] \$iopadmap$i1_rs2_bypass_data_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:161.25-161.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:161.25-161.43" *)
  wire lsu_load_stall_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:313.32-313.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:313.32-313.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  wire [42:0] i0_ap;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:169.41-169.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:169.41-169.55" *)
  wire [8:0] ifu_i0_bp_btag;
  wire \$iopadmap$i0_flush_final_e3 ;
  wire [15:0] \$iopadmap$ifu_i0_cinst ;
  wire \$iopadmap$ifu_pmu_fetch_stall ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt0 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:52.25-52.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:52.25-52.41" *)
  wire dec_i1_branch_e1;
  wire [31:0] \$iopadmap$exu_i1_result_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:270.17-270.33" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:270.17-270.33" *)
  wire dec_dbg_cmd_fail;
  wire [6:0] \$iopadmap$ifu_i1_predecode ;
  wire \$iopadmap$free_l2clk ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:160.25-160.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:160.25-160.37" *)
  wire lsu_idle_any;
  wire \$iopadmap$dec_tlu_lr_reset_wb ;
  wire \$iopadmap$ifu_pmu_bus_error ;
  wire \$iopadmap$ifu_pmu_ic_miss ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:446.18-446.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:446.18-446.43" *)
  wire dec_tlu_dccm_clk_override;
  wire [31:1] \$iopadmap$lsu_fir_addr ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:444.18-444.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:444.18-444.42" *)
  wire dec_tlu_pic_clk_override;
  wire [31:0] \$iopadmap$i0_rs2_bypass_data_e3 ;
  wire [31:0] \$iopadmap$i1_rs1_bypass_data_d ;
  wire \$iopadmap$ifu_ic_debug_rd_data_valid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:423.25-423.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:423.25-423.44" *)
  wire dec_tlu_lr_reset_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:339.24-339.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:339.24-339.40" *)
  wire [11:0] dec_lsu_offset_d;
  wire [31:0] \$iopadmap$i1_rs2_bypass_data_e3 ;
  wire \$iopadmap$o_cpu_run_ack ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:60.17-60.31" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:60.17-60.31" *)
  wire dec_div_cancel;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:53.25-53.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:53.25-53.41" *)
  wire dec_i1_branch_e2;
  wire \$iopadmap$dec_i1_pc4_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:34.16-34.24" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:34.16-34.24" *)
  wire free_clk;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:299.23-299.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:299.23-299.39" *)
  wire exu_i1_br_way_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:289.23-289.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:289.23-289.40" *)
  wire [1:0] exu_i1_br_hist_e4;
  wire [32:0] \$iopadmap$lsu_p ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:150.23-150.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:150.23-150.35" *)
  wire [31:0] dbg_cmd_addr;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:317.26-317.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:317.26-317.45" *)
  wire dec_i1_alu_decode_d;
  wire [31:1] \$iopadmap$nmi_vec ;
  wire [31:0] \$iopadmap$gpr_i0_rs2_d ;
  wire \$iopadmap$ifu_i0_pc4 ;
  wire \$iopadmap$free_clk ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:210.23-210.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:210.23-210.35" *)
  wire [31:1] lsu_fir_addr;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:330.24-330.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:330.24-330.44" *)
  wire [31:0] i1_rs1_bypass_data_d;
  wire \$iopadmap$exu_pmu_i1_br_ataken ;
  wire \$iopadmap$mpc_debug_run_ack ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:346.24-346.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:346.24-346.40" *)
  wire dec_i0_csr_ren_d;
  wire \$iopadmap$mpc_debug_run_req ;
  wire [1:0] \$iopadmap$ifu_pmu_instr_aligned ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:416.24-416.39" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:416.24-416.39" *)
  wire [31:0] dec_tlu_mrac_ff;
  wire [42:0] \$iopadmap$i1_ap ;
  wire \$iopadmap$exu_i1_br_way_e4 ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt2 ;
  wire \$iopadmap$exu_pmu_i1_pc4 ;
  wire [4:0] \$iopadmap$dec_fa_error_index ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:208.23-208.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:208.23-208.41" *)
  wire dma_iccm_stall_any;
  wire \$iopadmap$dec_tlu_i0_valid_e4 ;
  wire [2:0] \$iopadmap$lsu_nonblock_load_inv_tag_dc5 ;
  wire \$iopadmap$dec_i0_alu_decode_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:230.39-230.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:230.39-230.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  wire [6:0] ifu_i1_predecode;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:421.23-421.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:421.23-421.36" *)
  wire [4:1] dec_i1_ctl_en;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:293.23-293.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:293.23-293.41" *)
  wire exu_i1_br_valid_e4;
  wire [31:0] \$iopadmap$dec_i1_immed_d ;
  wire [4:0] \$iopadmap$exu_i0_br_fghr_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:116.48-116.76" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:116.48-116.76" *)
  wire lsu_nonblock_load_data_error;
  wire \$iopadmap$dec_i1_sec_decode_e3 ;
  wire [3:0] \$iopadmap$div_p ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:167.30-167.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:167.30-167.45" *)
  wire [1:0] ifu_i0_bp_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:283.23-283.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:283.23-283.38" *)
  wire exu_i0_br_mp_e4;
  wire [4:0] \$iopadmap$dec_tlu_br1_fghr_wb ;
  wire \$iopadmap$dec_tlu_exu_clk_override ;
  wire \$iopadmap$lsu_pmu_load_external_dc3 ;
  wire [6:0] \$iopadmap$ifu_i0_predecode ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:361.24-361.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:361.24-361.47" *)
  wire dec_i1_rs1_bypass_en_e3;
  wire \$iopadmap$dbg_cmd_tid ;
  wire \$iopadmap$dec_tlu_i0_commit_cmt ;
  wire [19:0] \$iopadmap$i1_predict_toffset_d ;
  wire \$iopadmap$lsu_pmu_misaligned_dc3 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:441.18-441.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:441.18-441.42" *)
  wire dec_tlu_ifu_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.44-224.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.44-224.56" *)
  wire ifu_i1_valid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:62.33-62.49" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:62.33-62.49" *)
  wire dec_i1_cancel_e1;
  wire \$iopadmap$dec_i0_secondary_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:247.23-247.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:247.23-247.43" *)
  wire [70:0] ifu_ic_debug_rd_data;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:452.32-452.53" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:452.32-452.53" *)
  wire [30:0] dec_tlu_flush_path_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:111.26-111.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:111.26-111.55" *)
  wire [2:0] lsu_nonblock_load_inv_tag_dc2;
  wire [3:0] \$iopadmap$dec_tlu_meicurpl ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:36.24-36.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:36.24-36.43" *)
  wire active_thread_l2clk;
  wire \$iopadmap$dec_i1_rs2_bypass_en_e3 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:443.18-443.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:443.18-443.42" *)
  wire dec_tlu_bus_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:256.24-256.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:256.24-256.43" *)
  wire ifu_miss_state_idle;
  wire \$iopadmap$dec_i0_branch_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:375.24-375.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:375.24-375.47" *)
  wire dec_i1_rs2_bypass_en_e2;
  wire \$iopadmap$exu_i0_br_bank_e4 ;
  wire \$iopadmap$ifu_i0_icaf ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:340.24-340.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:340.24-340.36" *)
  wire dec_i0_lsu_d;
  wire \$iopadmap$rst_l ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:413.19-413.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:413.19-413.38" *)
  wire dec_tlu_i1_valid_e4;
  wire [44:0] \$iopadmap$i0_predict_p_d ;
  wire [31:0] \$iopadmap$dec_i0_immed_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:269.17-269.33" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:269.17-269.33" *)
  wire dec_dbg_cmd_done;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:155.29-155.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:155.29-155.40" *)
  wire ifu_i0_icaf;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:213.22-213.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:213.22-213.39" *)
  wire iccm_dma_sb_error;
  wire [42:0] \$iopadmap$i0_ap ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:130.22-130.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:130.22-130.40" *)
  wire dma_pmu_dccm_write;
  wire \$iopadmap$lsu_nonblock_load_data_valid ;
  wire \$iopadmap$dec_i1_branch_e1 ;
  wire [20:1] \$iopadmap$dec_i1_br_immed_d ;
  wire \$iopadmap$exu_div_wren ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:370.24-370.36" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:370.24-370.36" *)
  wire [31:1] dec_i1_pc_e3;
  wire \$iopadmap$ifu_pmu_ic_hit ;
  wire [5:4] \$iopadmap$i1_predict_index_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:432.18-432.51" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:432.18-432.51" *)
  wire dec_tlu_sideeffect_posted_disable;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:267.24-267.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:267.24-267.38" *)
  wire [31:0] dec_dbg_rddata;
  wire \$iopadmap$dec_pause_state_cg ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:331.24-331.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:331.24-331.44" *)
  wire [31:0] i1_rs2_bypass_data_d;
  wire [31:0] \$iopadmap$lsu_nonblock_load_data ;
  wire [8:0] \$iopadmap$i0_predict_btag_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:199.23-199.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:199.23-199.40" *)
  wire [31:0] exu_mul_result_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:118.48-118.70" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:118.48-118.70" *)
  wire [31:0] lsu_nonblock_load_data;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:434.18-434.39" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:434.18-434.39" *)
  wire dec_tlu_bpred_disable;
  wire [40:0] \$iopadmap$lsu_error_pkt_dc3 ;
  wire [1:0] \$iopadmap$exu_i0_br_hist_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:201.23-201.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:201.23-201.40" *)
  wire [31:0] exu_i0_csr_rs1_e1;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:265.17-265.38" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:265.17-265.38" *)
  wire dec_debug_wdata_rs1_d;
  wire [8:0] \$iopadmap$dec_tlu_br1_wb_pkt ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:399.25-399.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:399.25-399.42" *)
  wire [4:0] i0_predict_fghr_d;
  wire \$iopadmap$dec_i0_csr_ren_d ;
  wire \$iopadmap$dec_i0_lsu_d ;
  wire \$iopadmap$mhwakeup ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:459.32-459.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:459.32-459.52" *)
  wire dec_tlu_flush_err_wb;
  wire \$iopadmap$dec_i1_select_pc_d ;
  wire \$iopadmap$exu_pmu_i1_br_misp ;
  wire \$iopadmap$lsu_imprecise_error_store_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:89.27-89.34" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:89.27-89.34" *)
  wire [31:4] core_id;
  wire \$iopadmap$exu_i0_br_error_e4 ;
  wire [31:2] \$iopadmap$dec_tlu_meihap ;
  wire [31:0] \$iopadmap$exu_i0_csr_rs1_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:183.24-183.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:183.24-183.52" *)
  wire lsu_imprecise_error_load_any;
  wire [8:0] \$iopadmap$i1_predict_btag_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.32-226.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.32-226.41" *)
  wire [30:0] ifu_i0_pc;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:307.24-307.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:307.24-307.38" *)
  wire [31:0] dec_i0_immed_d;
  wire [31:0] \$iopadmap$exu_i1_result_e1 ;
  wire [5:4] \$iopadmap$i0_predict_index_d ;
  wire \$iopadmap$dec_tlu_sideeffect_posted_disable ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:440.18-440.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:440.18-440.42" *)
  wire dec_tlu_exu_clk_override;
  wire \$iopadmap$dec_i0_sec_decode_e3 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:453.32-453.54" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:453.32-453.54" *)
  wire dec_tlu_flush_lower_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:353.24-353.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:353.24-353.36" *)
  wire dec_i0_div_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:229.39-229.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:229.39-229.55" *)
  (* wiretype = "\\eh2_predecode_pkt_t" *)
  wire [6:0] ifu_i0_predecode;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:165.31-165.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:165.31-165.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  wire [38:0] i0_brp;
  wire \$iopadmap$exu_i0_br_valid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:141.24-141.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:141.24-141.41" *)
  wire ifu_pmu_bus_error;
  wire \$iopadmap$dec_i0_div_d ;
  wire \$iopadmap$exu_pmu_i0_pc4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.32-225.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.32-225.44" *)
  wire [31:0] ifu_i0_instr;
  wire \$iopadmap$dec_i1_rs1_bypass_en_d ;
  wire \$iopadmap$dec_tlu_flush_lower_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:211.23-211.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:211.23-211.36" *)
  wire [1:0] lsu_fir_error;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:56.17-56.30" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:56.17-56.30" *)
  wire dec_i0_pc4_e4;
  wire [30:0] \$iopadmap$ifu_i0_pc ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:288.22-288.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:288.22-288.40" *)
  wire [5:4] exu_i1_br_index_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:170.42-170.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:170.42-170.59" *)
  wire [19:0] ifu_i0_bp_toffset;
  wire \$iopadmap$dec_i0_secondary_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:403.25-403.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:403.25-403.42" *)
  wire [4:0] i1_predict_fghr_d;
  wire \$iopadmap$dec_i0_rs1_bypass_en_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:324.25-324.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:324.25-324.47" *)
  wire dec_i0_rs2_bypass_en_d;
  wire [31:1] \$iopadmap$exu_i0_pc_e1 ;
  wire \$iopadmap$dec_i0_rs1_bypass_en_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:415.24-415.36" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:415.24-415.36" *)
  wire [31:0] i0_result_e2;
  wire \$iopadmap$scan_mode ;
  wire \$iopadmap$mpc_debug_halt_req ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:406.26-406.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:406.26-406.46" *)
  wire [19:0] i1_predict_toffset_d;
  wire \$iopadmap$dma_dccm_stall_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:193.23-193.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:193.23-193.43" *)
  wire [31:1] exu_i0_flush_path_e4;
  wire [2:0] \$iopadmap$lsu_nonblock_load_data_tag ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:323.25-323.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:323.25-323.47" *)
  wire dec_i0_rs1_bypass_en_d;
  wire [4:1] \$iopadmap$dec_i1_ctl_en ;
  wire \$iopadmap$ifu_iccm_rd_ecc_single_err ;
  wire \$iopadmap$dec_dbg_cmd_fail ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:113.26-113.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:113.26-113.55" *)
  wire [2:0] lsu_nonblock_load_inv_tag_dc5;
  wire \$iopadmap$dec_i0_rs2_bypass_en_d ;
  wire \$iopadmap$exu_i0_br_middle_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:296.24-296.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:296.24-296.41" *)
  wire [4:0] exu_i1_br_fghr_e4;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:384.23-384.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:384.23-384.43" *)
  wire [5:4] dec_tlu_br0_index_wb;
  wire \$iopadmap$dec_i0_tid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:311.24-311.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:311.24-311.41" *)
  wire [20:1] dec_i1_br_immed_d;
  wire \$iopadmap$dec_tlu_misc_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:70.25-70.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:70.25-70.43" *)
  wire dec_pause_state_cg;
  wire [31:0] \$iopadmap$dec_dbg_rddata ;
  wire \$iopadmap$dec_tlu_flush_mp_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:215.30-215.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:215.30-215.40" *)
  wire [30:0] exu_npc_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:81.25-81.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:81.25-81.43" *)
  wire dec_tlu_mhartstart;
  wire \$iopadmap$dec_tlu_core_empty ;
  wire \$iopadmap$dbg_cmd_write ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:148.23-148.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:148.23-148.36" *)
  wire dbg_cmd_write;
  wire \$iopadmap$dec_tlu_debug_mode ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:115.48-115.74" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:115.48-115.74" *)
  wire lsu_nonblock_load_data_tid;
  wire [31:0] \$iopadmap$i1_result_e4_eff ;
  wire \$iopadmap$lsu_nonblock_load_data_error ;
  wire [1:0] \$iopadmap$ifu_i0_icaf_type ;
  wire [8:0] \$iopadmap$ifu_i1_bp_btag ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:151.23-151.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:151.23-151.37" *)
  wire [1:0] dbg_cmd_wrdata;
  wire \$iopadmap$dec_tlu_flush_leak_one_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:196.24-196.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:196.24-196.36" *)
  wire exu_div_wren;
  wire \$iopadmap$dec_div_cancel ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.30-224.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:224.30-224.42" *)
  wire ifu_i0_valid;
  wire \$auto$clkbufmap.cc:294:execute$1158019 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:163.25-163.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:163.25-163.42" *)
  wire lsu_amo_stall_any;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:43.25-43.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:43.25-43.44" *)
  wire dec_i1_secondary_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:131.22-131.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:131.22-131.38" *)
  wire dma_pmu_any_read;
  wire \$iopadmap$lsu_fastint_stall_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:279.23-279.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:279.23-279.40" *)
  wire exu_i0_br_bank_e4;
  wire \$iopadmap$i_cpu_halt_req ;
  wire \$iopadmap$lsu_idle_any ;
  wire \$iopadmap$dec_tlu_pic_clk_override ;
  wire \$iopadmap$dec_tlu_i1_valid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:303.24-303.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:303.24-303.36" *)
  wire [31:0] gpr_i0_rs2_d;
  wire \$iopadmap$dec_i0_branch_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:103.22-103.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:103.22-103.40" *)
  wire exu_pmu_i1_br_misp;
  wire \$iopadmap$dec_tlu_wb_coalescing_disable ;
  wire [4:0] \$iopadmap$ifu_i0_bp_fghr ;
  wire [8:0] \$iopadmap$dec_tlu_br0_wb_pkt ;
  wire \$iopadmap$dec_ib2_valid_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:114.48-114.76" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:114.48-114.76" *)
  wire lsu_nonblock_load_data_valid;
  wire [31:0] \$iopadmap$i1_rs1_bypass_data_e2 ;
  wire \$iopadmap$dec_i0_select_pc_d ;
  wire [31:0] \$iopadmap$i1_rs2_bypass_data_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:292.23-292.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:292.23-292.47" *)
  wire exu_i1_br_start_error_e4;
  wire \$iopadmap$dec_tlu_i1_kill_writeb_wb ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:460.32-460.50" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:460.32-460.50" *)
  wire dec_tlu_fence_i_wb;
  wire \$iopadmap$exu_i1_br_start_error_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:285.24-285.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:285.24-285.41" *)
  wire [4:0] exu_i0_br_fghr_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:372.24-372.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:372.24-372.47" *)
  wire dec_i0_rs1_bypass_en_e2;
  wire [170:0] \$iopadmap$trace_rv_trace_pkt ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:38.25-38.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:38.25-38.43" *)
  wire dec_i0_secondary_d;
  wire \$iopadmap$timer_int ;
  wire \$iopadmap$exu_i0_flush_final ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:362.24-362.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:362.24-362.47" *)
  wire dec_i1_rs2_bypass_en_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:258.24-258.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:258.24-258.50" *)
  wire ifu_iccm_rd_ecc_single_err;
  wire [31:0] \$iopadmap$lsu_result_dc3 ;
  wire [20:1] \$iopadmap$dec_i0_br_immed_d ;
  wire \$iopadmap$dec_i1_mul_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:367.24-367.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:367.24-367.44" *)
  wire dec_i0_sec_decode_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:337.28-337.33" *)
  (* wiretype = "\\eh2_div_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:337.28-337.33" *)
  (* wiretype = "\\eh2_div_pkt_t" *)
  wire [3:0] div_p;
  wire [31:0] \$iopadmap$i1_rs1_bypass_data_e3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:365.24-365.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:365.24-365.45" *)
  wire [31:0] i1_rs1_bypass_data_e3;
  wire \$iopadmap$lsu_nonblock_load_data_tid ;
  wire [11:0] \$iopadmap$dec_lsu_offset_d ;
  wire \$iopadmap$lsu_nonblock_load_valid_dc1 ;
  wire \$iopadmap$dec_i0_rs1_bypass_en_e3 ;
  wire \$iopadmap$o_cpu_halt_status ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:294.23-294.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:294.23-294.38" *)
  wire exu_i1_br_mp_e4;
  wire \$iopadmap$lsu_nonblock_load_inv_dc5 ;
  wire \$iopadmap$dma_pmu_any_write ;
  wire [31:0] \$iopadmap$exu_i0_result_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:284.23-284.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:284.23-284.42" *)
  wire exu_i0_br_middle_e4;
  wire [31:0] \$iopadmap$lsu_imprecise_error_addr_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:33.16-33.19" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:33.16-33.19" *)
  wire clk;
  wire [4:0] \$iopadmap$ifu_i1_bp_fa_index ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:190.29-190.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:190.29-190.50" *)
  wire exu_i0_flush_lower_e4;
  wire \$iopadmap$dec_i1_valid_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:51.25-51.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:51.25-51.40" *)
  wire dec_i1_branch_d;
  wire \$iopadmap$ifu_pmu_bus_busy ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:101.22-101.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:101.22-101.42" *)
  wire exu_pmu_i0_br_ataken;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:57.17-57.30" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:57.17-57.30" *)
  wire dec_i1_pc4_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:254.24-254.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:254.24-254.38" *)
  wire dbg_resume_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:220.23-220.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:220.23-220.39" *)
  wire [31:0] exu_i0_result_e4;
  wire [31:0] \$iopadmap$dbg_cmd_addr ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:245.24-245.38" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:245.24-245.38" *)
  wire [31:2] dec_tlu_meihap;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:179.33-179.50" *)
  (* wiretype = "\\eh2_lsu_error_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:179.33-179.50" *)
  (* wiretype = "\\eh2_lsu_error_pkt_t" *)
  wire [40:0] lsu_error_pkt_dc3;
  wire \$iopadmap$dec_tlu_flush_lower_wb1 ;
  wire \$iopadmap$lsu_sc_success_dc5 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:454.32-454.51" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:454.32-454.51" *)
  wire dec_tlu_flush_mp_wb;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:65.17-65.33" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:65.17-65.33" *)
  wire dec_extint_stall;
  wire \$iopadmap$dec_i0_pc4_e4 ;
  wire \$iopadmap$ifu_pmu_align_stall ;
  wire \$iopadmap$dma_pmu_dccm_write ;
  wire [4:0] \$iopadmap$exu_i1_br_fghr_e4 ;
  wire \$iopadmap$dec_tlu_btb_write_kill ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:47.25-47.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:47.25-47.41" *)
  wire dec_i0_branch_e1;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:332.32-332.47" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:332.32-332.47" *)
  wire dec_ib3_valid_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:44.25-44.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:44.25-44.44" *)
  wire dec_i1_secondary_e2;
  wire [5:4] \$iopadmap$dec_tlu_br1_index_wb ;
  wire [31:1] \$iopadmap$dec_i0_pc_d ;
  wire [1:0] \$iopadmap$dbg_cmd_type ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:436.24-436.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:436.24-436.44" *)
  wire [2:0] dec_tlu_dma_qos_prty;
  wire \$iopadmap$dec_tlu_i0_kill_writeb_wb ;
  wire \$iopadmap$lsu_pmu_bus_trxn ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:360.24-360.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:360.24-360.47" *)
  wire dec_i0_rs2_bypass_en_e3;
  wire \$iopadmap$dec_i1_branch_e3 ;
  wire [31:0] \$iopadmap$i0_rs2_bypass_data_d ;
  wire \$iopadmap$lsu_nonblock_load_inv_dc2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.46-225.58" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:225.46-225.58" *)
  wire [31:0] ifu_i1_instr;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:243.30-243.46" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:243.30-243.46" *)
  wire [3:0] dec_tlu_meicurpl;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:147.23-147.34" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:147.23-147.34" *)
  wire dbg_cmd_tid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:35.16-35.26" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:35.16-35.26" *)
  wire free_l2clk;
  wire \$iopadmap$ifu_i0_dbecc ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:405.25-405.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:405.25-405.42" *)
  wire [8:0] i1_predict_btag_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:447.18-447.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:447.18-447.42" *)
  wire dec_tlu_icm_clk_override;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:102.22-102.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:102.22-102.36" *)
  wire exu_pmu_i0_pc4;
  wire [38:0] \$iopadmap$i1_brp ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:393.31-393.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:393.31-393.47" *)
  wire [1:0] dec_tlu_perfcnt3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:109.26-109.51" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:109.26-109.51" *)
  wire [2:0] lsu_nonblock_load_tag_dc1;
  wire [31:0] \$iopadmap$i0_rs1_bypass_data_e3 ;
  wire [31:0] \$iopadmap$i0_rs1_bypass_data_d ;
  wire [31:0] \$iopadmap$exu_div_result ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:378.24-378.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:378.24-378.45" *)
  wire [31:0] i1_rs1_bypass_data_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:172.42-172.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:172.42-172.56" *)
  wire [4:0] ifu_i1_bp_fghr;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.37-322.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:322.37-322.48" *)
  wire [31:1] dec_i1_pc_d;
  wire [4:1] \$iopadmap$dec_i0_ctl_en ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:310.24-310.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:310.24-310.41" *)
  wire [20:1] dec_i0_br_immed_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:343.31-343.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:343.31-343.45" *)
  wire flush_final_e3;
  wire [15:0] \$iopadmap$ifu_i1_cinst ;
  wire [31:0] \$iopadmap$i0_result_e4_eff ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:191.29-191.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:191.29-191.50" *)
  wire exu_i1_flush_lower_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:132.22-132.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:132.22-132.39" *)
  wire dma_pmu_any_write;
  wire [30:0] \$iopadmap$exu_npc_e4 ;
  wire [3:0] \$iopadmap$pic_pl ;
  wire [31:0] \$iopadmap$lsu_result_corr_dc4 ;
  wire [19:0] \$iopadmap$i0_predict_toffset_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:173.41-173.55" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:173.41-173.55" *)
  wire [8:0] ifu_i1_bp_btag;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:154.31-154.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:154.31-154.47" *)
  wire [1:0] ifu_i0_icaf_type;
  wire \$iopadmap$dec_tlu_mpc_halted_only ;
  wire \$iopadmap$flush_final_e3 ;
  wire \$iopadmap$dec_tlu_flush_noredir_wb ;
  wire [4:0] \$iopadmap$ifu_i0_bp_fa_index ;
  wire \$iopadmap$dec_i1_secondary_e1 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:383.25-383.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:383.25-383.44" *)
  wire [4:0] dec_tlu_br0_fghr_wb;
  wire [2:0] \$iopadmap$dec_tlu_dma_qos_prty ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:418.23-418.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:418.23-418.37" *)
  wire [4:1] dec_i0_data_en;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:139.24-139.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:139.24-139.39" *)
  wire ifu_pmu_ic_miss;
  wire [70:0] \$iopadmap$ifu_ic_debug_rd_data ;
  wire [1:0] \$iopadmap$ifu_i1_bp_index ;
  wire \$iopadmap$lsu_pmu_store_external_dc3 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:271.17-271.32" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:271.17-271.32" *)
  wire dec_dbg_cmd_tid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:188.29-188.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:188.29-188.47" *)
  wire exu_i0_flush_final;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:319.26-319.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:319.26-319.44" *)
  wire dec_i0_select_pc_d;
  wire \$iopadmap$exu_i1_br_error_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:308.24-308.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:308.24-308.38" *)
  wire [31:0] dec_i1_immed_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:404.23-404.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:404.23-404.41" *)
  wire [5:4] i1_predict_index_d;
  wire \$iopadmap$ifu_ic_error_start ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:335.28-335.33" *)
  (* wiretype = "\\eh2_lsu_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:335.28-335.33" *)
  (* wiretype = "\\eh2_lsu_pkt_t" *)
  wire [32:0] lsu_p;
  wire \$iopadmap$dec_i0_secondary_e1 ;
  wire [5:4] \$iopadmap$exu_i1_br_index_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:458.32-458.57" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:458.32-458.57" *)
  wire dec_tlu_flush_leak_one_wb;
  wire \$iopadmap$dbg_cmd_valid ;
  wire \$iopadmap$active_thread_l2clk ;
  wire \$iopadmap$exu_i1_flush_final ;
  wire \$iopadmap$i_cpu_run_req ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:277.22-277.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:277.22-277.40" *)
  wire [5:4] exu_i0_br_index_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:325.25-325.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:325.25-325.47" *)
  wire dec_i1_rs1_bypass_en_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:249.33-249.52" *)
  (* wiretype = "\\eh2_cache_debug_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:249.33-249.52" *)
  (* wiretype = "\\eh2_cache_debug_pkt_t" *)
  wire [89:0] dec_tlu_ic_diag_pkt;
  wire \$iopadmap$ifu_i0_valid ;
  wire [31:1] \$iopadmap$rst_vec ;
  wire [4:0] \$iopadmap$ifu_i1_bp_fghr ;
  wire \$iopadmap$exu_i1_br_mp_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:174.42-174.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:174.42-174.59" *)
  wire [19:0] ifu_i1_bp_toffset;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:261.25-261.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:261.25-261.43" *)
  wire dec_tlu_debug_mode;
  wire \$iopadmap$ifu_i1_pc4 ;
  wire \$iopadmap$exu_i0_flush_lower_e4 ;
  wire \$iopadmap$dec_tlu_flush_err_wb ;
  wire \$iopadmap$dec_i0_mul_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:344.31-344.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:344.31-344.48" *)
  wire i0_flush_final_e3;
  wire \$iopadmap$dbg_halt_req ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:59.17-59.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:59.17-59.35" *)
  wire dec_tlu_core_empty;
  wire [5:4] \$iopadmap$dec_tlu_br0_index_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:412.19-412.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:412.19-412.38" *)
  wire dec_tlu_i0_valid_e4;
  wire [31:0] \$iopadmap$i0_result_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:410.24-410.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:410.24-410.40" *)
  wire [31:0] i1_result_e4_eff;
  wire \$iopadmap$dec_i1_branch_d ;
  wire [31:1] \$iopadmap$exu_i1_flush_path_e4 ;
  wire \$iopadmap$lsu_store_stall_any ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:262.25-262.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:262.25-262.43" *)
  wire dec_tlu_resume_ack;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:54.25-54.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:54.25-54.41" *)
  wire dec_i1_branch_e3;
  wire \$iopadmap$dec_tlu_dbg_halted ;
  wire [1:0] \$iopadmap$exu_i1_br_hist_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:364.24-364.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:364.24-364.45" *)
  wire [31:0] i0_rs2_bypass_data_e3;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:40.25-40.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:40.25-40.44" *)
  wire dec_i0_secondary_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:376.24-376.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:376.24-376.45" *)
  wire [31:0] i0_rs1_bypass_data_e2;
  wire \$iopadmap$dec_tlu_bus_clk_override ;
  wire [31:0] \$iopadmap$ifu_i0_instr ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:290.23-290.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:290.23-290.40" *)
  wire exu_i1_br_bank_e4;
  wire \$iopadmap$dec_i0_branch_e2 ;
  wire \$iopadmap$dma_pmu_dccm_read ;
  wire [30:0] \$iopadmap$dec_tlu_flush_path_wb ;
  wire [44:0] \$iopadmap$i1_predict_p_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:295.23-295.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:295.23-295.42" *)
  wire exu_i1_br_middle_e4;
  wire \$iopadmap$dec_tlu_force_halt ;
  wire \$iopadmap$exu_i1_flush_lower_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:105.22-105.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:105.22-105.36" *)
  wire exu_pmu_i1_pc4;
  wire [31:4] \$iopadmap$core_id ;
  wire [31:0] \$iopadmap$i0_rs2_bypass_data_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.44-227.54" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.44-227.54" *)
  wire ifu_i1_pc4;
  wire \$iopadmap$mpc_debug_halt_ack ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:445.18-445.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:445.18-445.44" *)
  wire dec_tlu_picio_clk_override;
  wire [3:0] \$iopadmap$dec_tlu_meipt ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:253.24-253.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:253.24-253.36" *)
  wire dbg_halt_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:374.24-374.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:374.24-374.47" *)
  wire dec_i1_rs1_bypass_en_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:66.16-66.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:66.16-66.37" *)
  wire lsu_fastint_stall_any;
  wire [24:0] \$iopadmap$mul_p ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:379.24-379.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:379.24-379.45" *)
  wire [31:0] i1_rs2_bypass_data_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:108.48-108.75" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:108.48-108.75" *)
  wire lsu_nonblock_load_valid_dc1;
  wire \$iopadmap$soft_int ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:426.31-426.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:426.31-426.43" *)
  wire [15:0] ifu_i1_cinst;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:282.23-282.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:282.23-282.41" *)
  wire exu_i0_br_valid_e4;
  wire [2:0] \$iopadmap$lsu_nonblock_load_tag_dc1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:79.25-79.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:79.25-79.38" *)
  wire i_cpu_run_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:218.23-218.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:218.23-218.39" *)
  wire [31:0] exu_i1_result_e1;
  wire [31:0] \$iopadmap$exu_i0_result_e1 ;
  wire \$iopadmap$dec_i1_secondary_d ;
  wire [4:0] \$iopadmap$i0_predict_fghr_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:368.24-368.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:368.24-368.44" *)
  wire dec_i1_sec_decode_e3;
  wire \$iopadmap$dec_i0_branch_d ;
  wire \$iopadmap$dec_i1_rs1_bypass_en_e2 ;
  wire [1:0] \$iopadmap$dbg_cmd_wrdata ;
  wire \$iopadmap$o_cpu_halt_ack ;
  wire [31:0] \$iopadmap$i0_rs1_bypass_data_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:184.31-184.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:184.31-184.59" *)
  wire [31:0] lsu_imprecise_error_addr_any;
  wire [31:1] \$iopadmap$exu_i1_pc_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:388.34-388.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:388.34-388.52" *)
  wire [4:0] dec_fa_error_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:281.23-281.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:281.23-281.47" *)
  wire exu_i0_br_start_error_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:278.23-278.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:278.23-278.40" *)
  wire [1:0] exu_i0_br_hist_e4;
  wire \$iopadmap$dec_tlu_bpred_disable ;
  wire \$iopadmap$exu_i1_br_middle_e4 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:349.24-349.49" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:349.24-349.49" *)
  wire dec_tlu_i1_kill_writeb_wb;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:402.26-402.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:402.26-402.46" *)
  wire [19:0] i0_predict_toffset_d;
  wire [4:0] \$iopadmap$i1_predict_fghr_d ;
  wire \$iopadmap$ifu_miss_state_idle ;
  wire [1:0] \$iopadmap$lsu_fir_error ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:419.23-419.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:419.23-419.36" *)
  wire [4:1] dec_i0_ctl_en;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:125.24-125.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:125.24-125.46" *)
  wire lsu_pmu_bus_misaligned;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:363.24-363.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:363.24-363.45" *)
  wire [31:0] i0_rs1_bypass_data_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:126.24-126.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:126.24-126.41" *)
  wire lsu_pmu_bus_error;
  wire [31:0] \$iopadmap$gpr_i1_rs1_d ;
  wire [31:0] \$iopadmap$dec_tlu_mrac_ff ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt3 ;
  wire [4:1] \$iopadmap$dec_i1_data_en ;
  wire [1:0] \$iopadmap$ifu_i0_bp_index ;
  wire [31:1] \$iopadmap$dec_i0_pc_e3 ;
  wire [4:0] \$iopadmap$dec_tlu_br0_fghr_wb ;
  wire \$iopadmap$nmi_int ;
  wire \$iopadmap$lsu_pmu_bus_misaligned ;
  wire [31:0] \$iopadmap$gpr_i0_rs1_d ;
  wire \$iopadmap$dec_i1_alu_decode_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:49.25-49.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:49.25-49.41" *)
  wire dec_i0_branch_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:390.31-390.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:390.31-390.47" *)
  wire [1:0] dec_tlu_perfcnt0;
  wire \$iopadmap$dma_iccm_stall_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:142.24-142.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:142.24-142.40" *)
  wire ifu_pmu_bus_busy;
  wire [151:0] \$iopadmap$trigger_pkt_any ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:401.25-401.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:401.25-401.42" *)
  wire [8:0] i0_predict_btag_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:457.32-457.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:457.32-457.56" *)
  wire dec_tlu_flush_noredir_wb;
  wire \$iopadmap$dec_tlu_mhartstart ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:359.24-359.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:359.24-359.47" *)
  wire dec_i0_rs1_bypass_en_e3;
  wire \$iopadmap$dec_i1_secondary_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:135.29-135.48" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:135.29-135.48" *)
  wire ifu_pmu_align_stall;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:48.25-48.41" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:48.25-48.41" *)
  wire dec_i0_branch_e2;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:39.25-39.44" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:39.25-39.44" *)
  wire dec_i0_secondary_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:78.25-78.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:78.25-78.39" *)
  wire i_cpu_halt_req;
  wire [31:1] \$iopadmap$dec_i1_pc_e3 ;
  wire \$iopadmap$exu_pmu_i0_br_ataken ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:433.18-433.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:433.18-433.42" *)
  wire dec_tlu_core_ecc_disable;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.32-227.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:227.32-227.42" *)
  wire ifu_i0_pc4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:207.23-207.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:207.23-207.41" *)
  wire dma_dccm_stall_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:117.26-117.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:117.26-117.52" *)
  wire [2:0] lsu_nonblock_load_data_tag;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:351.24-351.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:351.24-351.36" *)
  wire dec_i0_mul_d;
  wire \$iopadmap$debug_brkpt_status ;
  wire \$iopadmap$ifu_i0_icaf_second ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:146.23-146.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:146.23-146.36" *)
  wire dbg_cmd_valid;
  wire \$iopadmap$dec_debug_wdata_rs1_d ;
  wire \$iopadmap$exu_i0_br_mp_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:233.24-233.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:233.24-233.36" *)
  wire [31:1] exu_i1_pc_e1;
  wire \$iopadmap$ifu_pmu_bus_trxn ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:397.30-397.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:397.30-397.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  wire [44:0] i0_predict_p_d;
  wire [31:1] \$iopadmap$dec_i1_pc_d ;
  wire \$iopadmap$dec_tlu_fence_i_wb ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:168.42-168.56" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:168.42-168.56" *)
  wire [4:0] ifu_i0_bp_fghr;
  wire \$iopadmap$dec_ib3_valid_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:244.30-244.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:244.30-244.43" *)
  wire [3:0] dec_tlu_meipt;
  wire \$iopadmap$mpc_reset_run_req ;
  wire \$auto$clkbufmap.cc:294:execute$1158025 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:42.25-42.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:42.25-42.43" *)
  wire dec_i1_secondary_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:46.25-46.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:46.25-46.40" *)
  wire dec_i0_branch_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:197.24-197.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:197.24-197.38" *)
  wire [31:0] exu_div_result;
  wire \$iopadmap$lsu_amo_stall_any ;
  wire [4:1] \$iopadmap$dec_i0_data_en ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:149.23-149.35" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:149.23-149.35" *)
  wire [1:0] dbg_cmd_type;
  wire \$iopadmap$lsu_pmu_bus_error ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:291.23-291.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:291.23-291.41" *)
  wire exu_i1_br_error_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:156.29-156.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:156.29-156.47" *)
  wire ifu_i0_icaf_second;
  wire [31:0] \$iopadmap$ifu_i1_instr ;
  wire \$iopadmap$dec_extint_stall ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:124.24-124.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:124.24-124.40" *)
  wire lsu_pmu_bus_busy;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:194.23-194.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:194.23-194.43" *)
  wire [31:1] exu_i1_flush_path_e4;
  wire \$iopadmap$ifu_i1_valid ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:134.29-134.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:134.29-134.50" *)
  wire [1:0] ifu_pmu_instr_aligned;
  wire [19:0] \$iopadmap$ifu_i1_bp_toffset ;
  wire [1:0] \$iopadmap$dec_tlu_perfcnt1 ;
  wire \$iopadmap$dec_tlu_external_ldfwd_disable ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:316.26-316.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:316.26-316.45" *)
  wire dec_i0_alu_decode_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:435.18-435.47" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:435.18-435.47" *)
  wire dec_tlu_wb_coalescing_disable;
  wire \$iopadmap$dec_i1_rs2_bypass_en_d ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:333.32-333.47" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:333.32-333.47" *)
  wire dec_ib2_valid_d;
  wire \$iopadmap$lsu_imprecise_error_load_any ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:455.32-455.55" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:455.32-455.55" *)
  wire dec_tlu_flush_lower_wb1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:257.24-257.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:257.24-257.42" *)
  wire ifu_ic_error_start;
  wire \$iopadmap$dec_tlu_icm_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:140.24-140.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:140.24-140.38" *)
  wire ifu_pmu_ic_hit;
  wire [19:0] \$iopadmap$ifu_i0_bp_toffset ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:137.24-137.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:137.24-137.43" *)
  wire ifu_pmu_fetch_stall;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:425.31-425.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:425.31-425.43" *)
  wire [15:0] ifu_i0_cinst;
  wire \$iopadmap$lsu_single_ecc_error_incr ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:439.18-439.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:439.18-439.43" *)
  wire dec_tlu_misc_clk_override;
  wire \$iopadmap$iccm_dma_sb_error ;
  wire \$iopadmap$dec_tlu_lsu_clk_override ;
  wire [31:1] \$iopadmap$exu_i0_flush_path_e4 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:382.28-382.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:382.28-382.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  wire [8:0] dec_tlu_br1_wb_pkt;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:341.24-341.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:341.24-341.36" *)
  wire dec_i1_lsu_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:369.24-369.36" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:369.24-369.36" *)
  wire [31:1] dec_i0_pc_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:248.16-248.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:248.16-248.42" *)
  wire ifu_ic_debug_rd_data_valid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:398.30-398.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:398.30-398.44" *)
  (* wiretype = "\\eh2_predict_pkt_t" *)
  wire [44:0] i1_predict_p_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:166.31-166.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:166.31-166.37" *)
  (* wiretype = "\\eh2_br_pkt_t" *)
  wire [38:0] i1_brp;
  wire \$iopadmap$dec_i1_lsu_d ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:462.32-462.54" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:462.32-462.54" *)
  wire dec_tlu_btb_write_kill;
  wire \$iopadmap$dec_tlu_ifu_clk_override ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:442.18-442.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:442.18-442.42" *)
  wire dec_tlu_lsu_clk_override;
  wire \$iopadmap$clk ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:100.22-100.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:100.22-100.40" *)
  wire exu_pmu_i0_br_misp;
  wire \$iopadmap$dec_tlu_resume_ack ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:189.29-189.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:189.29-189.47" *)
  wire exu_i1_flush_final;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:302.24-302.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:302.24-302.36" *)
  wire [31:0] gpr_i0_rs1_d;
  wire \$iopadmap$dec_i1_tid_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:182.24-182.53" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:182.24-182.53" *)
  wire lsu_imprecise_error_store_any;
  wire \$iopadmap$dec_i0_rs2_bypass_en_e3 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:348.24-348.49" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:348.24-348.49" *)
  wire dec_tlu_i0_kill_writeb_wb;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:381.28-381.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:381.28-381.46" *)
  (* wiretype = "\\eh2_br_tlu_pkt_t" *)
  wire [8:0] dec_tlu_br0_wb_pkt;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:366.24-366.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:366.24-366.45" *)
  wire [31:0] i1_rs2_bypass_data_e3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:232.24-232.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:232.24-232.36" *)
  wire [31:1] exu_i0_pc_e1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:373.24-373.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:373.24-373.47" *)
  wire dec_i0_rs2_bypass_en_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:187.29-187.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:187.29-187.44" *)
  wire exu_flush_final;
  wire \$iopadmap$exu_flush_final ;
  wire [3:0] \$iopadmap$lsu_trigger_match_dc4 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:260.25-260.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:260.25-260.43" *)
  wire dec_tlu_dbg_halted;
  wire \$iopadmap$dec_dbg_cmd_tid ;
  wire \$auto$clkbufmap.cc:294:execute$1158022 ;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:98.25-98.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:98.25-98.43" *)
  wire debug_brkpt_status;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:304.24-304.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:304.24-304.36" *)
  wire [31:0] gpr_i1_rs1_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:235.24-235.33" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:235.24-235.33" *)
  wire timer_int;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:280.23-280.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:280.23-280.41" *)
  wire exu_i0_br_error_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:392.31-392.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:392.31-392.47" *)
  wire [1:0] dec_tlu_perfcnt2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:236.24-236.32" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:236.24-236.32" *)
  wire soft_int;
  wire [30:0] \$iopadmap$ifu_i1_pc ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:464.24-464.33" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:464.24-464.33" *)
  wire scan_mode;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:73.23-73.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:73.23-73.30" *)
  wire [31:1] rst_vec;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:87.25-87.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:87.25-87.43" *)
  wire dec_tlu_force_halt;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:72.16-72.21" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:72.16-72.21" *)
  wire rst_l;
  wire \$auto$clkbufmap.cc:294:execute$1158016 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:357.31-357.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:357.31-357.50" *)
  wire [30:0] pred_correct_npc_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:221.23-221.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:221.23-221.39" *)
  wire [31:0] exu_i1_result_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:240.30-240.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:240.30-240.36" *)
  wire [3:0] pic_pl;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:177.41-177.59" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:177.41-177.59" *)
  wire [4:0] ifu_i1_bp_fa_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:239.30-239.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:239.30-239.41" *)
  wire [7:0] pic_claimid;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:171.30-171.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:171.30-171.45" *)
  wire [1:0] ifu_i1_bp_index;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:85.25-85.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:85.25-85.44" *)
  wire o_debug_mode_status;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:326.25-326.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:326.25-326.47" *)
  wire dec_i1_rs2_bypass_en_d;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:84.25-84.38" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:84.25-84.38" *)
  wire o_cpu_run_ack;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:82.25-82.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:82.25-82.42" *)
  wire o_cpu_halt_status;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:83.25-83.39" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:83.25-83.39" *)
  wire o_cpu_halt_ack;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:76.23-76.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:76.23-76.30" *)
  wire [31:1] nmi_vec;
  wire \$iopadmap$exu_i1_br_bank_e4 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:75.23-75.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:75.23-75.30" *)
  wire nmi_int;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:328.24-328.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:328.24-328.44" *)
  wire [31:0] i0_rs1_bypass_data_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:336.28-336.33" *)
  (* wiretype = "\\eh2_mul_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:336.28-336.33" *)
  (* wiretype = "\\eh2_mul_pkt_t" *)
  wire [24:0] mul_p;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:305.24-305.36" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:305.24-305.36" *)
  wire [31:0] gpr_i1_rs2_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:95.25-95.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:95.25-95.42" *)
  wire mpc_reset_run_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:320.26-320.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:320.26-320.44" *)
  wire dec_i1_select_pc_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:94.25-94.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:94.25-94.42" *)
  wire mpc_debug_run_req;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:97.25-97.42" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:97.25-97.42" *)
  wire mpc_debug_run_ack;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:93.25-93.43" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:93.25-93.43" *)
  wire mpc_debug_halt_req;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:355.24-355.39" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:355.24-355.39" *)
  wire dec_i1_valid_e1;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:96.25-96.43" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:96.25-96.43" *)
  wire mpc_debug_halt_ack;
  wire \$iopadmap$mexintpend ;
  wire [5:4] \$iopadmap$exu_i0_br_index_e4 ;
  wire \$iopadmap$dec_tlu_dccm_clk_override ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:377.24-377.45" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:377.24-377.45" *)
  wire [31:0] i0_rs2_bypass_data_e2;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:241.30-241.38" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:241.30-241.38" *)
  wire mhwakeup;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:157.29-157.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:157.29-157.41" *)
  wire ifu_i0_dbecc;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:238.30-238.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:238.30-238.40" *)
  wire mexintpend;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:145.23-145.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:145.23-145.44" *)
  wire [3:0] lsu_trigger_match_dc4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:162.25-162.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:162.25-162.44" *)
  wire lsu_store_stall_any;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:143.24-143.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:143.24-143.40" *)
  wire ifu_pmu_bus_trxn;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:329.24-329.44" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:329.24-329.44" *)
  wire [31:0] i0_rs2_bypass_data_d;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:180.24-180.49" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:180.24-180.49" *)
  wire lsu_single_ecc_error_incr;
  wire \$iopadmap$dbg_resume_req ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:449.17-449.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:449.17-449.30" *)
  wire dec_i0_tid_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.43-226.52" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:226.43-226.52" *)
  wire [30:0] ifu_i1_pc;
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:263.25-263.48" *)
  (* keep = 32'd1 *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:263.25-263.48" *)
  wire dec_tlu_mpc_halted_only;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:314.32-314.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:314.32-314.37" *)
  (* wiretype = "\\eh2_alu_pkt_t" *)
  wire [42:0] i1_ap;
  wire \$iopadmap$dec_i1_cancel_e1 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:450.17-450.30" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:450.17-450.30" *)
  wire dec_i1_tid_e4;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:400.23-400.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:400.23-400.41" *)
  wire [5:4] i0_predict_index_d;
  wire \$iopadmap$dec_i1_rs2_bypass_en_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:206.23-206.41" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:206.23-206.41" *)
  wire lsu_sc_success_dc5;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:68.23-68.34" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:68.23-68.34" *)
  wire [31:0] lsu_rs1_dc1;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:203.23-203.37" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:203.23-203.37" *)
  wire [31:0] lsu_result_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:204.23-204.42" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:204.23-204.42" *)
  wire [31:0] lsu_result_corr_dc4;
  wire [31:0] \$iopadmap$exu_mul_result_e3 ;
  wire [8:0] \$iopadmap$ifu_i0_bp_btag ;
  wire \$iopadmap$dec_i0_rs2_bypass_en_e2 ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:391.31-391.47" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:391.31-391.47" *)
  wire [1:0] dec_tlu_perfcnt1;
  wire \$iopadmap$dec_tlu_core_ecc_disable ;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:121.24-121.50" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:121.24-121.50" *)
  wire lsu_pmu_store_external_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:112.48-112.73" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:112.48-112.73" *)
  wire lsu_nonblock_load_inv_dc5;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:122.24-122.46" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:122.24-122.46" *)
  wire lsu_pmu_misaligned_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:120.24-120.49" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:120.24-120.49" *)
  wire lsu_pmu_load_external_dc3;
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:123.24-123.40" *)
  (* src = "/home/alain/os-fpga/Jira_Testcase/EDA-2355/rtl/eh2_dec.sv:123.24-123.40" *)
  wire lsu_pmu_bus_trxn;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_12  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [12]),
    .O(i0_rs1_bypass_data_e3[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_13  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [13]),
    .O(i0_rs1_bypass_data_e3[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_14  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [14]),
    .O(i0_rs1_bypass_data_e3[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_15  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [15]),
    .O(i0_rs1_bypass_data_e3[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_16  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [16]),
    .O(i0_rs1_bypass_data_e3[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_17  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [17]),
    .O(i0_rs1_bypass_data_e3[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_18  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [18]),
    .O(i0_rs1_bypass_data_e3[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_19  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [19]),
    .O(i0_rs1_bypass_data_e3[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_2  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [2]),
    .O(i0_rs1_bypass_data_e3[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_20  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [20]),
    .O(i0_rs1_bypass_data_e3[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_21  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [21]),
    .O(i0_rs1_bypass_data_e3[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_22  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [22]),
    .O(i0_rs1_bypass_data_e3[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_23  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [23]),
    .O(i0_rs1_bypass_data_e3[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_24  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [24]),
    .O(i0_rs1_bypass_data_e3[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_25  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [25]),
    .O(i0_rs1_bypass_data_e3[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_26  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [26]),
    .O(i0_rs1_bypass_data_e3[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_27  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [27]),
    .O(i0_rs1_bypass_data_e3[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_28  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [28]),
    .O(i0_rs1_bypass_data_e3[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_29  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [29]),
    .O(i0_rs1_bypass_data_e3[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_3  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [3]),
    .O(i0_rs1_bypass_data_e3[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_30  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [30]),
    .O(i0_rs1_bypass_data_e3[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_31  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [31]),
    .O(i0_rs1_bypass_data_e3[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_4  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [4]),
    .O(i0_rs1_bypass_data_e3[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_5  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [5]),
    .O(i0_rs1_bypass_data_e3[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_6  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [6]),
    .O(i0_rs1_bypass_data_e3[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_7  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [7]),
    .O(i0_rs1_bypass_data_e3[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_8  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [8]),
    .O(i0_rs1_bypass_data_e3[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_9  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [9]),
    .O(i0_rs1_bypass_data_e3[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [0]),
    .O(i0_rs2_bypass_data_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_1  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [1]),
    .O(i0_rs2_bypass_data_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_10  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [10]),
    .O(i0_rs2_bypass_data_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_11  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [11]),
    .O(i0_rs2_bypass_data_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_12  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [12]),
    .O(i0_rs2_bypass_data_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_13  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [13]),
    .O(i0_rs2_bypass_data_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_14  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [14]),
    .O(i0_rs2_bypass_data_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_15  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [15]),
    .O(i0_rs2_bypass_data_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_16  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [16]),
    .O(i0_rs2_bypass_data_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_17  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [17]),
    .O(i0_rs2_bypass_data_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_18  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [18]),
    .O(i0_rs2_bypass_data_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_19  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [19]),
    .O(i0_rs2_bypass_data_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_2  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [2]),
    .O(i0_rs2_bypass_data_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_20  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [20]),
    .O(i0_rs2_bypass_data_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_21  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [21]),
    .O(i0_rs2_bypass_data_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_22  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [22]),
    .O(i0_rs2_bypass_data_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_23  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [23]),
    .O(i0_rs2_bypass_data_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_24  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [24]),
    .O(i0_rs2_bypass_data_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_25  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [25]),
    .O(i0_rs2_bypass_data_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_26  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [26]),
    .O(i0_rs2_bypass_data_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_27  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [27]),
    .O(i0_rs2_bypass_data_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_28  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [28]),
    .O(i0_rs2_bypass_data_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_29  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [29]),
    .O(i0_rs2_bypass_data_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_3  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [3]),
    .O(i0_rs2_bypass_data_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_30  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [30]),
    .O(i0_rs2_bypass_data_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_31  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [31]),
    .O(i0_rs2_bypass_data_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_4  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [4]),
    .O(i0_rs2_bypass_data_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_5  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [5]),
    .O(i0_rs2_bypass_data_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_6  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [6]),
    .O(i0_rs2_bypass_data_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_7  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [7]),
    .O(i0_rs2_bypass_data_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_8  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [8]),
    .O(i0_rs2_bypass_data_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_d_9  (
    .I(\$iopadmap$i0_rs2_bypass_data_d [9]),
    .O(i0_rs2_bypass_data_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [0]),
    .O(i0_rs2_bypass_data_e2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_1  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [1]),
    .O(i0_rs2_bypass_data_e2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_10  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [10]),
    .O(i0_rs2_bypass_data_e2[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_11  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [11]),
    .O(i0_rs2_bypass_data_e2[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_12  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [12]),
    .O(i0_rs2_bypass_data_e2[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_13  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [13]),
    .O(i0_rs2_bypass_data_e2[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_14  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [14]),
    .O(i0_rs2_bypass_data_e2[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_15  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [15]),
    .O(i0_rs2_bypass_data_e2[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_16  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [16]),
    .O(i0_rs2_bypass_data_e2[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_17  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [17]),
    .O(i0_rs2_bypass_data_e2[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_18  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [18]),
    .O(i0_rs2_bypass_data_e2[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_19  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [19]),
    .O(i0_rs2_bypass_data_e2[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_2  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [2]),
    .O(i0_rs2_bypass_data_e2[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_20  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [20]),
    .O(i0_rs2_bypass_data_e2[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_21  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [21]),
    .O(i0_rs2_bypass_data_e2[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_22  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [22]),
    .O(i0_rs2_bypass_data_e2[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_23  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [23]),
    .O(i0_rs2_bypass_data_e2[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_24  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [24]),
    .O(i0_rs2_bypass_data_e2[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_25  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [25]),
    .O(i0_rs2_bypass_data_e2[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_26  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [26]),
    .O(i0_rs2_bypass_data_e2[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_27  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [27]),
    .O(i0_rs2_bypass_data_e2[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_28  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [28]),
    .O(i0_rs2_bypass_data_e2[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_29  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [29]),
    .O(i0_rs2_bypass_data_e2[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_3  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [3]),
    .O(i0_rs2_bypass_data_e2[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_30  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [30]),
    .O(i0_rs2_bypass_data_e2[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_31  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [31]),
    .O(i0_rs2_bypass_data_e2[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_4  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [4]),
    .O(i0_rs2_bypass_data_e2[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_5  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [5]),
    .O(i0_rs2_bypass_data_e2[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_6  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [6]),
    .O(i0_rs2_bypass_data_e2[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_7  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [7]),
    .O(i0_rs2_bypass_data_e2[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_8  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [8]),
    .O(i0_rs2_bypass_data_e2[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e2_9  (
    .I(\$iopadmap$i0_rs2_bypass_data_e2 [9]),
    .O(i0_rs2_bypass_data_e2[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [0]),
    .O(i0_rs2_bypass_data_e3[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_1  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [1]),
    .O(i0_rs2_bypass_data_e3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_10  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [10]),
    .O(i0_rs2_bypass_data_e3[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_11  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [11]),
    .O(i0_rs2_bypass_data_e3[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_12  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [12]),
    .O(i0_rs2_bypass_data_e3[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_13  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [13]),
    .O(i0_rs2_bypass_data_e3[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_14  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [14]),
    .O(i0_rs2_bypass_data_e3[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_15  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [15]),
    .O(i0_rs2_bypass_data_e3[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_16  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [16]),
    .O(i0_rs2_bypass_data_e3[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_17  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [17]),
    .O(i0_rs2_bypass_data_e3[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_18  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [18]),
    .O(i0_rs2_bypass_data_e3[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_19  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [19]),
    .O(i0_rs2_bypass_data_e3[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_2  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [2]),
    .O(i0_rs2_bypass_data_e3[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_20  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [20]),
    .O(i0_rs2_bypass_data_e3[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_21  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [21]),
    .O(i0_rs2_bypass_data_e3[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_22  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [22]),
    .O(i0_rs2_bypass_data_e3[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_23  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [23]),
    .O(i0_rs2_bypass_data_e3[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_24  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [24]),
    .O(i0_rs2_bypass_data_e3[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_25  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [25]),
    .O(i0_rs2_bypass_data_e3[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_26  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [26]),
    .O(i0_rs2_bypass_data_e3[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_27  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [27]),
    .O(i0_rs2_bypass_data_e3[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_28  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [28]),
    .O(i0_rs2_bypass_data_e3[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_29  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [29]),
    .O(i0_rs2_bypass_data_e3[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_3  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [3]),
    .O(i0_rs2_bypass_data_e3[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_30  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [30]),
    .O(i0_rs2_bypass_data_e3[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_31  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [31]),
    .O(i0_rs2_bypass_data_e3[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_4  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [4]),
    .O(i0_rs2_bypass_data_e3[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_5  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [5]),
    .O(i0_rs2_bypass_data_e3[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_6  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [6]),
    .O(i0_rs2_bypass_data_e3[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_7  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [7]),
    .O(i0_rs2_bypass_data_e3[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_8  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [8]),
    .O(i0_rs2_bypass_data_e3[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs2_bypass_data_e3_9  (
    .I(\$iopadmap$i0_rs2_bypass_data_e3 [9]),
    .O(i0_rs2_bypass_data_e3[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap  (
    .I(\$iopadmap$i1_ap [0]),
    .O(i1_ap[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_1  (
    .I(\$iopadmap$i1_ap [1]),
    .O(i1_ap[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_10  (
    .I(\$iopadmap$i1_ap [10]),
    .O(i1_ap[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_11  (
    .I(\$iopadmap$i1_ap [11]),
    .O(i1_ap[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_12  (
    .I(\$iopadmap$i1_ap [12]),
    .O(i1_ap[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_13  (
    .I(\$iopadmap$i1_ap [13]),
    .O(i1_ap[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_14  (
    .I(\$iopadmap$i1_ap [14]),
    .O(i1_ap[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_15  (
    .I(\$iopadmap$i1_ap [15]),
    .O(i1_ap[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_16  (
    .I(\$iopadmap$i1_ap [16]),
    .O(i1_ap[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_17  (
    .I(\$iopadmap$i1_ap [17]),
    .O(i1_ap[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_18  (
    .I(\$iopadmap$i1_ap [18]),
    .O(i1_ap[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_19  (
    .I(\$iopadmap$i1_ap [19]),
    .O(i1_ap[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_2  (
    .I(\$iopadmap$i1_ap [2]),
    .O(i1_ap[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_20  (
    .I(\$iopadmap$i1_ap [20]),
    .O(i1_ap[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_21  (
    .I(\$iopadmap$i1_ap [21]),
    .O(i1_ap[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_22  (
    .I(\$iopadmap$i1_ap [22]),
    .O(i1_ap[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_23  (
    .I(\$iopadmap$i1_ap [23]),
    .O(i1_ap[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_24  (
    .I(\$iopadmap$i1_ap [24]),
    .O(i1_ap[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_25  (
    .I(\$iopadmap$i1_ap [25]),
    .O(i1_ap[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_26  (
    .I(\$iopadmap$i1_ap [26]),
    .O(i1_ap[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_27  (
    .I(\$iopadmap$i1_ap [27]),
    .O(i1_ap[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_28  (
    .I(\$iopadmap$i1_ap [28]),
    .O(i1_ap[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_29  (
    .I(\$iopadmap$i1_ap [29]),
    .O(i1_ap[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_3  (
    .I(\$iopadmap$i1_ap [3]),
    .O(i1_ap[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_30  (
    .I(\$iopadmap$i1_ap [30]),
    .O(i1_ap[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_31  (
    .I(\$iopadmap$i1_ap [31]),
    .O(i1_ap[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_32  (
    .I(\$iopadmap$i1_ap [32]),
    .O(i1_ap[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_33  (
    .I(\$iopadmap$i1_ap [33]),
    .O(i1_ap[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_34  (
    .I(\$iopadmap$i1_ap [34]),
    .O(i1_ap[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_35  (
    .I(\$iopadmap$i1_ap [35]),
    .O(i1_ap[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_36  (
    .I(\$iopadmap$i1_ap [36]),
    .O(i1_ap[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_37  (
    .I(\$iopadmap$i1_ap [37]),
    .O(i1_ap[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_38  (
    .I(\$iopadmap$i1_ap [38]),
    .O(i1_ap[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_39  (
    .I(\$iopadmap$i1_ap [39]),
    .O(i1_ap[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_4  (
    .I(\$iopadmap$i1_ap [4]),
    .O(i1_ap[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_40  (
    .I(\$iopadmap$i1_ap [40]),
    .O(i1_ap[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_41  (
    .I(\$iopadmap$i1_ap [41]),
    .O(i1_ap[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_42  (
    .I(\$iopadmap$i1_ap [42]),
    .O(i1_ap[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_5  (
    .I(\$iopadmap$i1_ap [5]),
    .O(i1_ap[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_6  (
    .I(\$iopadmap$i1_ap [6]),
    .O(i1_ap[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_7  (
    .I(\$iopadmap$i1_ap [7]),
    .O(i1_ap[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_8  (
    .I(\$iopadmap$i1_ap [8]),
    .O(i1_ap[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_ap_9  (
    .I(\$iopadmap$i1_ap [9]),
    .O(i1_ap[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp  (
    .EN(1'h1),
    .I(i1_brp[0]),
    .O(\$iopadmap$i1_brp [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_1  (
    .EN(1'h1),
    .I(i1_brp[1]),
    .O(\$iopadmap$i1_brp [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_10  (
    .EN(1'h1),
    .I(i1_brp[10]),
    .O(\$iopadmap$i1_brp [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_11  (
    .EN(1'h1),
    .I(i1_brp[11]),
    .O(\$iopadmap$i1_brp [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_12  (
    .EN(1'h1),
    .I(i1_brp[12]),
    .O(\$iopadmap$i1_brp [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_13  (
    .EN(1'h1),
    .I(i1_brp[13]),
    .O(\$iopadmap$i1_brp [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_14  (
    .EN(1'h1),
    .I(i1_brp[14]),
    .O(\$iopadmap$i1_brp [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_15  (
    .EN(1'h1),
    .I(i1_brp[15]),
    .O(\$iopadmap$i1_brp [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_16  (
    .EN(1'h1),
    .I(i1_brp[16]),
    .O(\$iopadmap$i1_brp [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_17  (
    .EN(1'h1),
    .I(i1_brp[17]),
    .O(\$iopadmap$i1_brp [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_18  (
    .EN(1'h1),
    .I(i1_brp[18]),
    .O(\$iopadmap$i1_brp [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_19  (
    .EN(1'h1),
    .I(i1_brp[19]),
    .O(\$iopadmap$i1_brp [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_2  (
    .EN(1'h1),
    .I(i1_brp[2]),
    .O(\$iopadmap$i1_brp [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_20  (
    .EN(1'h1),
    .I(i1_brp[20]),
    .O(\$iopadmap$i1_brp [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_21  (
    .EN(1'h1),
    .I(i1_brp[21]),
    .O(\$iopadmap$i1_brp [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_22  (
    .EN(1'h1),
    .I(i1_brp[22]),
    .O(\$iopadmap$i1_brp [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_23  (
    .EN(1'h1),
    .I(i1_brp[23]),
    .O(\$iopadmap$i1_brp [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_24  (
    .EN(1'h1),
    .I(i1_brp[24]),
    .O(\$iopadmap$i1_brp [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_25  (
    .EN(1'h1),
    .I(i1_brp[25]),
    .O(\$iopadmap$i1_brp [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_26  (
    .EN(1'h1),
    .I(i1_brp[26]),
    .O(\$iopadmap$i1_brp [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_27  (
    .EN(1'h1),
    .I(i1_brp[27]),
    .O(\$iopadmap$i1_brp [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_28  (
    .EN(1'h1),
    .I(i1_brp[28]),
    .O(\$iopadmap$i1_brp [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_29  (
    .EN(1'h1),
    .I(i1_brp[29]),
    .O(\$iopadmap$i1_brp [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_3  (
    .EN(1'h1),
    .I(i1_brp[3]),
    .O(\$iopadmap$i1_brp [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_30  (
    .EN(1'h1),
    .I(i1_brp[30]),
    .O(\$iopadmap$i1_brp [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_31  (
    .EN(1'h1),
    .I(i1_brp[31]),
    .O(\$iopadmap$i1_brp [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_32  (
    .EN(1'h1),
    .I(i1_brp[32]),
    .O(\$iopadmap$i1_brp [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_33  (
    .EN(1'h1),
    .I(i1_brp[33]),
    .O(\$iopadmap$i1_brp [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_34  (
    .EN(1'h1),
    .I(i1_brp[34]),
    .O(\$iopadmap$i1_brp [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_35  (
    .EN(1'h1),
    .I(i1_brp[35]),
    .O(\$iopadmap$i1_brp [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_36  (
    .EN(1'h1),
    .I(i1_brp[36]),
    .O(\$iopadmap$i1_brp [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_37  (
    .EN(1'h1),
    .I(i1_brp[37]),
    .O(\$iopadmap$i1_brp [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_38  (
    .EN(1'h1),
    .I(i1_brp[38]),
    .O(\$iopadmap$i1_brp [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_4  (
    .EN(1'h1),
    .I(i1_brp[4]),
    .O(\$iopadmap$i1_brp [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_5  (
    .EN(1'h1),
    .I(i1_brp[5]),
    .O(\$iopadmap$i1_brp [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_6  (
    .EN(1'h1),
    .I(i1_brp[6]),
    .O(\$iopadmap$i1_brp [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_7  (
    .EN(1'h1),
    .I(i1_brp[7]),
    .O(\$iopadmap$i1_brp [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_8  (
    .EN(1'h1),
    .I(i1_brp[8]),
    .O(\$iopadmap$i1_brp [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i1_brp_9  (
    .EN(1'h1),
    .I(i1_brp[9]),
    .O(\$iopadmap$i1_brp [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d  (
    .I(\$iopadmap$i1_predict_btag_d [0]),
    .O(i1_predict_btag_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_1  (
    .I(\$iopadmap$i1_predict_btag_d [1]),
    .O(i1_predict_btag_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_2  (
    .I(\$iopadmap$i1_predict_btag_d [2]),
    .O(i1_predict_btag_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_3  (
    .I(\$iopadmap$i1_predict_btag_d [3]),
    .O(i1_predict_btag_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_4  (
    .I(\$iopadmap$i1_predict_btag_d [4]),
    .O(i1_predict_btag_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_5  (
    .I(\$iopadmap$i1_predict_btag_d [5]),
    .O(i1_predict_btag_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_6  (
    .I(\$iopadmap$i1_predict_btag_d [6]),
    .O(i1_predict_btag_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_7  (
    .I(\$iopadmap$i1_predict_btag_d [7]),
    .O(i1_predict_btag_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_btag_d_8  (
    .I(\$iopadmap$i1_predict_btag_d [8]),
    .O(i1_predict_btag_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_fghr_d  (
    .I(\$iopadmap$i1_predict_fghr_d [0]),
    .O(i1_predict_fghr_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_fghr_d_1  (
    .I(\$iopadmap$i1_predict_fghr_d [1]),
    .O(i1_predict_fghr_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_fghr_d_2  (
    .I(\$iopadmap$i1_predict_fghr_d [2]),
    .O(i1_predict_fghr_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_fghr_d_3  (
    .I(\$iopadmap$i1_predict_fghr_d [3]),
    .O(i1_predict_fghr_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_fghr_d_4  (
    .I(\$iopadmap$i1_predict_fghr_d [4]),
    .O(i1_predict_fghr_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_index_d  (
    .I(\$iopadmap$i1_predict_index_d [4]),
    .O(i1_predict_index_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_index_d_1  (
    .I(\$iopadmap$i1_predict_index_d [5]),
    .O(i1_predict_index_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d  (
    .I(\$iopadmap$i1_predict_p_d [0]),
    .O(i1_predict_p_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_1  (
    .I(\$iopadmap$i1_predict_p_d [1]),
    .O(i1_predict_p_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_10  (
    .I(\$iopadmap$i1_predict_p_d [10]),
    .O(i1_predict_p_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_11  (
    .I(\$iopadmap$i1_predict_p_d [11]),
    .O(i1_predict_p_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_12  (
    .I(\$iopadmap$i1_predict_p_d [12]),
    .O(i1_predict_p_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_13  (
    .I(\$iopadmap$i1_predict_p_d [13]),
    .O(i1_predict_p_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_14  (
    .I(\$iopadmap$i1_predict_p_d [14]),
    .O(i1_predict_p_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_15  (
    .I(\$iopadmap$i1_predict_p_d [15]),
    .O(i1_predict_p_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_16  (
    .I(\$iopadmap$i1_predict_p_d [16]),
    .O(i1_predict_p_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_17  (
    .I(\$iopadmap$i1_predict_p_d [17]),
    .O(i1_predict_p_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_18  (
    .I(\$iopadmap$i1_predict_p_d [18]),
    .O(i1_predict_p_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_19  (
    .I(\$iopadmap$i1_predict_p_d [19]),
    .O(i1_predict_p_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_2  (
    .I(\$iopadmap$i1_predict_p_d [2]),
    .O(i1_predict_p_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_20  (
    .I(\$iopadmap$i1_predict_p_d [20]),
    .O(i1_predict_p_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_21  (
    .I(\$iopadmap$i1_predict_p_d [21]),
    .O(i1_predict_p_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_22  (
    .I(\$iopadmap$i1_predict_p_d [22]),
    .O(i1_predict_p_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_23  (
    .I(\$iopadmap$i1_predict_p_d [23]),
    .O(i1_predict_p_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_24  (
    .I(\$iopadmap$i1_predict_p_d [24]),
    .O(i1_predict_p_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_25  (
    .I(\$iopadmap$i1_predict_p_d [25]),
    .O(i1_predict_p_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_26  (
    .I(\$iopadmap$i1_predict_p_d [26]),
    .O(i1_predict_p_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_27  (
    .I(\$iopadmap$i1_predict_p_d [27]),
    .O(i1_predict_p_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_28  (
    .I(\$iopadmap$i1_predict_p_d [28]),
    .O(i1_predict_p_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_29  (
    .I(\$iopadmap$i1_predict_p_d [29]),
    .O(i1_predict_p_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_3  (
    .I(\$iopadmap$i1_predict_p_d [3]),
    .O(i1_predict_p_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_30  (
    .I(\$iopadmap$i1_predict_p_d [30]),
    .O(i1_predict_p_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_31  (
    .I(\$iopadmap$i1_predict_p_d [31]),
    .O(i1_predict_p_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_32  (
    .I(\$iopadmap$i1_predict_p_d [32]),
    .O(i1_predict_p_d[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_33  (
    .I(\$iopadmap$i1_predict_p_d [33]),
    .O(i1_predict_p_d[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_34  (
    .I(\$iopadmap$i1_predict_p_d [34]),
    .O(i1_predict_p_d[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_35  (
    .I(\$iopadmap$i1_predict_p_d [35]),
    .O(i1_predict_p_d[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_36  (
    .I(\$iopadmap$i1_predict_p_d [36]),
    .O(i1_predict_p_d[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_37  (
    .I(\$iopadmap$i1_predict_p_d [37]),
    .O(i1_predict_p_d[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_38  (
    .I(\$iopadmap$i1_predict_p_d [38]),
    .O(i1_predict_p_d[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_39  (
    .I(\$iopadmap$i1_predict_p_d [39]),
    .O(i1_predict_p_d[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_4  (
    .I(\$iopadmap$i1_predict_p_d [4]),
    .O(i1_predict_p_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_40  (
    .I(\$iopadmap$i1_predict_p_d [40]),
    .O(i1_predict_p_d[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_41  (
    .I(\$iopadmap$i1_predict_p_d [41]),
    .O(i1_predict_p_d[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_42  (
    .I(\$iopadmap$i1_predict_p_d [42]),
    .O(i1_predict_p_d[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_43  (
    .I(\$iopadmap$i1_predict_p_d [43]),
    .O(i1_predict_p_d[43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_44  (
    .I(\$iopadmap$i1_predict_p_d [44]),
    .O(i1_predict_p_d[44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_5  (
    .I(\$iopadmap$i1_predict_p_d [5]),
    .O(i1_predict_p_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_6  (
    .I(\$iopadmap$i1_predict_p_d [6]),
    .O(i1_predict_p_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_7  (
    .I(\$iopadmap$i1_predict_p_d [7]),
    .O(i1_predict_p_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_8  (
    .I(\$iopadmap$i1_predict_p_d [8]),
    .O(i1_predict_p_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_p_d_9  (
    .I(\$iopadmap$i1_predict_p_d [9]),
    .O(i1_predict_p_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d  (
    .I(\$iopadmap$i1_predict_toffset_d [0]),
    .O(i1_predict_toffset_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_1  (
    .I(\$iopadmap$i1_predict_toffset_d [1]),
    .O(i1_predict_toffset_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_10  (
    .I(\$iopadmap$i1_predict_toffset_d [10]),
    .O(i1_predict_toffset_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_11  (
    .I(\$iopadmap$i1_predict_toffset_d [11]),
    .O(i1_predict_toffset_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_12  (
    .I(\$iopadmap$i1_predict_toffset_d [12]),
    .O(i1_predict_toffset_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_13  (
    .I(\$iopadmap$i1_predict_toffset_d [13]),
    .O(i1_predict_toffset_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_14  (
    .I(\$iopadmap$i1_predict_toffset_d [14]),
    .O(i1_predict_toffset_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_15  (
    .I(\$iopadmap$i1_predict_toffset_d [15]),
    .O(i1_predict_toffset_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_16  (
    .I(\$iopadmap$i1_predict_toffset_d [16]),
    .O(i1_predict_toffset_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_17  (
    .I(\$iopadmap$i1_predict_toffset_d [17]),
    .O(i1_predict_toffset_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_18  (
    .I(\$iopadmap$i1_predict_toffset_d [18]),
    .O(i1_predict_toffset_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_19  (
    .I(\$iopadmap$i1_predict_toffset_d [19]),
    .O(i1_predict_toffset_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_2  (
    .I(\$iopadmap$i1_predict_toffset_d [2]),
    .O(i1_predict_toffset_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_3  (
    .I(\$iopadmap$i1_predict_toffset_d [3]),
    .O(i1_predict_toffset_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_4  (
    .I(\$iopadmap$i1_predict_toffset_d [4]),
    .O(i1_predict_toffset_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_5  (
    .I(\$iopadmap$i1_predict_toffset_d [5]),
    .O(i1_predict_toffset_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_6  (
    .I(\$iopadmap$i1_predict_toffset_d [6]),
    .O(i1_predict_toffset_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_7  (
    .I(\$iopadmap$i1_predict_toffset_d [7]),
    .O(i1_predict_toffset_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_8  (
    .I(\$iopadmap$i1_predict_toffset_d [8]),
    .O(i1_predict_toffset_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_predict_toffset_d_9  (
    .I(\$iopadmap$i1_predict_toffset_d [9]),
    .O(i1_predict_toffset_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff  (
    .I(\$iopadmap$i1_result_e4_eff [0]),
    .O(i1_result_e4_eff[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_1  (
    .I(\$iopadmap$i1_result_e4_eff [1]),
    .O(i1_result_e4_eff[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_10  (
    .I(\$iopadmap$i1_result_e4_eff [10]),
    .O(i1_result_e4_eff[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_11  (
    .I(\$iopadmap$i1_result_e4_eff [11]),
    .O(i1_result_e4_eff[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_12  (
    .I(\$iopadmap$i1_result_e4_eff [12]),
    .O(i1_result_e4_eff[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_13  (
    .I(\$iopadmap$i1_result_e4_eff [13]),
    .O(i1_result_e4_eff[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_14  (
    .I(\$iopadmap$i1_result_e4_eff [14]),
    .O(i1_result_e4_eff[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_15  (
    .I(\$iopadmap$i1_result_e4_eff [15]),
    .O(i1_result_e4_eff[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_16  (
    .I(\$iopadmap$i1_result_e4_eff [16]),
    .O(i1_result_e4_eff[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_17  (
    .I(\$iopadmap$i1_result_e4_eff [17]),
    .O(i1_result_e4_eff[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_18  (
    .I(\$iopadmap$i1_result_e4_eff [18]),
    .O(i1_result_e4_eff[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_19  (
    .I(\$iopadmap$i1_result_e4_eff [19]),
    .O(i1_result_e4_eff[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_2  (
    .I(\$iopadmap$i1_result_e4_eff [2]),
    .O(i1_result_e4_eff[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_20  (
    .I(\$iopadmap$i1_result_e4_eff [20]),
    .O(i1_result_e4_eff[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_21  (
    .I(\$iopadmap$i1_result_e4_eff [21]),
    .O(i1_result_e4_eff[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_22  (
    .I(\$iopadmap$i1_result_e4_eff [22]),
    .O(i1_result_e4_eff[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_23  (
    .I(\$iopadmap$i1_result_e4_eff [23]),
    .O(i1_result_e4_eff[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_24  (
    .I(\$iopadmap$i1_result_e4_eff [24]),
    .O(i1_result_e4_eff[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_25  (
    .I(\$iopadmap$i1_result_e4_eff [25]),
    .O(i1_result_e4_eff[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_26  (
    .I(\$iopadmap$i1_result_e4_eff [26]),
    .O(i1_result_e4_eff[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_27  (
    .I(\$iopadmap$i1_result_e4_eff [27]),
    .O(i1_result_e4_eff[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_28  (
    .I(\$iopadmap$i1_result_e4_eff [28]),
    .O(i1_result_e4_eff[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_29  (
    .I(\$iopadmap$i1_result_e4_eff [29]),
    .O(i1_result_e4_eff[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_3  (
    .I(\$iopadmap$i1_result_e4_eff [3]),
    .O(i1_result_e4_eff[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_30  (
    .I(\$iopadmap$i1_result_e4_eff [30]),
    .O(i1_result_e4_eff[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_31  (
    .I(\$iopadmap$i1_result_e4_eff [31]),
    .O(i1_result_e4_eff[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_4  (
    .I(\$iopadmap$i1_result_e4_eff [4]),
    .O(i1_result_e4_eff[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_5  (
    .I(\$iopadmap$i1_result_e4_eff [5]),
    .O(i1_result_e4_eff[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_6  (
    .I(\$iopadmap$i1_result_e4_eff [6]),
    .O(i1_result_e4_eff[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_7  (
    .I(\$iopadmap$i1_result_e4_eff [7]),
    .O(i1_result_e4_eff[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_8  (
    .I(\$iopadmap$i1_result_e4_eff [8]),
    .O(i1_result_e4_eff[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_result_e4_eff_9  (
    .I(\$iopadmap$i1_result_e4_eff [9]),
    .O(i1_result_e4_eff[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [0]),
    .O(i1_rs1_bypass_data_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_1  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [1]),
    .O(i1_rs1_bypass_data_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_10  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [10]),
    .O(i1_rs1_bypass_data_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_11  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [11]),
    .O(i1_rs1_bypass_data_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_12  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [12]),
    .O(i1_rs1_bypass_data_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_13  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [13]),
    .O(i1_rs1_bypass_data_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_14  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [14]),
    .O(i1_rs1_bypass_data_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_15  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [15]),
    .O(i1_rs1_bypass_data_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_16  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [16]),
    .O(i1_rs1_bypass_data_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_17  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [17]),
    .O(i1_rs1_bypass_data_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_18  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [18]),
    .O(i1_rs1_bypass_data_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_19  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [19]),
    .O(i1_rs1_bypass_data_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_2  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [2]),
    .O(i1_rs1_bypass_data_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_20  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [20]),
    .O(i1_rs1_bypass_data_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_21  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [21]),
    .O(i1_rs1_bypass_data_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_22  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [22]),
    .O(i1_rs1_bypass_data_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_23  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [23]),
    .O(i1_rs1_bypass_data_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_24  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [24]),
    .O(i1_rs1_bypass_data_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_25  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [25]),
    .O(i1_rs1_bypass_data_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_26  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [26]),
    .O(i1_rs1_bypass_data_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_27  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [27]),
    .O(i1_rs1_bypass_data_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_28  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [28]),
    .O(i1_rs1_bypass_data_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_29  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [29]),
    .O(i1_rs1_bypass_data_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_3  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [3]),
    .O(i1_rs1_bypass_data_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_30  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [30]),
    .O(i1_rs1_bypass_data_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_31  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [31]),
    .O(i1_rs1_bypass_data_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_4  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [4]),
    .O(i1_rs1_bypass_data_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_5  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [5]),
    .O(i1_rs1_bypass_data_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_6  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [6]),
    .O(i1_rs1_bypass_data_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_7  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [7]),
    .O(i1_rs1_bypass_data_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_8  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [8]),
    .O(i1_rs1_bypass_data_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_d_9  (
    .I(\$iopadmap$i1_rs1_bypass_data_d [9]),
    .O(i1_rs1_bypass_data_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [0]),
    .O(i1_rs1_bypass_data_e2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_1  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [1]),
    .O(i1_rs1_bypass_data_e2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_10  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [10]),
    .O(i1_rs1_bypass_data_e2[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_11  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [11]),
    .O(i1_rs1_bypass_data_e2[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_12  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [12]),
    .O(i1_rs1_bypass_data_e2[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_13  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [13]),
    .O(i1_rs1_bypass_data_e2[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_14  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [14]),
    .O(i1_rs1_bypass_data_e2[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_15  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [15]),
    .O(i1_rs1_bypass_data_e2[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_16  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [16]),
    .O(i1_rs1_bypass_data_e2[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_17  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [17]),
    .O(i1_rs1_bypass_data_e2[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_18  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [18]),
    .O(i1_rs1_bypass_data_e2[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_19  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [19]),
    .O(i1_rs1_bypass_data_e2[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_2  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [2]),
    .O(i1_rs1_bypass_data_e2[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_20  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [20]),
    .O(i1_rs1_bypass_data_e2[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_21  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [21]),
    .O(i1_rs1_bypass_data_e2[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_22  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [22]),
    .O(i1_rs1_bypass_data_e2[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_23  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [23]),
    .O(i1_rs1_bypass_data_e2[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_24  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [24]),
    .O(i1_rs1_bypass_data_e2[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_25  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [25]),
    .O(i1_rs1_bypass_data_e2[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_26  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [26]),
    .O(i1_rs1_bypass_data_e2[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_27  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [27]),
    .O(i1_rs1_bypass_data_e2[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_28  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [28]),
    .O(i1_rs1_bypass_data_e2[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_29  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [29]),
    .O(i1_rs1_bypass_data_e2[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_3  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [3]),
    .O(i1_rs1_bypass_data_e2[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_30  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [30]),
    .O(i1_rs1_bypass_data_e2[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_31  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [31]),
    .O(i1_rs1_bypass_data_e2[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_4  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [4]),
    .O(i1_rs1_bypass_data_e2[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_5  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [5]),
    .O(i1_rs1_bypass_data_e2[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_6  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [6]),
    .O(i1_rs1_bypass_data_e2[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_7  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [7]),
    .O(i1_rs1_bypass_data_e2[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_8  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [8]),
    .O(i1_rs1_bypass_data_e2[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e2_9  (
    .I(\$iopadmap$i1_rs1_bypass_data_e2 [9]),
    .O(i1_rs1_bypass_data_e2[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [0]),
    .O(i1_rs1_bypass_data_e3[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_1  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [1]),
    .O(i1_rs1_bypass_data_e3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_10  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [10]),
    .O(i1_rs1_bypass_data_e3[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_11  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [11]),
    .O(i1_rs1_bypass_data_e3[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_12  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [12]),
    .O(i1_rs1_bypass_data_e3[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_13  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [13]),
    .O(i1_rs1_bypass_data_e3[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_14  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [14]),
    .O(i1_rs1_bypass_data_e3[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_15  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [15]),
    .O(i1_rs1_bypass_data_e3[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_16  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [16]),
    .O(i1_rs1_bypass_data_e3[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_17  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [17]),
    .O(i1_rs1_bypass_data_e3[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_18  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [18]),
    .O(i1_rs1_bypass_data_e3[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_19  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [19]),
    .O(i1_rs1_bypass_data_e3[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_2  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [2]),
    .O(i1_rs1_bypass_data_e3[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_20  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [20]),
    .O(i1_rs1_bypass_data_e3[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_21  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [21]),
    .O(i1_rs1_bypass_data_e3[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_22  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [22]),
    .O(i1_rs1_bypass_data_e3[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_23  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [23]),
    .O(i1_rs1_bypass_data_e3[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_24  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [24]),
    .O(i1_rs1_bypass_data_e3[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_25  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [25]),
    .O(i1_rs1_bypass_data_e3[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_26  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [26]),
    .O(i1_rs1_bypass_data_e3[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_27  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [27]),
    .O(i1_rs1_bypass_data_e3[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_28  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [28]),
    .O(i1_rs1_bypass_data_e3[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_29  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [29]),
    .O(i1_rs1_bypass_data_e3[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_3  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [3]),
    .O(i1_rs1_bypass_data_e3[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_30  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [30]),
    .O(i1_rs1_bypass_data_e3[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_31  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [31]),
    .O(i1_rs1_bypass_data_e3[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_4  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [4]),
    .O(i1_rs1_bypass_data_e3[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_5  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [5]),
    .O(i1_rs1_bypass_data_e3[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_6  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [6]),
    .O(i1_rs1_bypass_data_e3[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_7  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [7]),
    .O(i1_rs1_bypass_data_e3[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_8  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [8]),
    .O(i1_rs1_bypass_data_e3[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs1_bypass_data_e3_9  (
    .I(\$iopadmap$i1_rs1_bypass_data_e3 [9]),
    .O(i1_rs1_bypass_data_e3[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [0]),
    .O(i1_rs2_bypass_data_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_1  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [1]),
    .O(i1_rs2_bypass_data_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_10  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [10]),
    .O(i1_rs2_bypass_data_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_11  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [11]),
    .O(i1_rs2_bypass_data_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_12  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [12]),
    .O(i1_rs2_bypass_data_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_13  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [13]),
    .O(i1_rs2_bypass_data_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_14  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [14]),
    .O(i1_rs2_bypass_data_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_15  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [15]),
    .O(i1_rs2_bypass_data_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_16  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [16]),
    .O(i1_rs2_bypass_data_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_17  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [17]),
    .O(i1_rs2_bypass_data_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_18  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [18]),
    .O(i1_rs2_bypass_data_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_19  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [19]),
    .O(i1_rs2_bypass_data_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_2  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [2]),
    .O(i1_rs2_bypass_data_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_20  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [20]),
    .O(i1_rs2_bypass_data_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_21  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [21]),
    .O(i1_rs2_bypass_data_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_22  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [22]),
    .O(i1_rs2_bypass_data_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_23  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [23]),
    .O(i1_rs2_bypass_data_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_24  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [24]),
    .O(i1_rs2_bypass_data_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_25  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [25]),
    .O(i1_rs2_bypass_data_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_26  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [26]),
    .O(i1_rs2_bypass_data_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_27  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [27]),
    .O(i1_rs2_bypass_data_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_28  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [28]),
    .O(i1_rs2_bypass_data_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_29  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [29]),
    .O(i1_rs2_bypass_data_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_3  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [3]),
    .O(i1_rs2_bypass_data_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_30  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [30]),
    .O(i1_rs2_bypass_data_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_31  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [31]),
    .O(i1_rs2_bypass_data_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_4  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [4]),
    .O(i1_rs2_bypass_data_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_5  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [5]),
    .O(i1_rs2_bypass_data_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_6  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [6]),
    .O(i1_rs2_bypass_data_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_7  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [7]),
    .O(i1_rs2_bypass_data_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_8  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [8]),
    .O(i1_rs2_bypass_data_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_d_9  (
    .I(\$iopadmap$i1_rs2_bypass_data_d [9]),
    .O(i1_rs2_bypass_data_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [0]),
    .O(i1_rs2_bypass_data_e2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_1  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [1]),
    .O(i1_rs2_bypass_data_e2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_10  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [10]),
    .O(i1_rs2_bypass_data_e2[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_11  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [11]),
    .O(i1_rs2_bypass_data_e2[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_12  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [12]),
    .O(i1_rs2_bypass_data_e2[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_13  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [13]),
    .O(i1_rs2_bypass_data_e2[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_14  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [14]),
    .O(i1_rs2_bypass_data_e2[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_15  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [15]),
    .O(i1_rs2_bypass_data_e2[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_16  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [16]),
    .O(i1_rs2_bypass_data_e2[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_17  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [17]),
    .O(i1_rs2_bypass_data_e2[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_18  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [18]),
    .O(i1_rs2_bypass_data_e2[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_19  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [19]),
    .O(i1_rs2_bypass_data_e2[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_2  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [2]),
    .O(i1_rs2_bypass_data_e2[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_20  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [20]),
    .O(i1_rs2_bypass_data_e2[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_21  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [21]),
    .O(i1_rs2_bypass_data_e2[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_22  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [22]),
    .O(i1_rs2_bypass_data_e2[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_23  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [23]),
    .O(i1_rs2_bypass_data_e2[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_24  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [24]),
    .O(i1_rs2_bypass_data_e2[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_25  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [25]),
    .O(i1_rs2_bypass_data_e2[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_26  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [26]),
    .O(i1_rs2_bypass_data_e2[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_27  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [27]),
    .O(i1_rs2_bypass_data_e2[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_28  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [28]),
    .O(i1_rs2_bypass_data_e2[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_29  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [29]),
    .O(i1_rs2_bypass_data_e2[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_3  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [3]),
    .O(i1_rs2_bypass_data_e2[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_30  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [30]),
    .O(i1_rs2_bypass_data_e2[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_31  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [31]),
    .O(i1_rs2_bypass_data_e2[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_4  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [4]),
    .O(i1_rs2_bypass_data_e2[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_5  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [5]),
    .O(i1_rs2_bypass_data_e2[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_6  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [6]),
    .O(i1_rs2_bypass_data_e2[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_7  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [7]),
    .O(i1_rs2_bypass_data_e2[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_8  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [8]),
    .O(i1_rs2_bypass_data_e2[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e2_9  (
    .I(\$iopadmap$i1_rs2_bypass_data_e2 [9]),
    .O(i1_rs2_bypass_data_e2[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [0]),
    .O(i1_rs2_bypass_data_e3[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_1  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [1]),
    .O(i1_rs2_bypass_data_e3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_10  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [10]),
    .O(i1_rs2_bypass_data_e3[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_11  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [11]),
    .O(i1_rs2_bypass_data_e3[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_12  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [12]),
    .O(i1_rs2_bypass_data_e3[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_13  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [13]),
    .O(i1_rs2_bypass_data_e3[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_14  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [14]),
    .O(i1_rs2_bypass_data_e3[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_15  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [15]),
    .O(i1_rs2_bypass_data_e3[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_16  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [16]),
    .O(i1_rs2_bypass_data_e3[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_17  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [17]),
    .O(i1_rs2_bypass_data_e3[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_18  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [18]),
    .O(i1_rs2_bypass_data_e3[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_19  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [19]),
    .O(i1_rs2_bypass_data_e3[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_2  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [2]),
    .O(i1_rs2_bypass_data_e3[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_20  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [20]),
    .O(i1_rs2_bypass_data_e3[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_21  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [21]),
    .O(i1_rs2_bypass_data_e3[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_22  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [22]),
    .O(i1_rs2_bypass_data_e3[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_23  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [23]),
    .O(i1_rs2_bypass_data_e3[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_24  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [24]),
    .O(i1_rs2_bypass_data_e3[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_25  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [25]),
    .O(i1_rs2_bypass_data_e3[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_26  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [26]),
    .O(i1_rs2_bypass_data_e3[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_27  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [27]),
    .O(i1_rs2_bypass_data_e3[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_28  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [28]),
    .O(i1_rs2_bypass_data_e3[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_29  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [29]),
    .O(i1_rs2_bypass_data_e3[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_3  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [3]),
    .O(i1_rs2_bypass_data_e3[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_30  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [30]),
    .O(i1_rs2_bypass_data_e3[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_31  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [31]),
    .O(i1_rs2_bypass_data_e3[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_4  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [4]),
    .O(i1_rs2_bypass_data_e3[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_5  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [5]),
    .O(i1_rs2_bypass_data_e3[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_6  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [6]),
    .O(i1_rs2_bypass_data_e3[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_7  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [7]),
    .O(i1_rs2_bypass_data_e3[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_8  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [8]),
    .O(i1_rs2_bypass_data_e3[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i1_rs2_bypass_data_e3_9  (
    .I(\$iopadmap$i1_rs2_bypass_data_e3 [9]),
    .O(i1_rs2_bypass_data_e3[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i_cpu_halt_req  (
    .EN(1'h1),
    .I(i_cpu_halt_req),
    .O(\$iopadmap$i_cpu_halt_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i_cpu_run_req  (
    .EN(1'h1),
    .I(i_cpu_run_req),
    .O(\$iopadmap$i_cpu_run_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.iccm_dma_sb_error  (
    .EN(1'h1),
    .I(iccm_dma_sb_error),
    .O(\$iopadmap$iccm_dma_sb_error )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[0]),
    .O(\$iopadmap$ifu_i0_bp_btag [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_1  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[1]),
    .O(\$iopadmap$ifu_i0_bp_btag [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_2  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[2]),
    .O(\$iopadmap$ifu_i0_bp_btag [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_3  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[3]),
    .O(\$iopadmap$ifu_i0_bp_btag [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_4  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[4]),
    .O(\$iopadmap$ifu_i0_bp_btag [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_5  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[5]),
    .O(\$iopadmap$ifu_i0_bp_btag [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_6  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[6]),
    .O(\$iopadmap$ifu_i0_bp_btag [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_7  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[7]),
    .O(\$iopadmap$ifu_i0_bp_btag [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_btag_8  (
    .EN(1'h1),
    .I(ifu_i0_bp_btag[8]),
    .O(\$iopadmap$ifu_i0_bp_btag [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fa_index  (
    .EN(1'h1),
    .I(ifu_i0_bp_fa_index[0]),
    .O(\$iopadmap$ifu_i0_bp_fa_index [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fa_index_1  (
    .EN(1'h1),
    .I(ifu_i0_bp_fa_index[1]),
    .O(\$iopadmap$ifu_i0_bp_fa_index [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fa_index_2  (
    .EN(1'h1),
    .I(ifu_i0_bp_fa_index[2]),
    .O(\$iopadmap$ifu_i0_bp_fa_index [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fa_index_3  (
    .EN(1'h1),
    .I(ifu_i0_bp_fa_index[3]),
    .O(\$iopadmap$ifu_i0_bp_fa_index [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fa_index_4  (
    .EN(1'h1),
    .I(ifu_i0_bp_fa_index[4]),
    .O(\$iopadmap$ifu_i0_bp_fa_index [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fghr  (
    .EN(1'h1),
    .I(ifu_i0_bp_fghr[0]),
    .O(\$iopadmap$ifu_i0_bp_fghr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fghr_1  (
    .EN(1'h1),
    .I(ifu_i0_bp_fghr[1]),
    .O(\$iopadmap$ifu_i0_bp_fghr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fghr_2  (
    .EN(1'h1),
    .I(ifu_i0_bp_fghr[2]),
    .O(\$iopadmap$ifu_i0_bp_fghr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fghr_3  (
    .EN(1'h1),
    .I(ifu_i0_bp_fghr[3]),
    .O(\$iopadmap$ifu_i0_bp_fghr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_fghr_4  (
    .EN(1'h1),
    .I(ifu_i0_bp_fghr[4]),
    .O(\$iopadmap$ifu_i0_bp_fghr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_index  (
    .EN(1'h1),
    .I(ifu_i0_bp_index[0]),
    .O(\$iopadmap$ifu_i0_bp_index [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_index_1  (
    .EN(1'h1),
    .I(ifu_i0_bp_index[1]),
    .O(\$iopadmap$ifu_i0_bp_index [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[0]),
    .O(\$iopadmap$ifu_i0_bp_toffset [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_1  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[1]),
    .O(\$iopadmap$ifu_i0_bp_toffset [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_10  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[10]),
    .O(\$iopadmap$ifu_i0_bp_toffset [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_11  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[11]),
    .O(\$iopadmap$ifu_i0_bp_toffset [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_12  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[12]),
    .O(\$iopadmap$ifu_i0_bp_toffset [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_13  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[13]),
    .O(\$iopadmap$ifu_i0_bp_toffset [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_14  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[14]),
    .O(\$iopadmap$ifu_i0_bp_toffset [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_15  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[15]),
    .O(\$iopadmap$ifu_i0_bp_toffset [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_16  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[16]),
    .O(\$iopadmap$ifu_i0_bp_toffset [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_17  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[17]),
    .O(\$iopadmap$ifu_i0_bp_toffset [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_18  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[18]),
    .O(\$iopadmap$ifu_i0_bp_toffset [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_19  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[19]),
    .O(\$iopadmap$ifu_i0_bp_toffset [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_2  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[2]),
    .O(\$iopadmap$ifu_i0_bp_toffset [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_3  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[3]),
    .O(\$iopadmap$ifu_i0_bp_toffset [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_4  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[4]),
    .O(\$iopadmap$ifu_i0_bp_toffset [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_5  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[5]),
    .O(\$iopadmap$ifu_i0_bp_toffset [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_6  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[6]),
    .O(\$iopadmap$ifu_i0_bp_toffset [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_7  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[7]),
    .O(\$iopadmap$ifu_i0_bp_toffset [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_8  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[8]),
    .O(\$iopadmap$ifu_i0_bp_toffset [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_bp_toffset_9  (
    .EN(1'h1),
    .I(ifu_i0_bp_toffset[9]),
    .O(\$iopadmap$ifu_i0_bp_toffset [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst  (
    .EN(1'h1),
    .I(ifu_i0_cinst[0]),
    .O(\$iopadmap$ifu_i0_cinst [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_1  (
    .EN(1'h1),
    .I(ifu_i0_cinst[1]),
    .O(\$iopadmap$ifu_i0_cinst [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_10  (
    .EN(1'h1),
    .I(ifu_i0_cinst[10]),
    .O(\$iopadmap$ifu_i0_cinst [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_11  (
    .EN(1'h1),
    .I(ifu_i0_cinst[11]),
    .O(\$iopadmap$ifu_i0_cinst [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_12  (
    .EN(1'h1),
    .I(ifu_i0_cinst[12]),
    .O(\$iopadmap$ifu_i0_cinst [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_13  (
    .EN(1'h1),
    .I(ifu_i0_cinst[13]),
    .O(\$iopadmap$ifu_i0_cinst [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_14  (
    .EN(1'h1),
    .I(ifu_i0_cinst[14]),
    .O(\$iopadmap$ifu_i0_cinst [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_15  (
    .EN(1'h1),
    .I(ifu_i0_cinst[15]),
    .O(\$iopadmap$ifu_i0_cinst [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_2  (
    .EN(1'h1),
    .I(ifu_i0_cinst[2]),
    .O(\$iopadmap$ifu_i0_cinst [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_3  (
    .EN(1'h1),
    .I(ifu_i0_cinst[3]),
    .O(\$iopadmap$ifu_i0_cinst [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_4  (
    .EN(1'h1),
    .I(ifu_i0_cinst[4]),
    .O(\$iopadmap$ifu_i0_cinst [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_5  (
    .EN(1'h1),
    .I(ifu_i0_cinst[5]),
    .O(\$iopadmap$ifu_i0_cinst [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_6  (
    .EN(1'h1),
    .I(ifu_i0_cinst[6]),
    .O(\$iopadmap$ifu_i0_cinst [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_7  (
    .EN(1'h1),
    .I(ifu_i0_cinst[7]),
    .O(\$iopadmap$ifu_i0_cinst [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_8  (
    .EN(1'h1),
    .I(ifu_i0_cinst[8]),
    .O(\$iopadmap$ifu_i0_cinst [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_cinst_9  (
    .EN(1'h1),
    .I(ifu_i0_cinst[9]),
    .O(\$iopadmap$ifu_i0_cinst [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_dbecc  (
    .EN(1'h1),
    .I(ifu_i0_dbecc),
    .O(\$iopadmap$ifu_i0_dbecc )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_icaf  (
    .EN(1'h1),
    .I(ifu_i0_icaf),
    .O(\$iopadmap$ifu_i0_icaf )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_icaf_second  (
    .EN(1'h1),
    .I(ifu_i0_icaf_second),
    .O(\$iopadmap$ifu_i0_icaf_second )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_icaf_type  (
    .EN(1'h1),
    .I(ifu_i0_icaf_type[0]),
    .O(\$iopadmap$ifu_i0_icaf_type [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_icaf_type_1  (
    .EN(1'h1),
    .I(ifu_i0_icaf_type[1]),
    .O(\$iopadmap$ifu_i0_icaf_type [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr  (
    .EN(1'h1),
    .I(ifu_i0_instr[0]),
    .O(\$iopadmap$ifu_i0_instr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_1  (
    .EN(1'h1),
    .I(ifu_i0_instr[1]),
    .O(\$iopadmap$ifu_i0_instr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_10  (
    .EN(1'h1),
    .I(ifu_i0_instr[10]),
    .O(\$iopadmap$ifu_i0_instr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_11  (
    .EN(1'h1),
    .I(ifu_i0_instr[11]),
    .O(\$iopadmap$ifu_i0_instr [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_12  (
    .EN(1'h1),
    .I(ifu_i0_instr[12]),
    .O(\$iopadmap$ifu_i0_instr [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_13  (
    .EN(1'h1),
    .I(ifu_i0_instr[13]),
    .O(\$iopadmap$ifu_i0_instr [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_14  (
    .EN(1'h1),
    .I(ifu_i0_instr[14]),
    .O(\$iopadmap$ifu_i0_instr [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_15  (
    .EN(1'h1),
    .I(ifu_i0_instr[15]),
    .O(\$iopadmap$ifu_i0_instr [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_16  (
    .EN(1'h1),
    .I(ifu_i0_instr[16]),
    .O(\$iopadmap$ifu_i0_instr [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_17  (
    .EN(1'h1),
    .I(ifu_i0_instr[17]),
    .O(\$iopadmap$ifu_i0_instr [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_18  (
    .EN(1'h1),
    .I(ifu_i0_instr[18]),
    .O(\$iopadmap$ifu_i0_instr [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_19  (
    .EN(1'h1),
    .I(ifu_i0_instr[19]),
    .O(\$iopadmap$ifu_i0_instr [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_2  (
    .EN(1'h1),
    .I(ifu_i0_instr[2]),
    .O(\$iopadmap$ifu_i0_instr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_20  (
    .EN(1'h1),
    .I(ifu_i0_instr[20]),
    .O(\$iopadmap$ifu_i0_instr [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_21  (
    .EN(1'h1),
    .I(ifu_i0_instr[21]),
    .O(\$iopadmap$ifu_i0_instr [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_22  (
    .EN(1'h1),
    .I(ifu_i0_instr[22]),
    .O(\$iopadmap$ifu_i0_instr [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_23  (
    .EN(1'h1),
    .I(ifu_i0_instr[23]),
    .O(\$iopadmap$ifu_i0_instr [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_24  (
    .EN(1'h1),
    .I(ifu_i0_instr[24]),
    .O(\$iopadmap$ifu_i0_instr [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_25  (
    .EN(1'h1),
    .I(ifu_i0_instr[25]),
    .O(\$iopadmap$ifu_i0_instr [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_26  (
    .EN(1'h1),
    .I(ifu_i0_instr[26]),
    .O(\$iopadmap$ifu_i0_instr [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_27  (
    .EN(1'h1),
    .I(ifu_i0_instr[27]),
    .O(\$iopadmap$ifu_i0_instr [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_28  (
    .EN(1'h1),
    .I(ifu_i0_instr[28]),
    .O(\$iopadmap$ifu_i0_instr [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_29  (
    .EN(1'h1),
    .I(ifu_i0_instr[29]),
    .O(\$iopadmap$ifu_i0_instr [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_3  (
    .EN(1'h1),
    .I(ifu_i0_instr[3]),
    .O(\$iopadmap$ifu_i0_instr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_30  (
    .EN(1'h1),
    .I(ifu_i0_instr[30]),
    .O(\$iopadmap$ifu_i0_instr [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_31  (
    .EN(1'h1),
    .I(ifu_i0_instr[31]),
    .O(\$iopadmap$ifu_i0_instr [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_4  (
    .EN(1'h1),
    .I(ifu_i0_instr[4]),
    .O(\$iopadmap$ifu_i0_instr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_5  (
    .EN(1'h1),
    .I(ifu_i0_instr[5]),
    .O(\$iopadmap$ifu_i0_instr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_6  (
    .EN(1'h1),
    .I(ifu_i0_instr[6]),
    .O(\$iopadmap$ifu_i0_instr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_7  (
    .EN(1'h1),
    .I(ifu_i0_instr[7]),
    .O(\$iopadmap$ifu_i0_instr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_8  (
    .EN(1'h1),
    .I(ifu_i0_instr[8]),
    .O(\$iopadmap$ifu_i0_instr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_instr_9  (
    .EN(1'h1),
    .I(ifu_i0_instr[9]),
    .O(\$iopadmap$ifu_i0_instr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc  (
    .EN(1'h1),
    .I(ifu_i0_pc[0]),
    .O(\$iopadmap$ifu_i0_pc [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc4  (
    .EN(1'h1),
    .I(ifu_i0_pc4),
    .O(\$iopadmap$ifu_i0_pc4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_1  (
    .EN(1'h1),
    .I(ifu_i0_pc[1]),
    .O(\$iopadmap$ifu_i0_pc [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_10  (
    .EN(1'h1),
    .I(ifu_i0_pc[10]),
    .O(\$iopadmap$ifu_i0_pc [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_11  (
    .EN(1'h1),
    .I(ifu_i0_pc[11]),
    .O(\$iopadmap$ifu_i0_pc [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_12  (
    .EN(1'h1),
    .I(ifu_i0_pc[12]),
    .O(\$iopadmap$ifu_i0_pc [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_13  (
    .EN(1'h1),
    .I(ifu_i0_pc[13]),
    .O(\$iopadmap$ifu_i0_pc [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_14  (
    .EN(1'h1),
    .I(ifu_i0_pc[14]),
    .O(\$iopadmap$ifu_i0_pc [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_15  (
    .EN(1'h1),
    .I(ifu_i0_pc[15]),
    .O(\$iopadmap$ifu_i0_pc [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_16  (
    .EN(1'h1),
    .I(ifu_i0_pc[16]),
    .O(\$iopadmap$ifu_i0_pc [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_17  (
    .EN(1'h1),
    .I(ifu_i0_pc[17]),
    .O(\$iopadmap$ifu_i0_pc [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_18  (
    .EN(1'h1),
    .I(ifu_i0_pc[18]),
    .O(\$iopadmap$ifu_i0_pc [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_19  (
    .EN(1'h1),
    .I(ifu_i0_pc[19]),
    .O(\$iopadmap$ifu_i0_pc [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_2  (
    .EN(1'h1),
    .I(ifu_i0_pc[2]),
    .O(\$iopadmap$ifu_i0_pc [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_20  (
    .EN(1'h1),
    .I(ifu_i0_pc[20]),
    .O(\$iopadmap$ifu_i0_pc [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_21  (
    .EN(1'h1),
    .I(ifu_i0_pc[21]),
    .O(\$iopadmap$ifu_i0_pc [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_22  (
    .EN(1'h1),
    .I(ifu_i0_pc[22]),
    .O(\$iopadmap$ifu_i0_pc [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_23  (
    .EN(1'h1),
    .I(ifu_i0_pc[23]),
    .O(\$iopadmap$ifu_i0_pc [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_24  (
    .EN(1'h1),
    .I(ifu_i0_pc[24]),
    .O(\$iopadmap$ifu_i0_pc [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_25  (
    .EN(1'h1),
    .I(ifu_i0_pc[25]),
    .O(\$iopadmap$ifu_i0_pc [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_26  (
    .EN(1'h1),
    .I(ifu_i0_pc[26]),
    .O(\$iopadmap$ifu_i0_pc [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_27  (
    .EN(1'h1),
    .I(ifu_i0_pc[27]),
    .O(\$iopadmap$ifu_i0_pc [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_28  (
    .EN(1'h1),
    .I(ifu_i0_pc[28]),
    .O(\$iopadmap$ifu_i0_pc [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_29  (
    .EN(1'h1),
    .I(ifu_i0_pc[29]),
    .O(\$iopadmap$ifu_i0_pc [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_3  (
    .EN(1'h1),
    .I(ifu_i0_pc[3]),
    .O(\$iopadmap$ifu_i0_pc [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_30  (
    .EN(1'h1),
    .I(ifu_i0_pc[30]),
    .O(\$iopadmap$ifu_i0_pc [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_4  (
    .EN(1'h1),
    .I(ifu_i0_pc[4]),
    .O(\$iopadmap$ifu_i0_pc [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_5  (
    .EN(1'h1),
    .I(ifu_i0_pc[5]),
    .O(\$iopadmap$ifu_i0_pc [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_6  (
    .EN(1'h1),
    .I(ifu_i0_pc[6]),
    .O(\$iopadmap$ifu_i0_pc [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_7  (
    .EN(1'h1),
    .I(ifu_i0_pc[7]),
    .O(\$iopadmap$ifu_i0_pc [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_8  (
    .EN(1'h1),
    .I(ifu_i0_pc[8]),
    .O(\$iopadmap$ifu_i0_pc [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_pc_9  (
    .EN(1'h1),
    .I(ifu_i0_pc[9]),
    .O(\$iopadmap$ifu_i0_pc [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode  (
    .EN(1'h1),
    .I(ifu_i0_predecode[0]),
    .O(\$iopadmap$ifu_i0_predecode [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode_1  (
    .EN(1'h1),
    .I(ifu_i0_predecode[1]),
    .O(\$iopadmap$ifu_i0_predecode [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode_2  (
    .EN(1'h1),
    .I(ifu_i0_predecode[2]),
    .O(\$iopadmap$ifu_i0_predecode [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode_3  (
    .EN(1'h1),
    .I(ifu_i0_predecode[3]),
    .O(\$iopadmap$ifu_i0_predecode [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode_4  (
    .EN(1'h1),
    .I(ifu_i0_predecode[4]),
    .O(\$iopadmap$ifu_i0_predecode [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode_5  (
    .EN(1'h1),
    .I(ifu_i0_predecode[5]),
    .O(\$iopadmap$ifu_i0_predecode [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_predecode_6  (
    .EN(1'h1),
    .I(ifu_i0_predecode[6]),
    .O(\$iopadmap$ifu_i0_predecode [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i0_valid  (
    .EN(1'h1),
    .I(ifu_i0_valid),
    .O(\$iopadmap$ifu_i0_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[0]),
    .O(\$iopadmap$ifu_i1_bp_btag [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_1  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[1]),
    .O(\$iopadmap$ifu_i1_bp_btag [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_2  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[2]),
    .O(\$iopadmap$ifu_i1_bp_btag [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_3  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[3]),
    .O(\$iopadmap$ifu_i1_bp_btag [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_4  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[4]),
    .O(\$iopadmap$ifu_i1_bp_btag [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_5  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[5]),
    .O(\$iopadmap$ifu_i1_bp_btag [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_6  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[6]),
    .O(\$iopadmap$ifu_i1_bp_btag [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_7  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[7]),
    .O(\$iopadmap$ifu_i1_bp_btag [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_btag_8  (
    .EN(1'h1),
    .I(ifu_i1_bp_btag[8]),
    .O(\$iopadmap$ifu_i1_bp_btag [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fa_index  (
    .EN(1'h1),
    .I(ifu_i1_bp_fa_index[0]),
    .O(\$iopadmap$ifu_i1_bp_fa_index [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fa_index_1  (
    .EN(1'h1),
    .I(ifu_i1_bp_fa_index[1]),
    .O(\$iopadmap$ifu_i1_bp_fa_index [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fa_index_2  (
    .EN(1'h1),
    .I(ifu_i1_bp_fa_index[2]),
    .O(\$iopadmap$ifu_i1_bp_fa_index [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fa_index_3  (
    .EN(1'h1),
    .I(ifu_i1_bp_fa_index[3]),
    .O(\$iopadmap$ifu_i1_bp_fa_index [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fa_index_4  (
    .EN(1'h1),
    .I(ifu_i1_bp_fa_index[4]),
    .O(\$iopadmap$ifu_i1_bp_fa_index [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fghr  (
    .EN(1'h1),
    .I(ifu_i1_bp_fghr[0]),
    .O(\$iopadmap$ifu_i1_bp_fghr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fghr_1  (
    .EN(1'h1),
    .I(ifu_i1_bp_fghr[1]),
    .O(\$iopadmap$ifu_i1_bp_fghr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fghr_2  (
    .EN(1'h1),
    .I(ifu_i1_bp_fghr[2]),
    .O(\$iopadmap$ifu_i1_bp_fghr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fghr_3  (
    .EN(1'h1),
    .I(ifu_i1_bp_fghr[3]),
    .O(\$iopadmap$ifu_i1_bp_fghr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_fghr_4  (
    .EN(1'h1),
    .I(ifu_i1_bp_fghr[4]),
    .O(\$iopadmap$ifu_i1_bp_fghr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_index  (
    .EN(1'h1),
    .I(ifu_i1_bp_index[0]),
    .O(\$iopadmap$ifu_i1_bp_index [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_index_1  (
    .EN(1'h1),
    .I(ifu_i1_bp_index[1]),
    .O(\$iopadmap$ifu_i1_bp_index [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[0]),
    .O(\$iopadmap$ifu_i1_bp_toffset [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_1  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[1]),
    .O(\$iopadmap$ifu_i1_bp_toffset [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_10  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[10]),
    .O(\$iopadmap$ifu_i1_bp_toffset [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_11  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[11]),
    .O(\$iopadmap$ifu_i1_bp_toffset [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_12  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[12]),
    .O(\$iopadmap$ifu_i1_bp_toffset [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_13  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[13]),
    .O(\$iopadmap$ifu_i1_bp_toffset [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_14  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[14]),
    .O(\$iopadmap$ifu_i1_bp_toffset [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_15  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[15]),
    .O(\$iopadmap$ifu_i1_bp_toffset [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_16  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[16]),
    .O(\$iopadmap$ifu_i1_bp_toffset [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_17  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[17]),
    .O(\$iopadmap$ifu_i1_bp_toffset [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_18  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[18]),
    .O(\$iopadmap$ifu_i1_bp_toffset [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_19  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[19]),
    .O(\$iopadmap$ifu_i1_bp_toffset [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_2  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[2]),
    .O(\$iopadmap$ifu_i1_bp_toffset [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_3  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[3]),
    .O(\$iopadmap$ifu_i1_bp_toffset [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_4  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[4]),
    .O(\$iopadmap$ifu_i1_bp_toffset [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_5  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[5]),
    .O(\$iopadmap$ifu_i1_bp_toffset [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_6  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[6]),
    .O(\$iopadmap$ifu_i1_bp_toffset [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_7  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[7]),
    .O(\$iopadmap$ifu_i1_bp_toffset [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_8  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[8]),
    .O(\$iopadmap$ifu_i1_bp_toffset [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_bp_toffset_9  (
    .EN(1'h1),
    .I(ifu_i1_bp_toffset[9]),
    .O(\$iopadmap$ifu_i1_bp_toffset [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst  (
    .EN(1'h1),
    .I(ifu_i1_cinst[0]),
    .O(\$iopadmap$ifu_i1_cinst [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_1  (
    .EN(1'h1),
    .I(ifu_i1_cinst[1]),
    .O(\$iopadmap$ifu_i1_cinst [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_10  (
    .EN(1'h1),
    .I(ifu_i1_cinst[10]),
    .O(\$iopadmap$ifu_i1_cinst [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_11  (
    .EN(1'h1),
    .I(ifu_i1_cinst[11]),
    .O(\$iopadmap$ifu_i1_cinst [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_12  (
    .EN(1'h1),
    .I(ifu_i1_cinst[12]),
    .O(\$iopadmap$ifu_i1_cinst [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_13  (
    .EN(1'h1),
    .I(ifu_i1_cinst[13]),
    .O(\$iopadmap$ifu_i1_cinst [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_14  (
    .EN(1'h1),
    .I(ifu_i1_cinst[14]),
    .O(\$iopadmap$ifu_i1_cinst [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_15  (
    .EN(1'h1),
    .I(ifu_i1_cinst[15]),
    .O(\$iopadmap$ifu_i1_cinst [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_2  (
    .EN(1'h1),
    .I(ifu_i1_cinst[2]),
    .O(\$iopadmap$ifu_i1_cinst [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_3  (
    .EN(1'h1),
    .I(ifu_i1_cinst[3]),
    .O(\$iopadmap$ifu_i1_cinst [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_4  (
    .EN(1'h1),
    .I(ifu_i1_cinst[4]),
    .O(\$iopadmap$ifu_i1_cinst [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_5  (
    .EN(1'h1),
    .I(ifu_i1_cinst[5]),
    .O(\$iopadmap$ifu_i1_cinst [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_6  (
    .EN(1'h1),
    .I(ifu_i1_cinst[6]),
    .O(\$iopadmap$ifu_i1_cinst [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_7  (
    .EN(1'h1),
    .I(ifu_i1_cinst[7]),
    .O(\$iopadmap$ifu_i1_cinst [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_8  (
    .EN(1'h1),
    .I(ifu_i1_cinst[8]),
    .O(\$iopadmap$ifu_i1_cinst [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_cinst_9  (
    .EN(1'h1),
    .I(ifu_i1_cinst[9]),
    .O(\$iopadmap$ifu_i1_cinst [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr  (
    .EN(1'h1),
    .I(ifu_i1_instr[0]),
    .O(\$iopadmap$ifu_i1_instr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_1  (
    .EN(1'h1),
    .I(ifu_i1_instr[1]),
    .O(\$iopadmap$ifu_i1_instr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_10  (
    .EN(1'h1),
    .I(ifu_i1_instr[10]),
    .O(\$iopadmap$ifu_i1_instr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_11  (
    .EN(1'h1),
    .I(ifu_i1_instr[11]),
    .O(\$iopadmap$ifu_i1_instr [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_12  (
    .EN(1'h1),
    .I(ifu_i1_instr[12]),
    .O(\$iopadmap$ifu_i1_instr [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_13  (
    .EN(1'h1),
    .I(ifu_i1_instr[13]),
    .O(\$iopadmap$ifu_i1_instr [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_14  (
    .EN(1'h1),
    .I(ifu_i1_instr[14]),
    .O(\$iopadmap$ifu_i1_instr [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_15  (
    .EN(1'h1),
    .I(ifu_i1_instr[15]),
    .O(\$iopadmap$ifu_i1_instr [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_16  (
    .EN(1'h1),
    .I(ifu_i1_instr[16]),
    .O(\$iopadmap$ifu_i1_instr [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_17  (
    .EN(1'h1),
    .I(ifu_i1_instr[17]),
    .O(\$iopadmap$ifu_i1_instr [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_18  (
    .EN(1'h1),
    .I(ifu_i1_instr[18]),
    .O(\$iopadmap$ifu_i1_instr [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_19  (
    .EN(1'h1),
    .I(ifu_i1_instr[19]),
    .O(\$iopadmap$ifu_i1_instr [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_2  (
    .EN(1'h1),
    .I(ifu_i1_instr[2]),
    .O(\$iopadmap$ifu_i1_instr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_20  (
    .EN(1'h1),
    .I(ifu_i1_instr[20]),
    .O(\$iopadmap$ifu_i1_instr [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_21  (
    .EN(1'h1),
    .I(ifu_i1_instr[21]),
    .O(\$iopadmap$ifu_i1_instr [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_22  (
    .EN(1'h1),
    .I(ifu_i1_instr[22]),
    .O(\$iopadmap$ifu_i1_instr [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_23  (
    .EN(1'h1),
    .I(ifu_i1_instr[23]),
    .O(\$iopadmap$ifu_i1_instr [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_24  (
    .EN(1'h1),
    .I(ifu_i1_instr[24]),
    .O(\$iopadmap$ifu_i1_instr [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_25  (
    .EN(1'h1),
    .I(ifu_i1_instr[25]),
    .O(\$iopadmap$ifu_i1_instr [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_26  (
    .EN(1'h1),
    .I(ifu_i1_instr[26]),
    .O(\$iopadmap$ifu_i1_instr [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_27  (
    .EN(1'h1),
    .I(ifu_i1_instr[27]),
    .O(\$iopadmap$ifu_i1_instr [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_28  (
    .EN(1'h1),
    .I(ifu_i1_instr[28]),
    .O(\$iopadmap$ifu_i1_instr [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_29  (
    .EN(1'h1),
    .I(ifu_i1_instr[29]),
    .O(\$iopadmap$ifu_i1_instr [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_3  (
    .EN(1'h1),
    .I(ifu_i1_instr[3]),
    .O(\$iopadmap$ifu_i1_instr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_30  (
    .EN(1'h1),
    .I(ifu_i1_instr[30]),
    .O(\$iopadmap$ifu_i1_instr [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_31  (
    .EN(1'h1),
    .I(ifu_i1_instr[31]),
    .O(\$iopadmap$ifu_i1_instr [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_4  (
    .EN(1'h1),
    .I(ifu_i1_instr[4]),
    .O(\$iopadmap$ifu_i1_instr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_5  (
    .EN(1'h1),
    .I(ifu_i1_instr[5]),
    .O(\$iopadmap$ifu_i1_instr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_6  (
    .EN(1'h1),
    .I(ifu_i1_instr[6]),
    .O(\$iopadmap$ifu_i1_instr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_7  (
    .EN(1'h1),
    .I(ifu_i1_instr[7]),
    .O(\$iopadmap$ifu_i1_instr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_8  (
    .EN(1'h1),
    .I(ifu_i1_instr[8]),
    .O(\$iopadmap$ifu_i1_instr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_instr_9  (
    .EN(1'h1),
    .I(ifu_i1_instr[9]),
    .O(\$iopadmap$ifu_i1_instr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc  (
    .EN(1'h1),
    .I(ifu_i1_pc[0]),
    .O(\$iopadmap$ifu_i1_pc [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc4  (
    .EN(1'h1),
    .I(ifu_i1_pc4),
    .O(\$iopadmap$ifu_i1_pc4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_1  (
    .EN(1'h1),
    .I(ifu_i1_pc[1]),
    .O(\$iopadmap$ifu_i1_pc [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_10  (
    .EN(1'h1),
    .I(ifu_i1_pc[10]),
    .O(\$iopadmap$ifu_i1_pc [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_11  (
    .EN(1'h1),
    .I(ifu_i1_pc[11]),
    .O(\$iopadmap$ifu_i1_pc [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_12  (
    .EN(1'h1),
    .I(ifu_i1_pc[12]),
    .O(\$iopadmap$ifu_i1_pc [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_13  (
    .EN(1'h1),
    .I(ifu_i1_pc[13]),
    .O(\$iopadmap$ifu_i1_pc [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_14  (
    .EN(1'h1),
    .I(ifu_i1_pc[14]),
    .O(\$iopadmap$ifu_i1_pc [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_15  (
    .EN(1'h1),
    .I(ifu_i1_pc[15]),
    .O(\$iopadmap$ifu_i1_pc [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_16  (
    .EN(1'h1),
    .I(ifu_i1_pc[16]),
    .O(\$iopadmap$ifu_i1_pc [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_17  (
    .EN(1'h1),
    .I(ifu_i1_pc[17]),
    .O(\$iopadmap$ifu_i1_pc [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_18  (
    .EN(1'h1),
    .I(ifu_i1_pc[18]),
    .O(\$iopadmap$ifu_i1_pc [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_19  (
    .EN(1'h1),
    .I(ifu_i1_pc[19]),
    .O(\$iopadmap$ifu_i1_pc [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_2  (
    .EN(1'h1),
    .I(ifu_i1_pc[2]),
    .O(\$iopadmap$ifu_i1_pc [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_20  (
    .EN(1'h1),
    .I(ifu_i1_pc[20]),
    .O(\$iopadmap$ifu_i1_pc [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_21  (
    .EN(1'h1),
    .I(ifu_i1_pc[21]),
    .O(\$iopadmap$ifu_i1_pc [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_22  (
    .EN(1'h1),
    .I(ifu_i1_pc[22]),
    .O(\$iopadmap$ifu_i1_pc [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_23  (
    .EN(1'h1),
    .I(ifu_i1_pc[23]),
    .O(\$iopadmap$ifu_i1_pc [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_24  (
    .EN(1'h1),
    .I(ifu_i1_pc[24]),
    .O(\$iopadmap$ifu_i1_pc [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_25  (
    .EN(1'h1),
    .I(ifu_i1_pc[25]),
    .O(\$iopadmap$ifu_i1_pc [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_26  (
    .EN(1'h1),
    .I(ifu_i1_pc[26]),
    .O(\$iopadmap$ifu_i1_pc [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_27  (
    .EN(1'h1),
    .I(ifu_i1_pc[27]),
    .O(\$iopadmap$ifu_i1_pc [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_28  (
    .EN(1'h1),
    .I(ifu_i1_pc[28]),
    .O(\$iopadmap$ifu_i1_pc [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_29  (
    .EN(1'h1),
    .I(ifu_i1_pc[29]),
    .O(\$iopadmap$ifu_i1_pc [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_3  (
    .EN(1'h1),
    .I(ifu_i1_pc[3]),
    .O(\$iopadmap$ifu_i1_pc [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_30  (
    .EN(1'h1),
    .I(ifu_i1_pc[30]),
    .O(\$iopadmap$ifu_i1_pc [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_4  (
    .EN(1'h1),
    .I(ifu_i1_pc[4]),
    .O(\$iopadmap$ifu_i1_pc [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_5  (
    .EN(1'h1),
    .I(ifu_i1_pc[5]),
    .O(\$iopadmap$ifu_i1_pc [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_6  (
    .EN(1'h1),
    .I(ifu_i1_pc[6]),
    .O(\$iopadmap$ifu_i1_pc [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_7  (
    .EN(1'h1),
    .I(ifu_i1_pc[7]),
    .O(\$iopadmap$ifu_i1_pc [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_8  (
    .EN(1'h1),
    .I(ifu_i1_pc[8]),
    .O(\$iopadmap$ifu_i1_pc [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_pc_9  (
    .EN(1'h1),
    .I(ifu_i1_pc[9]),
    .O(\$iopadmap$ifu_i1_pc [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode  (
    .EN(1'h1),
    .I(ifu_i1_predecode[0]),
    .O(\$iopadmap$ifu_i1_predecode [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode_1  (
    .EN(1'h1),
    .I(ifu_i1_predecode[1]),
    .O(\$iopadmap$ifu_i1_predecode [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode_2  (
    .EN(1'h1),
    .I(ifu_i1_predecode[2]),
    .O(\$iopadmap$ifu_i1_predecode [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode_3  (
    .EN(1'h1),
    .I(ifu_i1_predecode[3]),
    .O(\$iopadmap$ifu_i1_predecode [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode_4  (
    .EN(1'h1),
    .I(ifu_i1_predecode[4]),
    .O(\$iopadmap$ifu_i1_predecode [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode_5  (
    .EN(1'h1),
    .I(ifu_i1_predecode[5]),
    .O(\$iopadmap$ifu_i1_predecode [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_predecode_6  (
    .EN(1'h1),
    .I(ifu_i1_predecode[6]),
    .O(\$iopadmap$ifu_i1_predecode [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_i1_valid  (
    .EN(1'h1),
    .I(ifu_i1_valid),
    .O(\$iopadmap$ifu_i1_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[0]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_1  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[1]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_10  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[10]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_11  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[11]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_12  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[12]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_13  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[13]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_14  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[14]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_15  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[15]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_16  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[16]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_17  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[17]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_18  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[18]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_19  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[19]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_2  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[2]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_20  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[20]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_21  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[21]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_22  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[22]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_23  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[23]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_24  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[24]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_25  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[25]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_26  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[26]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_27  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[27]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_28  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[28]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_29  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[29]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_3  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[3]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_30  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[30]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_31  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[31]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_32  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[32]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_33  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[33]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_34  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[34]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_35  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[35]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_36  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[36]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_37  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[37]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_38  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[38]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_39  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[39]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_4  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[4]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_40  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[40]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_41  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[41]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_42  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[42]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_43  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[43]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_44  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[44]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_45  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[45]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_46  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[46]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_47  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[47]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_48  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[48]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [48])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_49  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[49]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [49])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_5  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[5]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_50  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[50]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [50])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_51  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[51]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [51])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_52  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[52]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [52])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_53  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[53]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [53])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_54  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[54]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [54])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_55  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[55]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [55])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_56  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[56]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [56])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_57  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[57]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [57])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_58  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[58]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [58])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_59  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[59]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [59])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_6  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[6]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_60  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[60]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [60])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_61  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[61]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [61])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_62  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[62]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [62])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_63  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[63]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [63])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_64  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[64]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [64])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_65  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[65]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [65])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_66  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[66]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [66])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_67  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[67]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [67])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_68  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[68]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [68])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_69  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[69]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [69])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_7  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[7]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_70  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[70]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [70])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_8  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[8]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_9  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data[9]),
    .O(\$iopadmap$ifu_ic_debug_rd_data [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_debug_rd_data_valid  (
    .EN(1'h1),
    .I(ifu_ic_debug_rd_data_valid),
    .O(\$iopadmap$ifu_ic_debug_rd_data_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_ic_error_start  (
    .EN(1'h1),
    .I(ifu_ic_error_start),
    .O(\$iopadmap$ifu_ic_error_start )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_iccm_rd_ecc_single_err  (
    .EN(1'h1),
    .I(ifu_iccm_rd_ecc_single_err),
    .O(\$iopadmap$ifu_iccm_rd_ecc_single_err )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_miss_state_idle  (
    .EN(1'h1),
    .I(ifu_miss_state_idle),
    .O(\$iopadmap$ifu_miss_state_idle )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_align_stall  (
    .EN(1'h1),
    .I(ifu_pmu_align_stall),
    .O(\$iopadmap$ifu_pmu_align_stall )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_bus_busy  (
    .EN(1'h1),
    .I(ifu_pmu_bus_busy),
    .O(\$iopadmap$ifu_pmu_bus_busy )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_bus_error  (
    .EN(1'h1),
    .I(ifu_pmu_bus_error),
    .O(\$iopadmap$ifu_pmu_bus_error )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_bus_trxn  (
    .EN(1'h1),
    .I(ifu_pmu_bus_trxn),
    .O(\$iopadmap$ifu_pmu_bus_trxn )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_fetch_stall  (
    .EN(1'h1),
    .I(ifu_pmu_fetch_stall),
    .O(\$iopadmap$ifu_pmu_fetch_stall )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_ic_hit  (
    .EN(1'h1),
    .I(ifu_pmu_ic_hit),
    .O(\$iopadmap$ifu_pmu_ic_hit )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_ic_miss  (
    .EN(1'h1),
    .I(ifu_pmu_ic_miss),
    .O(\$iopadmap$ifu_pmu_ic_miss )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_instr_aligned  (
    .EN(1'h1),
    .I(ifu_pmu_instr_aligned[0]),
    .O(\$iopadmap$ifu_pmu_instr_aligned [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.ifu_pmu_instr_aligned_1  (
    .EN(1'h1),
    .I(ifu_pmu_instr_aligned[1]),
    .O(\$iopadmap$ifu_pmu_instr_aligned [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_amo_stall_any  (
    .EN(1'h1),
    .I(lsu_amo_stall_any),
    .O(\$iopadmap$lsu_amo_stall_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[0]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_1  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[1]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_10  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[10]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_11  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[11]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_12  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[12]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_13  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[13]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_14  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[14]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_15  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[15]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_16  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[16]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_17  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[17]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_18  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[18]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_19  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[19]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_2  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[2]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_20  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[20]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_21  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[21]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_22  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[22]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_23  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[23]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_24  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[24]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_25  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[25]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_26  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[26]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_27  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[27]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_28  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[28]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_29  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[29]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_3  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[3]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_30  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[30]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_31  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[31]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_32  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[32]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_33  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[33]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_34  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[34]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_35  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[35]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_36  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[36]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_37  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[37]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_38  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[38]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_39  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[39]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_4  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[4]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_40  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[40]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_5  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[5]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_6  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[6]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_7  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[7]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_8  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[8]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_error_pkt_dc3_9  (
    .EN(1'h1),
    .I(lsu_error_pkt_dc3[9]),
    .O(\$iopadmap$lsu_error_pkt_dc3 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fastint_stall_any  (
    .EN(1'h1),
    .I(lsu_fastint_stall_any),
    .O(\$iopadmap$lsu_fastint_stall_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr  (
    .EN(1'h1),
    .I(lsu_fir_addr[1]),
    .O(\$iopadmap$lsu_fir_addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_1  (
    .EN(1'h1),
    .I(lsu_fir_addr[2]),
    .O(\$iopadmap$lsu_fir_addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_10  (
    .EN(1'h1),
    .I(lsu_fir_addr[11]),
    .O(\$iopadmap$lsu_fir_addr [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_11  (
    .EN(1'h1),
    .I(lsu_fir_addr[12]),
    .O(\$iopadmap$lsu_fir_addr [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_12  (
    .EN(1'h1),
    .I(lsu_fir_addr[13]),
    .O(\$iopadmap$lsu_fir_addr [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_13  (
    .EN(1'h1),
    .I(lsu_fir_addr[14]),
    .O(\$iopadmap$lsu_fir_addr [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_14  (
    .EN(1'h1),
    .I(lsu_fir_addr[15]),
    .O(\$iopadmap$lsu_fir_addr [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_15  (
    .EN(1'h1),
    .I(lsu_fir_addr[16]),
    .O(\$iopadmap$lsu_fir_addr [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_16  (
    .EN(1'h1),
    .I(lsu_fir_addr[17]),
    .O(\$iopadmap$lsu_fir_addr [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_17  (
    .EN(1'h1),
    .I(lsu_fir_addr[18]),
    .O(\$iopadmap$lsu_fir_addr [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_18  (
    .EN(1'h1),
    .I(lsu_fir_addr[19]),
    .O(\$iopadmap$lsu_fir_addr [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_19  (
    .EN(1'h1),
    .I(lsu_fir_addr[20]),
    .O(\$iopadmap$lsu_fir_addr [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_2  (
    .EN(1'h1),
    .I(lsu_fir_addr[3]),
    .O(\$iopadmap$lsu_fir_addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_20  (
    .EN(1'h1),
    .I(lsu_fir_addr[21]),
    .O(\$iopadmap$lsu_fir_addr [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_21  (
    .EN(1'h1),
    .I(lsu_fir_addr[22]),
    .O(\$iopadmap$lsu_fir_addr [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_22  (
    .EN(1'h1),
    .I(lsu_fir_addr[23]),
    .O(\$iopadmap$lsu_fir_addr [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_23  (
    .EN(1'h1),
    .I(lsu_fir_addr[24]),
    .O(\$iopadmap$lsu_fir_addr [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_24  (
    .EN(1'h1),
    .I(lsu_fir_addr[25]),
    .O(\$iopadmap$lsu_fir_addr [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_25  (
    .EN(1'h1),
    .I(lsu_fir_addr[26]),
    .O(\$iopadmap$lsu_fir_addr [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_26  (
    .EN(1'h1),
    .I(lsu_fir_addr[27]),
    .O(\$iopadmap$lsu_fir_addr [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_27  (
    .EN(1'h1),
    .I(lsu_fir_addr[28]),
    .O(\$iopadmap$lsu_fir_addr [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_28  (
    .EN(1'h1),
    .I(lsu_fir_addr[29]),
    .O(\$iopadmap$lsu_fir_addr [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_29  (
    .EN(1'h1),
    .I(lsu_fir_addr[30]),
    .O(\$iopadmap$lsu_fir_addr [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_3  (
    .EN(1'h1),
    .I(lsu_fir_addr[4]),
    .O(\$iopadmap$lsu_fir_addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_30  (
    .EN(1'h1),
    .I(lsu_fir_addr[31]),
    .O(\$iopadmap$lsu_fir_addr [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_4  (
    .EN(1'h1),
    .I(lsu_fir_addr[5]),
    .O(\$iopadmap$lsu_fir_addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_5  (
    .EN(1'h1),
    .I(lsu_fir_addr[6]),
    .O(\$iopadmap$lsu_fir_addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_6  (
    .EN(1'h1),
    .I(lsu_fir_addr[7]),
    .O(\$iopadmap$lsu_fir_addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_7  (
    .EN(1'h1),
    .I(lsu_fir_addr[8]),
    .O(\$iopadmap$lsu_fir_addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_8  (
    .EN(1'h1),
    .I(lsu_fir_addr[9]),
    .O(\$iopadmap$lsu_fir_addr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_addr_9  (
    .EN(1'h1),
    .I(lsu_fir_addr[10]),
    .O(\$iopadmap$lsu_fir_addr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_error  (
    .EN(1'h1),
    .I(lsu_fir_error[0]),
    .O(\$iopadmap$lsu_fir_error [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_fir_error_1  (
    .EN(1'h1),
    .I(lsu_fir_error[1]),
    .O(\$iopadmap$lsu_fir_error [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_idle_any  (
    .EN(1'h1),
    .I(lsu_idle_any),
    .O(\$iopadmap$lsu_idle_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[0]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_1  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[1]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_10  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[10]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_11  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[11]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_12  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[12]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_13  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[13]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_14  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[14]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_15  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[15]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_16  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[16]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_17  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[17]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_18  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[18]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_19  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[19]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_2  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[2]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_20  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[20]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_21  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[21]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_22  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[22]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_23  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[23]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_24  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[24]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_25  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[25]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_26  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[26]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_27  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[27]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_28  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[28]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_29  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[29]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_3  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[3]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_30  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[30]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_31  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[31]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_4  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[4]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_5  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[5]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_6  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[6]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_7  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[7]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_8  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[8]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_addr_any_9  (
    .EN(1'h1),
    .I(lsu_imprecise_error_addr_any[9]),
    .O(\$iopadmap$lsu_imprecise_error_addr_any [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_load_any  (
    .EN(1'h1),
    .I(lsu_imprecise_error_load_any),
    .O(\$iopadmap$lsu_imprecise_error_load_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_imprecise_error_store_any  (
    .EN(1'h1),
    .I(lsu_imprecise_error_store_any),
    .O(\$iopadmap$lsu_imprecise_error_store_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_load_stall_any  (
    .EN(1'h1),
    .I(lsu_load_stall_any),
    .O(\$iopadmap$lsu_load_stall_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[0]),
    .O(\$iopadmap$lsu_nonblock_load_data [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[1]),
    .O(\$iopadmap$lsu_nonblock_load_data [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_10  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[10]),
    .O(\$iopadmap$lsu_nonblock_load_data [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_11  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[11]),
    .O(\$iopadmap$lsu_nonblock_load_data [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_12  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[12]),
    .O(\$iopadmap$lsu_nonblock_load_data [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_13  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[13]),
    .O(\$iopadmap$lsu_nonblock_load_data [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_14  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[14]),
    .O(\$iopadmap$lsu_nonblock_load_data [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_15  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[15]),
    .O(\$iopadmap$lsu_nonblock_load_data [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_16  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[16]),
    .O(\$iopadmap$lsu_nonblock_load_data [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_17  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[17]),
    .O(\$iopadmap$lsu_nonblock_load_data [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_18  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[18]),
    .O(\$iopadmap$lsu_nonblock_load_data [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_19  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[19]),
    .O(\$iopadmap$lsu_nonblock_load_data [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[2]),
    .O(\$iopadmap$lsu_nonblock_load_data [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_20  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[20]),
    .O(\$iopadmap$lsu_nonblock_load_data [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_21  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[21]),
    .O(\$iopadmap$lsu_nonblock_load_data [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_22  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[22]),
    .O(\$iopadmap$lsu_nonblock_load_data [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_23  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[23]),
    .O(\$iopadmap$lsu_nonblock_load_data [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_24  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[24]),
    .O(\$iopadmap$lsu_nonblock_load_data [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_25  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[25]),
    .O(\$iopadmap$lsu_nonblock_load_data [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_26  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[26]),
    .O(\$iopadmap$lsu_nonblock_load_data [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_27  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[27]),
    .O(\$iopadmap$lsu_nonblock_load_data [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_28  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[28]),
    .O(\$iopadmap$lsu_nonblock_load_data [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_29  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[29]),
    .O(\$iopadmap$lsu_nonblock_load_data [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_3  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[3]),
    .O(\$iopadmap$lsu_nonblock_load_data [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_30  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[30]),
    .O(\$iopadmap$lsu_nonblock_load_data [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_31  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[31]),
    .O(\$iopadmap$lsu_nonblock_load_data [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_4  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[4]),
    .O(\$iopadmap$lsu_nonblock_load_data [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_5  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[5]),
    .O(\$iopadmap$lsu_nonblock_load_data [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_6  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[6]),
    .O(\$iopadmap$lsu_nonblock_load_data [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_7  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[7]),
    .O(\$iopadmap$lsu_nonblock_load_data [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_8  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[8]),
    .O(\$iopadmap$lsu_nonblock_load_data [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_9  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data[9]),
    .O(\$iopadmap$lsu_nonblock_load_data [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_error  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data_error),
    .O(\$iopadmap$lsu_nonblock_load_data_error )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_tag  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data_tag[0]),
    .O(\$iopadmap$lsu_nonblock_load_data_tag [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_tag_1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data_tag[1]),
    .O(\$iopadmap$lsu_nonblock_load_data_tag [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_tag_2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data_tag[2]),
    .O(\$iopadmap$lsu_nonblock_load_data_tag [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_tid  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data_tid),
    .O(\$iopadmap$lsu_nonblock_load_data_tid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_data_valid  (
    .EN(1'h1),
    .I(lsu_nonblock_load_data_valid),
    .O(\$iopadmap$lsu_nonblock_load_data_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_dc2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_dc2),
    .O(\$iopadmap$lsu_nonblock_load_inv_dc2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_dc5  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_dc5),
    .O(\$iopadmap$lsu_nonblock_load_inv_dc5 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_tag_dc2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_tag_dc2[0]),
    .O(\$iopadmap$lsu_nonblock_load_inv_tag_dc2 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_tag_dc2_1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_tag_dc2[1]),
    .O(\$iopadmap$lsu_nonblock_load_inv_tag_dc2 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_tag_dc2_2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_tag_dc2[2]),
    .O(\$iopadmap$lsu_nonblock_load_inv_tag_dc2 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_tag_dc5  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_tag_dc5[0]),
    .O(\$iopadmap$lsu_nonblock_load_inv_tag_dc5 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_tag_dc5_1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_tag_dc5[1]),
    .O(\$iopadmap$lsu_nonblock_load_inv_tag_dc5 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_inv_tag_dc5_2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_inv_tag_dc5[2]),
    .O(\$iopadmap$lsu_nonblock_load_inv_tag_dc5 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_tag_dc1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_tag_dc1[0]),
    .O(\$iopadmap$lsu_nonblock_load_tag_dc1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_tag_dc1_1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_tag_dc1[1]),
    .O(\$iopadmap$lsu_nonblock_load_tag_dc1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_tag_dc1_2  (
    .EN(1'h1),
    .I(lsu_nonblock_load_tag_dc1[2]),
    .O(\$iopadmap$lsu_nonblock_load_tag_dc1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_nonblock_load_valid_dc1  (
    .EN(1'h1),
    .I(lsu_nonblock_load_valid_dc1),
    .O(\$iopadmap$lsu_nonblock_load_valid_dc1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p  (
    .I(\$iopadmap$lsu_p [0]),
    .O(lsu_p[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_1  (
    .I(\$iopadmap$lsu_p [1]),
    .O(lsu_p[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_10  (
    .I(\$iopadmap$lsu_p [10]),
    .O(lsu_p[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_11  (
    .I(\$iopadmap$lsu_p [11]),
    .O(lsu_p[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_12  (
    .I(\$iopadmap$lsu_p [12]),
    .O(lsu_p[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_13  (
    .I(\$iopadmap$lsu_p [13]),
    .O(lsu_p[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_14  (
    .I(\$iopadmap$lsu_p [14]),
    .O(lsu_p[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_15  (
    .I(\$iopadmap$lsu_p [15]),
    .O(lsu_p[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_16  (
    .I(\$iopadmap$lsu_p [16]),
    .O(lsu_p[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_17  (
    .I(\$iopadmap$lsu_p [17]),
    .O(lsu_p[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_18  (
    .I(\$iopadmap$lsu_p [18]),
    .O(lsu_p[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_19  (
    .I(\$iopadmap$lsu_p [19]),
    .O(lsu_p[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_2  (
    .I(\$iopadmap$lsu_p [2]),
    .O(lsu_p[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_20  (
    .I(\$iopadmap$lsu_p [20]),
    .O(lsu_p[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_21  (
    .I(\$iopadmap$lsu_p [21]),
    .O(lsu_p[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_22  (
    .I(\$iopadmap$lsu_p [22]),
    .O(lsu_p[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_23  (
    .I(\$iopadmap$lsu_p [23]),
    .O(lsu_p[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_24  (
    .I(\$iopadmap$lsu_p [24]),
    .O(lsu_p[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_25  (
    .I(\$iopadmap$lsu_p [25]),
    .O(lsu_p[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_26  (
    .I(\$iopadmap$lsu_p [26]),
    .O(lsu_p[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_27  (
    .I(\$iopadmap$lsu_p [27]),
    .O(lsu_p[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_28  (
    .I(\$iopadmap$lsu_p [28]),
    .O(lsu_p[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_29  (
    .I(\$iopadmap$lsu_p [29]),
    .O(lsu_p[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_3  (
    .I(\$iopadmap$lsu_p [3]),
    .O(lsu_p[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_30  (
    .I(\$iopadmap$lsu_p [30]),
    .O(lsu_p[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_31  (
    .I(\$iopadmap$lsu_p [31]),
    .O(lsu_p[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_32  (
    .I(\$iopadmap$lsu_p [32]),
    .O(lsu_p[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_4  (
    .I(\$iopadmap$lsu_p [4]),
    .O(lsu_p[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_5  (
    .I(\$iopadmap$lsu_p [5]),
    .O(lsu_p[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_6  (
    .I(\$iopadmap$lsu_p [6]),
    .O(lsu_p[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_7  (
    .I(\$iopadmap$lsu_p [7]),
    .O(lsu_p[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_8  (
    .I(\$iopadmap$lsu_p [8]),
    .O(lsu_p[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.lsu_p_9  (
    .I(\$iopadmap$lsu_p [9]),
    .O(lsu_p[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_bus_busy  (
    .EN(1'h1),
    .I(lsu_pmu_bus_busy),
    .O(\$iopadmap$lsu_pmu_bus_busy )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_bus_error  (
    .EN(1'h1),
    .I(lsu_pmu_bus_error),
    .O(\$iopadmap$lsu_pmu_bus_error )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_bus_misaligned  (
    .EN(1'h1),
    .I(lsu_pmu_bus_misaligned),
    .O(\$iopadmap$lsu_pmu_bus_misaligned )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_bus_trxn  (
    .EN(1'h1),
    .I(lsu_pmu_bus_trxn),
    .O(\$iopadmap$lsu_pmu_bus_trxn )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_load_external_dc3  (
    .EN(1'h1),
    .I(lsu_pmu_load_external_dc3),
    .O(\$iopadmap$lsu_pmu_load_external_dc3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_misaligned_dc3  (
    .EN(1'h1),
    .I(lsu_pmu_misaligned_dc3),
    .O(\$iopadmap$lsu_pmu_misaligned_dc3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_pmu_store_external_dc3  (
    .EN(1'h1),
    .I(lsu_pmu_store_external_dc3),
    .O(\$iopadmap$lsu_pmu_store_external_dc3 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[0]),
    .O(\$iopadmap$lsu_result_corr_dc4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_1  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[1]),
    .O(\$iopadmap$lsu_result_corr_dc4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_10  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[10]),
    .O(\$iopadmap$lsu_result_corr_dc4 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_11  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[11]),
    .O(\$iopadmap$lsu_result_corr_dc4 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_12  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[12]),
    .O(\$iopadmap$lsu_result_corr_dc4 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_13  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[13]),
    .O(\$iopadmap$lsu_result_corr_dc4 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_14  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[14]),
    .O(\$iopadmap$lsu_result_corr_dc4 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_15  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[15]),
    .O(\$iopadmap$lsu_result_corr_dc4 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_16  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[16]),
    .O(\$iopadmap$lsu_result_corr_dc4 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_17  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[17]),
    .O(\$iopadmap$lsu_result_corr_dc4 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_18  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[18]),
    .O(\$iopadmap$lsu_result_corr_dc4 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_19  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[19]),
    .O(\$iopadmap$lsu_result_corr_dc4 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_2  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[2]),
    .O(\$iopadmap$lsu_result_corr_dc4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_20  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[20]),
    .O(\$iopadmap$lsu_result_corr_dc4 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_21  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[21]),
    .O(\$iopadmap$lsu_result_corr_dc4 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_22  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[22]),
    .O(\$iopadmap$lsu_result_corr_dc4 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_23  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[23]),
    .O(\$iopadmap$lsu_result_corr_dc4 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_24  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[24]),
    .O(\$iopadmap$lsu_result_corr_dc4 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_25  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[25]),
    .O(\$iopadmap$lsu_result_corr_dc4 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_26  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[26]),
    .O(\$iopadmap$lsu_result_corr_dc4 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_27  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[27]),
    .O(\$iopadmap$lsu_result_corr_dc4 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_28  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[28]),
    .O(\$iopadmap$lsu_result_corr_dc4 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_29  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[29]),
    .O(\$iopadmap$lsu_result_corr_dc4 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_3  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[3]),
    .O(\$iopadmap$lsu_result_corr_dc4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_30  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[30]),
    .O(\$iopadmap$lsu_result_corr_dc4 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_31  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[31]),
    .O(\$iopadmap$lsu_result_corr_dc4 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_4  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[4]),
    .O(\$iopadmap$lsu_result_corr_dc4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_5  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[5]),
    .O(\$iopadmap$lsu_result_corr_dc4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_6  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[6]),
    .O(\$iopadmap$lsu_result_corr_dc4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_7  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[7]),
    .O(\$iopadmap$lsu_result_corr_dc4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_8  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[8]),
    .O(\$iopadmap$lsu_result_corr_dc4 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_corr_dc4_9  (
    .EN(1'h1),
    .I(lsu_result_corr_dc4[9]),
    .O(\$iopadmap$lsu_result_corr_dc4 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3  (
    .EN(1'h1),
    .I(lsu_result_dc3[0]),
    .O(\$iopadmap$lsu_result_dc3 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_1  (
    .EN(1'h1),
    .I(lsu_result_dc3[1]),
    .O(\$iopadmap$lsu_result_dc3 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_10  (
    .EN(1'h1),
    .I(lsu_result_dc3[10]),
    .O(\$iopadmap$lsu_result_dc3 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_11  (
    .EN(1'h1),
    .I(lsu_result_dc3[11]),
    .O(\$iopadmap$lsu_result_dc3 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_12  (
    .EN(1'h1),
    .I(lsu_result_dc3[12]),
    .O(\$iopadmap$lsu_result_dc3 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_13  (
    .EN(1'h1),
    .I(lsu_result_dc3[13]),
    .O(\$iopadmap$lsu_result_dc3 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_14  (
    .EN(1'h1),
    .I(lsu_result_dc3[14]),
    .O(\$iopadmap$lsu_result_dc3 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_15  (
    .EN(1'h1),
    .I(lsu_result_dc3[15]),
    .O(\$iopadmap$lsu_result_dc3 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_16  (
    .EN(1'h1),
    .I(lsu_result_dc3[16]),
    .O(\$iopadmap$lsu_result_dc3 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_17  (
    .EN(1'h1),
    .I(lsu_result_dc3[17]),
    .O(\$iopadmap$lsu_result_dc3 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_18  (
    .EN(1'h1),
    .I(lsu_result_dc3[18]),
    .O(\$iopadmap$lsu_result_dc3 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_19  (
    .EN(1'h1),
    .I(lsu_result_dc3[19]),
    .O(\$iopadmap$lsu_result_dc3 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_2  (
    .EN(1'h1),
    .I(lsu_result_dc3[2]),
    .O(\$iopadmap$lsu_result_dc3 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_20  (
    .EN(1'h1),
    .I(lsu_result_dc3[20]),
    .O(\$iopadmap$lsu_result_dc3 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_21  (
    .EN(1'h1),
    .I(lsu_result_dc3[21]),
    .O(\$iopadmap$lsu_result_dc3 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_22  (
    .EN(1'h1),
    .I(lsu_result_dc3[22]),
    .O(\$iopadmap$lsu_result_dc3 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_23  (
    .EN(1'h1),
    .I(lsu_result_dc3[23]),
    .O(\$iopadmap$lsu_result_dc3 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_24  (
    .EN(1'h1),
    .I(lsu_result_dc3[24]),
    .O(\$iopadmap$lsu_result_dc3 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_25  (
    .EN(1'h1),
    .I(lsu_result_dc3[25]),
    .O(\$iopadmap$lsu_result_dc3 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_26  (
    .EN(1'h1),
    .I(lsu_result_dc3[26]),
    .O(\$iopadmap$lsu_result_dc3 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_27  (
    .EN(1'h1),
    .I(lsu_result_dc3[27]),
    .O(\$iopadmap$lsu_result_dc3 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_28  (
    .EN(1'h1),
    .I(lsu_result_dc3[28]),
    .O(\$iopadmap$lsu_result_dc3 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_29  (
    .EN(1'h1),
    .I(lsu_result_dc3[29]),
    .O(\$iopadmap$lsu_result_dc3 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_3  (
    .EN(1'h1),
    .I(lsu_result_dc3[3]),
    .O(\$iopadmap$lsu_result_dc3 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_30  (
    .EN(1'h1),
    .I(lsu_result_dc3[30]),
    .O(\$iopadmap$lsu_result_dc3 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_31  (
    .EN(1'h1),
    .I(lsu_result_dc3[31]),
    .O(\$iopadmap$lsu_result_dc3 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_4  (
    .EN(1'h1),
    .I(lsu_result_dc3[4]),
    .O(\$iopadmap$lsu_result_dc3 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_5  (
    .EN(1'h1),
    .I(lsu_result_dc3[5]),
    .O(\$iopadmap$lsu_result_dc3 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_6  (
    .EN(1'h1),
    .I(lsu_result_dc3[6]),
    .O(\$iopadmap$lsu_result_dc3 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_7  (
    .EN(1'h1),
    .I(lsu_result_dc3[7]),
    .O(\$iopadmap$lsu_result_dc3 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_8  (
    .EN(1'h1),
    .I(lsu_result_dc3[8]),
    .O(\$iopadmap$lsu_result_dc3 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_result_dc3_9  (
    .EN(1'h1),
    .I(lsu_result_dc3[9]),
    .O(\$iopadmap$lsu_result_dc3 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[0]),
    .O(\$iopadmap$lsu_rs1_dc1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_1  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[1]),
    .O(\$iopadmap$lsu_rs1_dc1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_10  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[10]),
    .O(\$iopadmap$lsu_rs1_dc1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_11  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[11]),
    .O(\$iopadmap$lsu_rs1_dc1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_12  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[12]),
    .O(\$iopadmap$lsu_rs1_dc1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_13  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[13]),
    .O(\$iopadmap$lsu_rs1_dc1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_14  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[14]),
    .O(\$iopadmap$lsu_rs1_dc1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_15  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[15]),
    .O(\$iopadmap$lsu_rs1_dc1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_16  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[16]),
    .O(\$iopadmap$lsu_rs1_dc1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_17  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[17]),
    .O(\$iopadmap$lsu_rs1_dc1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_18  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[18]),
    .O(\$iopadmap$lsu_rs1_dc1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_19  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[19]),
    .O(\$iopadmap$lsu_rs1_dc1 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_2  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[2]),
    .O(\$iopadmap$lsu_rs1_dc1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_20  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[20]),
    .O(\$iopadmap$lsu_rs1_dc1 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_21  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[21]),
    .O(\$iopadmap$lsu_rs1_dc1 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_22  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[22]),
    .O(\$iopadmap$lsu_rs1_dc1 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_23  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[23]),
    .O(\$iopadmap$lsu_rs1_dc1 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_24  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[24]),
    .O(\$iopadmap$lsu_rs1_dc1 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_25  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[25]),
    .O(\$iopadmap$lsu_rs1_dc1 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_26  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[26]),
    .O(\$iopadmap$lsu_rs1_dc1 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_27  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[27]),
    .O(\$iopadmap$lsu_rs1_dc1 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_28  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[28]),
    .O(\$iopadmap$lsu_rs1_dc1 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_29  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[29]),
    .O(\$iopadmap$lsu_rs1_dc1 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_3  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[3]),
    .O(\$iopadmap$lsu_rs1_dc1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_30  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[30]),
    .O(\$iopadmap$lsu_rs1_dc1 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_31  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[31]),
    .O(\$iopadmap$lsu_rs1_dc1 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_4  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[4]),
    .O(\$iopadmap$lsu_rs1_dc1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_5  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[5]),
    .O(\$iopadmap$lsu_rs1_dc1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_6  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[6]),
    .O(\$iopadmap$lsu_rs1_dc1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_7  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[7]),
    .O(\$iopadmap$lsu_rs1_dc1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_8  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[8]),
    .O(\$iopadmap$lsu_rs1_dc1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_rs1_dc1_9  (
    .EN(1'h1),
    .I(lsu_rs1_dc1[9]),
    .O(\$iopadmap$lsu_rs1_dc1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_sc_success_dc5  (
    .EN(1'h1),
    .I(lsu_sc_success_dc5),
    .O(\$iopadmap$lsu_sc_success_dc5 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_single_ecc_error_incr  (
    .EN(1'h1),
    .I(lsu_single_ecc_error_incr),
    .O(\$iopadmap$lsu_single_ecc_error_incr )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_store_stall_any  (
    .EN(1'h1),
    .I(lsu_store_stall_any),
    .O(\$iopadmap$lsu_store_stall_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_trigger_match_dc4  (
    .EN(1'h1),
    .I(lsu_trigger_match_dc4[0]),
    .O(\$iopadmap$lsu_trigger_match_dc4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_trigger_match_dc4_1  (
    .EN(1'h1),
    .I(lsu_trigger_match_dc4[1]),
    .O(\$iopadmap$lsu_trigger_match_dc4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_trigger_match_dc4_2  (
    .EN(1'h1),
    .I(lsu_trigger_match_dc4[2]),
    .O(\$iopadmap$lsu_trigger_match_dc4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.lsu_trigger_match_dc4_3  (
    .EN(1'h1),
    .I(lsu_trigger_match_dc4[3]),
    .O(\$iopadmap$lsu_trigger_match_dc4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.mexintpend  (
    .EN(1'h1),
    .I(mexintpend),
    .O(\$iopadmap$mexintpend )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.mhwakeup  (
    .EN(1'h1),
    .I(mhwakeup),
    .O(\$iopadmap$mhwakeup )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mpc_debug_halt_ack  (
    .I(\$iopadmap$mpc_debug_halt_ack ),
    .O(mpc_debug_halt_ack)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.mpc_debug_halt_req  (
    .EN(1'h1),
    .I(mpc_debug_halt_req),
    .O(\$iopadmap$mpc_debug_halt_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mpc_debug_run_ack  (
    .I(\$iopadmap$mpc_debug_run_ack ),
    .O(mpc_debug_run_ack)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.mpc_debug_run_req  (
    .EN(1'h1),
    .I(mpc_debug_run_req),
    .O(\$iopadmap$mpc_debug_run_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.mpc_reset_run_req  (
    .EN(1'h1),
    .I(mpc_reset_run_req),
    .O(\$iopadmap$mpc_reset_run_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p  (
    .I(\$iopadmap$mul_p [0]),
    .O(mul_p[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_1  (
    .I(\$iopadmap$mul_p [1]),
    .O(mul_p[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_10  (
    .I(\$iopadmap$mul_p [10]),
    .O(mul_p[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_11  (
    .I(\$iopadmap$mul_p [11]),
    .O(mul_p[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_12  (
    .I(\$iopadmap$mul_p [12]),
    .O(mul_p[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_13  (
    .I(\$iopadmap$mul_p [13]),
    .O(mul_p[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_14  (
    .I(\$iopadmap$mul_p [14]),
    .O(mul_p[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_15  (
    .I(\$iopadmap$mul_p [15]),
    .O(mul_p[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_16  (
    .I(\$iopadmap$mul_p [16]),
    .O(mul_p[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_17  (
    .I(\$iopadmap$mul_p [17]),
    .O(mul_p[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_18  (
    .I(\$iopadmap$mul_p [18]),
    .O(mul_p[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_19  (
    .I(\$iopadmap$mul_p [19]),
    .O(mul_p[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_2  (
    .I(\$iopadmap$mul_p [2]),
    .O(mul_p[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_20  (
    .I(\$iopadmap$mul_p [20]),
    .O(mul_p[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_21  (
    .I(\$iopadmap$mul_p [21]),
    .O(mul_p[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_22  (
    .I(\$iopadmap$mul_p [22]),
    .O(mul_p[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_23  (
    .I(\$iopadmap$mul_p [23]),
    .O(mul_p[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_24  (
    .I(\$iopadmap$mul_p [24]),
    .O(mul_p[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_3  (
    .I(\$iopadmap$mul_p [3]),
    .O(mul_p[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_4  (
    .I(\$iopadmap$mul_p [4]),
    .O(mul_p[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_5  (
    .I(\$iopadmap$mul_p [5]),
    .O(mul_p[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_6  (
    .I(\$iopadmap$mul_p [6]),
    .O(mul_p[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_7  (
    .I(\$iopadmap$mul_p [7]),
    .O(mul_p[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_8  (
    .I(\$iopadmap$mul_p [8]),
    .O(mul_p[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.mul_p_9  (
    .I(\$iopadmap$mul_p [9]),
    .O(mul_p[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_int  (
    .EN(1'h1),
    .I(nmi_int),
    .O(\$iopadmap$nmi_int )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec  (
    .EN(1'h1),
    .I(nmi_vec[1]),
    .O(\$iopadmap$nmi_vec [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_1  (
    .EN(1'h1),
    .I(nmi_vec[2]),
    .O(\$iopadmap$nmi_vec [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_10  (
    .EN(1'h1),
    .I(nmi_vec[11]),
    .O(\$iopadmap$nmi_vec [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_11  (
    .EN(1'h1),
    .I(nmi_vec[12]),
    .O(\$iopadmap$nmi_vec [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_12  (
    .EN(1'h1),
    .I(nmi_vec[13]),
    .O(\$iopadmap$nmi_vec [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_13  (
    .EN(1'h1),
    .I(nmi_vec[14]),
    .O(\$iopadmap$nmi_vec [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_14  (
    .EN(1'h1),
    .I(nmi_vec[15]),
    .O(\$iopadmap$nmi_vec [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_15  (
    .EN(1'h1),
    .I(nmi_vec[16]),
    .O(\$iopadmap$nmi_vec [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_16  (
    .EN(1'h1),
    .I(nmi_vec[17]),
    .O(\$iopadmap$nmi_vec [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_17  (
    .EN(1'h1),
    .I(nmi_vec[18]),
    .O(\$iopadmap$nmi_vec [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_18  (
    .EN(1'h1),
    .I(nmi_vec[19]),
    .O(\$iopadmap$nmi_vec [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_19  (
    .EN(1'h1),
    .I(nmi_vec[20]),
    .O(\$iopadmap$nmi_vec [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_2  (
    .EN(1'h1),
    .I(nmi_vec[3]),
    .O(\$iopadmap$nmi_vec [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_20  (
    .EN(1'h1),
    .I(nmi_vec[21]),
    .O(\$iopadmap$nmi_vec [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_21  (
    .EN(1'h1),
    .I(nmi_vec[22]),
    .O(\$iopadmap$nmi_vec [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_22  (
    .EN(1'h1),
    .I(nmi_vec[23]),
    .O(\$iopadmap$nmi_vec [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_23  (
    .EN(1'h1),
    .I(nmi_vec[24]),
    .O(\$iopadmap$nmi_vec [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_24  (
    .EN(1'h1),
    .I(nmi_vec[25]),
    .O(\$iopadmap$nmi_vec [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_25  (
    .EN(1'h1),
    .I(nmi_vec[26]),
    .O(\$iopadmap$nmi_vec [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_26  (
    .EN(1'h1),
    .I(nmi_vec[27]),
    .O(\$iopadmap$nmi_vec [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_27  (
    .EN(1'h1),
    .I(nmi_vec[28]),
    .O(\$iopadmap$nmi_vec [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_28  (
    .EN(1'h1),
    .I(nmi_vec[29]),
    .O(\$iopadmap$nmi_vec [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_29  (
    .EN(1'h1),
    .I(nmi_vec[30]),
    .O(\$iopadmap$nmi_vec [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_3  (
    .EN(1'h1),
    .I(nmi_vec[4]),
    .O(\$iopadmap$nmi_vec [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_30  (
    .EN(1'h1),
    .I(nmi_vec[31]),
    .O(\$iopadmap$nmi_vec [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_4  (
    .EN(1'h1),
    .I(nmi_vec[5]),
    .O(\$iopadmap$nmi_vec [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_5  (
    .EN(1'h1),
    .I(nmi_vec[6]),
    .O(\$iopadmap$nmi_vec [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_6  (
    .EN(1'h1),
    .I(nmi_vec[7]),
    .O(\$iopadmap$nmi_vec [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_7  (
    .EN(1'h1),
    .I(nmi_vec[8]),
    .O(\$iopadmap$nmi_vec [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_8  (
    .EN(1'h1),
    .I(nmi_vec[9]),
    .O(\$iopadmap$nmi_vec [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.nmi_vec_9  (
    .EN(1'h1),
    .I(nmi_vec[10]),
    .O(\$iopadmap$nmi_vec [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.o_cpu_halt_ack  (
    .I(\$iopadmap$o_cpu_halt_ack ),
    .O(o_cpu_halt_ack)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.o_cpu_halt_status  (
    .I(\$iopadmap$o_cpu_halt_status ),
    .O(o_cpu_halt_status)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.o_cpu_run_ack  (
    .I(\$iopadmap$o_cpu_run_ack ),
    .O(o_cpu_run_ack)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.o_debug_mode_status  (
    .I(\$iopadmap$dec_tlu_debug_mode ),
    .O(o_debug_mode_status)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid  (
    .EN(1'h1),
    .I(pic_claimid[0]),
    .O(\$iopadmap$pic_claimid [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_1  (
    .EN(1'h1),
    .I(pic_claimid[1]),
    .O(\$iopadmap$pic_claimid [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_2  (
    .EN(1'h1),
    .I(pic_claimid[2]),
    .O(\$iopadmap$pic_claimid [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_3  (
    .EN(1'h1),
    .I(pic_claimid[3]),
    .O(\$iopadmap$pic_claimid [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_4  (
    .EN(1'h1),
    .I(pic_claimid[4]),
    .O(\$iopadmap$pic_claimid [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_5  (
    .EN(1'h1),
    .I(pic_claimid[5]),
    .O(\$iopadmap$pic_claimid [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_6  (
    .EN(1'h1),
    .I(pic_claimid[6]),
    .O(\$iopadmap$pic_claimid [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_claimid_7  (
    .EN(1'h1),
    .I(pic_claimid[7]),
    .O(\$iopadmap$pic_claimid [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_pl  (
    .EN(1'h1),
    .I(pic_pl[0]),
    .O(\$iopadmap$pic_pl [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_pl_1  (
    .EN(1'h1),
    .I(pic_pl[1]),
    .O(\$iopadmap$pic_pl [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_pl_2  (
    .EN(1'h1),
    .I(pic_pl[2]),
    .O(\$iopadmap$pic_pl [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.pic_pl_3  (
    .EN(1'h1),
    .I(pic_pl[3]),
    .O(\$iopadmap$pic_pl [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2  (
    .I(\$iopadmap$pred_correct_npc_e2 [0]),
    .O(pred_correct_npc_e2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_1  (
    .I(\$iopadmap$pred_correct_npc_e2 [1]),
    .O(pred_correct_npc_e2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_10  (
    .I(\$iopadmap$pred_correct_npc_e2 [10]),
    .O(pred_correct_npc_e2[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_11  (
    .I(\$iopadmap$pred_correct_npc_e2 [11]),
    .O(pred_correct_npc_e2[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_12  (
    .I(\$iopadmap$pred_correct_npc_e2 [12]),
    .O(pred_correct_npc_e2[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_13  (
    .I(\$iopadmap$pred_correct_npc_e2 [13]),
    .O(pred_correct_npc_e2[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_14  (
    .I(\$iopadmap$pred_correct_npc_e2 [14]),
    .O(pred_correct_npc_e2[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_15  (
    .I(\$iopadmap$pred_correct_npc_e2 [15]),
    .O(pred_correct_npc_e2[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_16  (
    .I(\$iopadmap$pred_correct_npc_e2 [16]),
    .O(pred_correct_npc_e2[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_17  (
    .I(\$iopadmap$pred_correct_npc_e2 [17]),
    .O(pred_correct_npc_e2[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_18  (
    .I(\$iopadmap$pred_correct_npc_e2 [18]),
    .O(pred_correct_npc_e2[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_19  (
    .I(\$iopadmap$pred_correct_npc_e2 [19]),
    .O(pred_correct_npc_e2[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_2  (
    .I(\$iopadmap$pred_correct_npc_e2 [2]),
    .O(pred_correct_npc_e2[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_20  (
    .I(\$iopadmap$pred_correct_npc_e2 [20]),
    .O(pred_correct_npc_e2[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_21  (
    .I(\$iopadmap$pred_correct_npc_e2 [21]),
    .O(pred_correct_npc_e2[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_22  (
    .I(\$iopadmap$pred_correct_npc_e2 [22]),
    .O(pred_correct_npc_e2[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_23  (
    .I(\$iopadmap$pred_correct_npc_e2 [23]),
    .O(pred_correct_npc_e2[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_24  (
    .I(\$iopadmap$pred_correct_npc_e2 [24]),
    .O(pred_correct_npc_e2[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_25  (
    .I(\$iopadmap$pred_correct_npc_e2 [25]),
    .O(pred_correct_npc_e2[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_26  (
    .I(\$iopadmap$pred_correct_npc_e2 [26]),
    .O(pred_correct_npc_e2[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_27  (
    .I(\$iopadmap$pred_correct_npc_e2 [27]),
    .O(pred_correct_npc_e2[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_28  (
    .I(\$iopadmap$pred_correct_npc_e2 [28]),
    .O(pred_correct_npc_e2[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_29  (
    .I(\$iopadmap$pred_correct_npc_e2 [29]),
    .O(pred_correct_npc_e2[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_3  (
    .I(\$iopadmap$pred_correct_npc_e2 [3]),
    .O(pred_correct_npc_e2[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_30  (
    .I(\$iopadmap$pred_correct_npc_e2 [30]),
    .O(pred_correct_npc_e2[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_4  (
    .I(\$iopadmap$pred_correct_npc_e2 [4]),
    .O(pred_correct_npc_e2[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_5  (
    .I(\$iopadmap$pred_correct_npc_e2 [5]),
    .O(pred_correct_npc_e2[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_6  (
    .I(\$iopadmap$pred_correct_npc_e2 [6]),
    .O(pred_correct_npc_e2[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_7  (
    .I(\$iopadmap$pred_correct_npc_e2 [7]),
    .O(pred_correct_npc_e2[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_8  (
    .I(\$iopadmap$pred_correct_npc_e2 [8]),
    .O(pred_correct_npc_e2[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.pred_correct_npc_e2_9  (
    .I(\$iopadmap$pred_correct_npc_e2 [9]),
    .O(pred_correct_npc_e2[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_l  (
    .EN(1'h1),
    .I(rst_l),
    .O(\$iopadmap$rst_l )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec  (
    .EN(1'h1),
    .I(rst_vec[1]),
    .O(\$iopadmap$rst_vec [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_1  (
    .EN(1'h1),
    .I(rst_vec[2]),
    .O(\$iopadmap$rst_vec [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_10  (
    .EN(1'h1),
    .I(rst_vec[11]),
    .O(\$iopadmap$rst_vec [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_11  (
    .EN(1'h1),
    .I(rst_vec[12]),
    .O(\$iopadmap$rst_vec [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_12  (
    .EN(1'h1),
    .I(rst_vec[13]),
    .O(\$iopadmap$rst_vec [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_13  (
    .EN(1'h1),
    .I(rst_vec[14]),
    .O(\$iopadmap$rst_vec [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_14  (
    .EN(1'h1),
    .I(rst_vec[15]),
    .O(\$iopadmap$rst_vec [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_15  (
    .EN(1'h1),
    .I(rst_vec[16]),
    .O(\$iopadmap$rst_vec [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_16  (
    .EN(1'h1),
    .I(rst_vec[17]),
    .O(\$iopadmap$rst_vec [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_17  (
    .EN(1'h1),
    .I(rst_vec[18]),
    .O(\$iopadmap$rst_vec [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_18  (
    .EN(1'h1),
    .I(rst_vec[19]),
    .O(\$iopadmap$rst_vec [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_19  (
    .EN(1'h1),
    .I(rst_vec[20]),
    .O(\$iopadmap$rst_vec [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_2  (
    .EN(1'h1),
    .I(rst_vec[3]),
    .O(\$iopadmap$rst_vec [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_20  (
    .EN(1'h1),
    .I(rst_vec[21]),
    .O(\$iopadmap$rst_vec [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_21  (
    .EN(1'h1),
    .I(rst_vec[22]),
    .O(\$iopadmap$rst_vec [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_22  (
    .EN(1'h1),
    .I(rst_vec[23]),
    .O(\$iopadmap$rst_vec [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_23  (
    .EN(1'h1),
    .I(rst_vec[24]),
    .O(\$iopadmap$rst_vec [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_24  (
    .EN(1'h1),
    .I(rst_vec[25]),
    .O(\$iopadmap$rst_vec [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_25  (
    .EN(1'h1),
    .I(rst_vec[26]),
    .O(\$iopadmap$rst_vec [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_26  (
    .EN(1'h1),
    .I(rst_vec[27]),
    .O(\$iopadmap$rst_vec [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_27  (
    .EN(1'h1),
    .I(rst_vec[28]),
    .O(\$iopadmap$rst_vec [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_28  (
    .EN(1'h1),
    .I(rst_vec[29]),
    .O(\$iopadmap$rst_vec [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_29  (
    .EN(1'h1),
    .I(rst_vec[30]),
    .O(\$iopadmap$rst_vec [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_3  (
    .EN(1'h1),
    .I(rst_vec[4]),
    .O(\$iopadmap$rst_vec [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_30  (
    .EN(1'h1),
    .I(rst_vec[31]),
    .O(\$iopadmap$rst_vec [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_4  (
    .EN(1'h1),
    .I(rst_vec[5]),
    .O(\$iopadmap$rst_vec [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_5  (
    .EN(1'h1),
    .I(rst_vec[6]),
    .O(\$iopadmap$rst_vec [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_6  (
    .EN(1'h1),
    .I(rst_vec[7]),
    .O(\$iopadmap$rst_vec [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_7  (
    .EN(1'h1),
    .I(rst_vec[8]),
    .O(\$iopadmap$rst_vec [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_8  (
    .EN(1'h1),
    .I(rst_vec[9]),
    .O(\$iopadmap$rst_vec [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.rst_vec_9  (
    .EN(1'h1),
    .I(rst_vec[10]),
    .O(\$iopadmap$rst_vec [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.scan_mode  (
    .EN(1'h1),
    .I(scan_mode),
    .O(\$iopadmap$scan_mode )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.soft_int  (
    .EN(1'h1),
    .I(soft_int),
    .O(\$iopadmap$soft_int )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.timer_int  (
    .EN(1'h1),
    .I(timer_int),
    .O(\$iopadmap$timer_int )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt  (
    .I(\$iopadmap$trace_rv_trace_pkt [0]),
    .O(trace_rv_trace_pkt[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_1  (
    .I(\$iopadmap$trace_rv_trace_pkt [1]),
    .O(trace_rv_trace_pkt[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_10  (
    .I(\$iopadmap$trace_rv_trace_pkt [10]),
    .O(trace_rv_trace_pkt[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_100  (
    .I(\$iopadmap$trace_rv_trace_pkt [100]),
    .O(trace_rv_trace_pkt[100])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_101  (
    .I(\$iopadmap$trace_rv_trace_pkt [101]),
    .O(trace_rv_trace_pkt[101])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_102  (
    .I(\$iopadmap$trace_rv_trace_pkt [102]),
    .O(trace_rv_trace_pkt[102])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_103  (
    .I(\$iopadmap$trace_rv_trace_pkt [103]),
    .O(trace_rv_trace_pkt[103])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_104  (
    .I(\$iopadmap$trace_rv_trace_pkt [104]),
    .O(trace_rv_trace_pkt[104])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_105  (
    .I(\$iopadmap$trace_rv_trace_pkt [105]),
    .O(trace_rv_trace_pkt[105])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_106  (
    .I(\$iopadmap$trace_rv_trace_pkt [106]),
    .O(trace_rv_trace_pkt[106])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_107  (
    .I(\$iopadmap$trace_rv_trace_pkt [107]),
    .O(trace_rv_trace_pkt[107])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_108  (
    .I(\$iopadmap$trace_rv_trace_pkt [108]),
    .O(trace_rv_trace_pkt[108])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_109  (
    .I(\$iopadmap$trace_rv_trace_pkt [109]),
    .O(trace_rv_trace_pkt[109])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_11  (
    .I(\$iopadmap$trace_rv_trace_pkt [11]),
    .O(trace_rv_trace_pkt[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_110  (
    .I(\$iopadmap$trace_rv_trace_pkt [110]),
    .O(trace_rv_trace_pkt[110])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_111  (
    .I(\$iopadmap$trace_rv_trace_pkt [111]),
    .O(trace_rv_trace_pkt[111])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_112  (
    .I(\$iopadmap$trace_rv_trace_pkt [112]),
    .O(trace_rv_trace_pkt[112])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_113  (
    .I(\$iopadmap$trace_rv_trace_pkt [113]),
    .O(trace_rv_trace_pkt[113])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_114  (
    .I(\$iopadmap$trace_rv_trace_pkt [114]),
    .O(trace_rv_trace_pkt[114])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_115  (
    .I(\$iopadmap$trace_rv_trace_pkt [115]),
    .O(trace_rv_trace_pkt[115])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_116  (
    .I(\$iopadmap$trace_rv_trace_pkt [116]),
    .O(trace_rv_trace_pkt[116])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_117  (
    .I(\$iopadmap$trace_rv_trace_pkt [117]),
    .O(trace_rv_trace_pkt[117])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_118  (
    .I(\$iopadmap$trace_rv_trace_pkt [118]),
    .O(trace_rv_trace_pkt[118])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_119  (
    .I(\$iopadmap$trace_rv_trace_pkt [119]),
    .O(trace_rv_trace_pkt[119])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_12  (
    .I(\$iopadmap$trace_rv_trace_pkt [12]),
    .O(trace_rv_trace_pkt[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_120  (
    .I(\$iopadmap$trace_rv_trace_pkt [120]),
    .O(trace_rv_trace_pkt[120])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_121  (
    .I(\$iopadmap$trace_rv_trace_pkt [121]),
    .O(trace_rv_trace_pkt[121])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_122  (
    .I(\$iopadmap$trace_rv_trace_pkt [122]),
    .O(trace_rv_trace_pkt[122])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_123  (
    .I(\$iopadmap$trace_rv_trace_pkt [123]),
    .O(trace_rv_trace_pkt[123])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_124  (
    .I(\$iopadmap$trace_rv_trace_pkt [124]),
    .O(trace_rv_trace_pkt[124])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_125  (
    .I(\$iopadmap$trace_rv_trace_pkt [125]),
    .O(trace_rv_trace_pkt[125])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_126  (
    .I(\$iopadmap$trace_rv_trace_pkt [126]),
    .O(trace_rv_trace_pkt[126])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_127  (
    .I(\$iopadmap$trace_rv_trace_pkt [127]),
    .O(trace_rv_trace_pkt[127])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_128  (
    .I(\$iopadmap$trace_rv_trace_pkt [128]),
    .O(trace_rv_trace_pkt[128])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_129  (
    .I(\$iopadmap$trace_rv_trace_pkt [129]),
    .O(trace_rv_trace_pkt[129])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_13  (
    .I(\$iopadmap$trace_rv_trace_pkt [13]),
    .O(trace_rv_trace_pkt[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_130  (
    .I(\$iopadmap$trace_rv_trace_pkt [130]),
    .O(trace_rv_trace_pkt[130])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_131  (
    .I(\$iopadmap$trace_rv_trace_pkt [131]),
    .O(trace_rv_trace_pkt[131])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_132  (
    .I(\$iopadmap$trace_rv_trace_pkt [132]),
    .O(trace_rv_trace_pkt[132])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_133  (
    .I(\$iopadmap$trace_rv_trace_pkt [133]),
    .O(trace_rv_trace_pkt[133])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_134  (
    .I(\$iopadmap$trace_rv_trace_pkt [134]),
    .O(trace_rv_trace_pkt[134])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_135  (
    .I(\$iopadmap$trace_rv_trace_pkt [135]),
    .O(trace_rv_trace_pkt[135])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_136  (
    .I(\$iopadmap$trace_rv_trace_pkt [136]),
    .O(trace_rv_trace_pkt[136])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_137  (
    .I(\$iopadmap$trace_rv_trace_pkt [137]),
    .O(trace_rv_trace_pkt[137])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_138  (
    .I(\$iopadmap$trace_rv_trace_pkt [138]),
    .O(trace_rv_trace_pkt[138])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_139  (
    .I(\$iopadmap$trace_rv_trace_pkt [139]),
    .O(trace_rv_trace_pkt[139])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_14  (
    .I(\$iopadmap$trace_rv_trace_pkt [14]),
    .O(trace_rv_trace_pkt[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_140  (
    .I(\$iopadmap$trace_rv_trace_pkt [140]),
    .O(trace_rv_trace_pkt[140])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_141  (
    .I(\$iopadmap$trace_rv_trace_pkt [141]),
    .O(trace_rv_trace_pkt[141])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_142  (
    .I(\$iopadmap$trace_rv_trace_pkt [142]),
    .O(trace_rv_trace_pkt[142])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_143  (
    .I(\$iopadmap$trace_rv_trace_pkt [143]),
    .O(trace_rv_trace_pkt[143])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_144  (
    .I(\$iopadmap$trace_rv_trace_pkt [144]),
    .O(trace_rv_trace_pkt[144])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_145  (
    .I(\$iopadmap$trace_rv_trace_pkt [145]),
    .O(trace_rv_trace_pkt[145])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_146  (
    .I(\$iopadmap$trace_rv_trace_pkt [146]),
    .O(trace_rv_trace_pkt[146])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_147  (
    .I(\$iopadmap$trace_rv_trace_pkt [147]),
    .O(trace_rv_trace_pkt[147])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_148  (
    .I(\$iopadmap$trace_rv_trace_pkt [148]),
    .O(trace_rv_trace_pkt[148])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_149  (
    .I(\$iopadmap$trace_rv_trace_pkt [149]),
    .O(trace_rv_trace_pkt[149])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_15  (
    .I(\$iopadmap$trace_rv_trace_pkt [15]),
    .O(trace_rv_trace_pkt[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_150  (
    .I(\$iopadmap$trace_rv_trace_pkt [150]),
    .O(trace_rv_trace_pkt[150])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_151  (
    .I(\$iopadmap$trace_rv_trace_pkt [151]),
    .O(trace_rv_trace_pkt[151])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_152  (
    .I(\$iopadmap$trace_rv_trace_pkt [152]),
    .O(trace_rv_trace_pkt[152])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_153  (
    .I(\$iopadmap$trace_rv_trace_pkt [153]),
    .O(trace_rv_trace_pkt[153])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_154  (
    .I(\$iopadmap$trace_rv_trace_pkt [154]),
    .O(trace_rv_trace_pkt[154])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_155  (
    .I(\$iopadmap$trace_rv_trace_pkt [155]),
    .O(trace_rv_trace_pkt[155])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_156  (
    .I(\$iopadmap$trace_rv_trace_pkt [156]),
    .O(trace_rv_trace_pkt[156])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_157  (
    .I(\$iopadmap$trace_rv_trace_pkt [157]),
    .O(trace_rv_trace_pkt[157])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_158  (
    .I(\$iopadmap$trace_rv_trace_pkt [158]),
    .O(trace_rv_trace_pkt[158])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_159  (
    .I(\$iopadmap$trace_rv_trace_pkt [159]),
    .O(trace_rv_trace_pkt[159])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_16  (
    .I(\$iopadmap$trace_rv_trace_pkt [16]),
    .O(trace_rv_trace_pkt[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_160  (
    .I(\$iopadmap$trace_rv_trace_pkt [160]),
    .O(trace_rv_trace_pkt[160])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_161  (
    .I(\$iopadmap$trace_rv_trace_pkt [161]),
    .O(trace_rv_trace_pkt[161])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_162  (
    .I(\$iopadmap$trace_rv_trace_pkt [162]),
    .O(trace_rv_trace_pkt[162])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_163  (
    .I(\$iopadmap$trace_rv_trace_pkt [163]),
    .O(trace_rv_trace_pkt[163])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_164  (
    .I(\$iopadmap$trace_rv_trace_pkt [164]),
    .O(trace_rv_trace_pkt[164])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_165  (
    .I(\$iopadmap$trace_rv_trace_pkt [165]),
    .O(trace_rv_trace_pkt[165])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_166  (
    .I(\$iopadmap$trace_rv_trace_pkt [166]),
    .O(trace_rv_trace_pkt[166])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_167  (
    .I(\$iopadmap$trace_rv_trace_pkt [167]),
    .O(trace_rv_trace_pkt[167])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_168  (
    .I(\$iopadmap$trace_rv_trace_pkt [168]),
    .O(trace_rv_trace_pkt[168])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_169  (
    .I(\$iopadmap$trace_rv_trace_pkt [169]),
    .O(trace_rv_trace_pkt[169])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_17  (
    .I(\$iopadmap$trace_rv_trace_pkt [17]),
    .O(trace_rv_trace_pkt[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_170  (
    .I(\$iopadmap$trace_rv_trace_pkt [170]),
    .O(trace_rv_trace_pkt[170])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_18  (
    .I(\$iopadmap$trace_rv_trace_pkt [18]),
    .O(trace_rv_trace_pkt[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_19  (
    .I(\$iopadmap$trace_rv_trace_pkt [19]),
    .O(trace_rv_trace_pkt[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_2  (
    .I(\$iopadmap$trace_rv_trace_pkt [2]),
    .O(trace_rv_trace_pkt[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_20  (
    .I(\$iopadmap$trace_rv_trace_pkt [20]),
    .O(trace_rv_trace_pkt[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_21  (
    .I(\$iopadmap$trace_rv_trace_pkt [21]),
    .O(trace_rv_trace_pkt[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_22  (
    .I(\$iopadmap$trace_rv_trace_pkt [22]),
    .O(trace_rv_trace_pkt[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_23  (
    .I(\$iopadmap$trace_rv_trace_pkt [23]),
    .O(trace_rv_trace_pkt[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_24  (
    .I(\$iopadmap$trace_rv_trace_pkt [24]),
    .O(trace_rv_trace_pkt[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_25  (
    .I(\$iopadmap$trace_rv_trace_pkt [25]),
    .O(trace_rv_trace_pkt[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_26  (
    .I(\$iopadmap$trace_rv_trace_pkt [26]),
    .O(trace_rv_trace_pkt[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_27  (
    .I(\$iopadmap$trace_rv_trace_pkt [27]),
    .O(trace_rv_trace_pkt[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_28  (
    .I(\$iopadmap$trace_rv_trace_pkt [28]),
    .O(trace_rv_trace_pkt[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_29  (
    .I(\$iopadmap$trace_rv_trace_pkt [29]),
    .O(trace_rv_trace_pkt[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_3  (
    .I(\$iopadmap$trace_rv_trace_pkt [3]),
    .O(trace_rv_trace_pkt[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_30  (
    .I(\$iopadmap$trace_rv_trace_pkt [30]),
    .O(trace_rv_trace_pkt[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_31  (
    .I(\$iopadmap$trace_rv_trace_pkt [31]),
    .O(trace_rv_trace_pkt[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_32  (
    .I(\$iopadmap$trace_rv_trace_pkt [32]),
    .O(trace_rv_trace_pkt[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_33  (
    .I(\$iopadmap$trace_rv_trace_pkt [33]),
    .O(trace_rv_trace_pkt[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_34  (
    .I(\$iopadmap$trace_rv_trace_pkt [34]),
    .O(trace_rv_trace_pkt[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_35  (
    .I(\$iopadmap$trace_rv_trace_pkt [35]),
    .O(trace_rv_trace_pkt[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_36  (
    .I(\$iopadmap$trace_rv_trace_pkt [36]),
    .O(trace_rv_trace_pkt[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_37  (
    .I(\$iopadmap$trace_rv_trace_pkt [37]),
    .O(trace_rv_trace_pkt[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_38  (
    .I(\$iopadmap$trace_rv_trace_pkt [38]),
    .O(trace_rv_trace_pkt[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_39  (
    .I(\$iopadmap$trace_rv_trace_pkt [39]),
    .O(trace_rv_trace_pkt[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_4  (
    .I(\$iopadmap$trace_rv_trace_pkt [4]),
    .O(trace_rv_trace_pkt[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_40  (
    .I(\$iopadmap$trace_rv_trace_pkt [40]),
    .O(trace_rv_trace_pkt[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_41  (
    .I(\$iopadmap$trace_rv_trace_pkt [41]),
    .O(trace_rv_trace_pkt[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_42  (
    .I(\$iopadmap$trace_rv_trace_pkt [42]),
    .O(trace_rv_trace_pkt[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_43  (
    .I(\$iopadmap$trace_rv_trace_pkt [43]),
    .O(trace_rv_trace_pkt[43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_44  (
    .I(\$iopadmap$trace_rv_trace_pkt [44]),
    .O(trace_rv_trace_pkt[44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_45  (
    .I(\$iopadmap$trace_rv_trace_pkt [45]),
    .O(trace_rv_trace_pkt[45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_46  (
    .I(\$iopadmap$trace_rv_trace_pkt [46]),
    .O(trace_rv_trace_pkt[46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_47  (
    .I(\$iopadmap$trace_rv_trace_pkt [47]),
    .O(trace_rv_trace_pkt[47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_48  (
    .I(\$iopadmap$trace_rv_trace_pkt [48]),
    .O(trace_rv_trace_pkt[48])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_49  (
    .I(\$iopadmap$trace_rv_trace_pkt [49]),
    .O(trace_rv_trace_pkt[49])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_5  (
    .I(\$iopadmap$trace_rv_trace_pkt [5]),
    .O(trace_rv_trace_pkt[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_50  (
    .I(\$iopadmap$trace_rv_trace_pkt [50]),
    .O(trace_rv_trace_pkt[50])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_51  (
    .I(\$iopadmap$trace_rv_trace_pkt [51]),
    .O(trace_rv_trace_pkt[51])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_52  (
    .I(\$iopadmap$trace_rv_trace_pkt [52]),
    .O(trace_rv_trace_pkt[52])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_53  (
    .I(\$iopadmap$trace_rv_trace_pkt [53]),
    .O(trace_rv_trace_pkt[53])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_54  (
    .I(\$iopadmap$trace_rv_trace_pkt [54]),
    .O(trace_rv_trace_pkt[54])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_55  (
    .I(\$iopadmap$trace_rv_trace_pkt [55]),
    .O(trace_rv_trace_pkt[55])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_56  (
    .I(\$iopadmap$trace_rv_trace_pkt [56]),
    .O(trace_rv_trace_pkt[56])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_57  (
    .I(\$iopadmap$trace_rv_trace_pkt [57]),
    .O(trace_rv_trace_pkt[57])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_58  (
    .I(\$iopadmap$trace_rv_trace_pkt [58]),
    .O(trace_rv_trace_pkt[58])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_59  (
    .I(\$iopadmap$trace_rv_trace_pkt [59]),
    .O(trace_rv_trace_pkt[59])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_6  (
    .I(\$iopadmap$trace_rv_trace_pkt [6]),
    .O(trace_rv_trace_pkt[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_60  (
    .I(\$iopadmap$trace_rv_trace_pkt [60]),
    .O(trace_rv_trace_pkt[60])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_61  (
    .I(\$iopadmap$trace_rv_trace_pkt [61]),
    .O(trace_rv_trace_pkt[61])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_62  (
    .I(\$iopadmap$trace_rv_trace_pkt [62]),
    .O(trace_rv_trace_pkt[62])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_63  (
    .I(\$iopadmap$trace_rv_trace_pkt [63]),
    .O(trace_rv_trace_pkt[63])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_64  (
    .I(\$iopadmap$trace_rv_trace_pkt [64]),
    .O(trace_rv_trace_pkt[64])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_65  (
    .I(\$iopadmap$trace_rv_trace_pkt [65]),
    .O(trace_rv_trace_pkt[65])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_66  (
    .I(\$iopadmap$trace_rv_trace_pkt [66]),
    .O(trace_rv_trace_pkt[66])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_67  (
    .I(\$iopadmap$trace_rv_trace_pkt [67]),
    .O(trace_rv_trace_pkt[67])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_68  (
    .I(\$iopadmap$trace_rv_trace_pkt [68]),
    .O(trace_rv_trace_pkt[68])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_69  (
    .I(\$iopadmap$trace_rv_trace_pkt [69]),
    .O(trace_rv_trace_pkt[69])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_7  (
    .I(\$iopadmap$trace_rv_trace_pkt [7]),
    .O(trace_rv_trace_pkt[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_70  (
    .I(\$iopadmap$trace_rv_trace_pkt [70]),
    .O(trace_rv_trace_pkt[70])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_71  (
    .I(\$iopadmap$trace_rv_trace_pkt [71]),
    .O(trace_rv_trace_pkt[71])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_72  (
    .I(\$iopadmap$trace_rv_trace_pkt [72]),
    .O(trace_rv_trace_pkt[72])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_73  (
    .I(\$iopadmap$trace_rv_trace_pkt [73]),
    .O(trace_rv_trace_pkt[73])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_74  (
    .I(\$iopadmap$trace_rv_trace_pkt [74]),
    .O(trace_rv_trace_pkt[74])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_75  (
    .I(\$iopadmap$trace_rv_trace_pkt [75]),
    .O(trace_rv_trace_pkt[75])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_76  (
    .I(\$iopadmap$trace_rv_trace_pkt [76]),
    .O(trace_rv_trace_pkt[76])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_77  (
    .I(\$iopadmap$trace_rv_trace_pkt [77]),
    .O(trace_rv_trace_pkt[77])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_78  (
    .I(\$iopadmap$trace_rv_trace_pkt [78]),
    .O(trace_rv_trace_pkt[78])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_79  (
    .I(\$iopadmap$trace_rv_trace_pkt [79]),
    .O(trace_rv_trace_pkt[79])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_8  (
    .I(\$iopadmap$trace_rv_trace_pkt [8]),
    .O(trace_rv_trace_pkt[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_80  (
    .I(\$iopadmap$trace_rv_trace_pkt [80]),
    .O(trace_rv_trace_pkt[80])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_81  (
    .I(\$iopadmap$trace_rv_trace_pkt [81]),
    .O(trace_rv_trace_pkt[81])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_82  (
    .I(\$iopadmap$trace_rv_trace_pkt [82]),
    .O(trace_rv_trace_pkt[82])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_83  (
    .I(\$iopadmap$trace_rv_trace_pkt [83]),
    .O(trace_rv_trace_pkt[83])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_84  (
    .I(\$iopadmap$trace_rv_trace_pkt [84]),
    .O(trace_rv_trace_pkt[84])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_85  (
    .I(\$iopadmap$trace_rv_trace_pkt [85]),
    .O(trace_rv_trace_pkt[85])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_86  (
    .I(\$iopadmap$trace_rv_trace_pkt [86]),
    .O(trace_rv_trace_pkt[86])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_87  (
    .I(\$iopadmap$trace_rv_trace_pkt [87]),
    .O(trace_rv_trace_pkt[87])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_88  (
    .I(\$iopadmap$trace_rv_trace_pkt [88]),
    .O(trace_rv_trace_pkt[88])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_89  (
    .I(\$iopadmap$trace_rv_trace_pkt [89]),
    .O(trace_rv_trace_pkt[89])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_9  (
    .I(\$iopadmap$trace_rv_trace_pkt [9]),
    .O(trace_rv_trace_pkt[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_90  (
    .I(\$iopadmap$trace_rv_trace_pkt [90]),
    .O(trace_rv_trace_pkt[90])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_91  (
    .I(\$iopadmap$trace_rv_trace_pkt [91]),
    .O(trace_rv_trace_pkt[91])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_92  (
    .I(\$iopadmap$trace_rv_trace_pkt [92]),
    .O(trace_rv_trace_pkt[92])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_93  (
    .I(\$iopadmap$trace_rv_trace_pkt [93]),
    .O(trace_rv_trace_pkt[93])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_94  (
    .I(\$iopadmap$trace_rv_trace_pkt [94]),
    .O(trace_rv_trace_pkt[94])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_95  (
    .I(\$iopadmap$trace_rv_trace_pkt [95]),
    .O(trace_rv_trace_pkt[95])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_96  (
    .I(\$iopadmap$trace_rv_trace_pkt [96]),
    .O(trace_rv_trace_pkt[96])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_97  (
    .I(\$iopadmap$trace_rv_trace_pkt [97]),
    .O(trace_rv_trace_pkt[97])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_98  (
    .I(\$iopadmap$trace_rv_trace_pkt [98]),
    .O(trace_rv_trace_pkt[98])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trace_rv_trace_pkt_99  (
    .I(\$iopadmap$trace_rv_trace_pkt [99]),
    .O(trace_rv_trace_pkt[99])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any  (
    .I(\$iopadmap$trigger_pkt_any [0]),
    .O(trigger_pkt_any[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_1  (
    .I(\$iopadmap$trigger_pkt_any [1]),
    .O(trigger_pkt_any[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_10  (
    .I(\$iopadmap$trigger_pkt_any [10]),
    .O(trigger_pkt_any[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_100  (
    .I(\$iopadmap$trigger_pkt_any [100]),
    .O(trigger_pkt_any[100])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_101  (
    .I(\$iopadmap$trigger_pkt_any [101]),
    .O(trigger_pkt_any[101])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_102  (
    .I(\$iopadmap$trigger_pkt_any [102]),
    .O(trigger_pkt_any[102])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_103  (
    .I(\$iopadmap$trigger_pkt_any [103]),
    .O(trigger_pkt_any[103])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_104  (
    .I(\$iopadmap$trigger_pkt_any [104]),
    .O(trigger_pkt_any[104])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_105  (
    .I(\$iopadmap$trigger_pkt_any [105]),
    .O(trigger_pkt_any[105])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_106  (
    .I(\$iopadmap$trigger_pkt_any [106]),
    .O(trigger_pkt_any[106])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_107  (
    .I(\$iopadmap$trigger_pkt_any [107]),
    .O(trigger_pkt_any[107])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_108  (
    .I(\$iopadmap$trigger_pkt_any [108]),
    .O(trigger_pkt_any[108])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_109  (
    .I(\$iopadmap$trigger_pkt_any [109]),
    .O(trigger_pkt_any[109])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_11  (
    .I(\$iopadmap$trigger_pkt_any [11]),
    .O(trigger_pkt_any[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_110  (
    .I(\$iopadmap$trigger_pkt_any [110]),
    .O(trigger_pkt_any[110])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_111  (
    .I(\$iopadmap$trigger_pkt_any [111]),
    .O(trigger_pkt_any[111])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_112  (
    .I(\$iopadmap$trigger_pkt_any [112]),
    .O(trigger_pkt_any[112])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_113  (
    .I(\$iopadmap$trigger_pkt_any [113]),
    .O(trigger_pkt_any[113])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_114  (
    .I(\$iopadmap$trigger_pkt_any [114]),
    .O(trigger_pkt_any[114])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_115  (
    .I(\$iopadmap$trigger_pkt_any [115]),
    .O(trigger_pkt_any[115])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_116  (
    .I(\$iopadmap$trigger_pkt_any [116]),
    .O(trigger_pkt_any[116])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_117  (
    .I(\$iopadmap$trigger_pkt_any [117]),
    .O(trigger_pkt_any[117])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_118  (
    .I(\$iopadmap$trigger_pkt_any [118]),
    .O(trigger_pkt_any[118])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_119  (
    .I(\$iopadmap$trigger_pkt_any [119]),
    .O(trigger_pkt_any[119])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_12  (
    .I(\$iopadmap$trigger_pkt_any [12]),
    .O(trigger_pkt_any[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_120  (
    .I(\$iopadmap$trigger_pkt_any [120]),
    .O(trigger_pkt_any[120])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_121  (
    .I(\$iopadmap$trigger_pkt_any [121]),
    .O(trigger_pkt_any[121])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_122  (
    .I(\$iopadmap$trigger_pkt_any [122]),
    .O(trigger_pkt_any[122])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_123  (
    .I(\$iopadmap$trigger_pkt_any [123]),
    .O(trigger_pkt_any[123])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_124  (
    .I(\$iopadmap$trigger_pkt_any [124]),
    .O(trigger_pkt_any[124])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_125  (
    .I(\$iopadmap$trigger_pkt_any [125]),
    .O(trigger_pkt_any[125])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_126  (
    .I(\$iopadmap$trigger_pkt_any [126]),
    .O(trigger_pkt_any[126])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_127  (
    .I(\$iopadmap$trigger_pkt_any [127]),
    .O(trigger_pkt_any[127])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_128  (
    .I(\$iopadmap$trigger_pkt_any [128]),
    .O(trigger_pkt_any[128])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_129  (
    .I(\$iopadmap$trigger_pkt_any [129]),
    .O(trigger_pkt_any[129])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_13  (
    .I(\$iopadmap$trigger_pkt_any [13]),
    .O(trigger_pkt_any[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_130  (
    .I(\$iopadmap$trigger_pkt_any [130]),
    .O(trigger_pkt_any[130])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_131  (
    .I(\$iopadmap$trigger_pkt_any [131]),
    .O(trigger_pkt_any[131])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_132  (
    .I(\$iopadmap$trigger_pkt_any [132]),
    .O(trigger_pkt_any[132])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_133  (
    .I(\$iopadmap$trigger_pkt_any [133]),
    .O(trigger_pkt_any[133])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_134  (
    .I(\$iopadmap$trigger_pkt_any [134]),
    .O(trigger_pkt_any[134])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_135  (
    .I(\$iopadmap$trigger_pkt_any [135]),
    .O(trigger_pkt_any[135])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_136  (
    .I(\$iopadmap$trigger_pkt_any [136]),
    .O(trigger_pkt_any[136])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_137  (
    .I(\$iopadmap$trigger_pkt_any [137]),
    .O(trigger_pkt_any[137])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_138  (
    .I(\$iopadmap$trigger_pkt_any [138]),
    .O(trigger_pkt_any[138])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_139  (
    .I(\$iopadmap$trigger_pkt_any [139]),
    .O(trigger_pkt_any[139])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_14  (
    .I(\$iopadmap$trigger_pkt_any [14]),
    .O(trigger_pkt_any[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_140  (
    .I(\$iopadmap$trigger_pkt_any [140]),
    .O(trigger_pkt_any[140])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_141  (
    .I(\$iopadmap$trigger_pkt_any [141]),
    .O(trigger_pkt_any[141])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_142  (
    .I(\$iopadmap$trigger_pkt_any [142]),
    .O(trigger_pkt_any[142])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_143  (
    .I(\$iopadmap$trigger_pkt_any [143]),
    .O(trigger_pkt_any[143])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_144  (
    .I(\$iopadmap$trigger_pkt_any [144]),
    .O(trigger_pkt_any[144])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_145  (
    .I(\$iopadmap$trigger_pkt_any [145]),
    .O(trigger_pkt_any[145])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_146  (
    .I(\$iopadmap$trigger_pkt_any [146]),
    .O(trigger_pkt_any[146])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_147  (
    .I(\$iopadmap$trigger_pkt_any [147]),
    .O(trigger_pkt_any[147])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_148  (
    .I(\$iopadmap$trigger_pkt_any [148]),
    .O(trigger_pkt_any[148])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_149  (
    .I(\$iopadmap$trigger_pkt_any [149]),
    .O(trigger_pkt_any[149])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_15  (
    .I(\$iopadmap$trigger_pkt_any [15]),
    .O(trigger_pkt_any[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_150  (
    .I(\$iopadmap$trigger_pkt_any [150]),
    .O(trigger_pkt_any[150])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_151  (
    .I(\$iopadmap$trigger_pkt_any [151]),
    .O(trigger_pkt_any[151])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_16  (
    .I(\$iopadmap$trigger_pkt_any [16]),
    .O(trigger_pkt_any[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_17  (
    .I(\$iopadmap$trigger_pkt_any [17]),
    .O(trigger_pkt_any[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_18  (
    .I(\$iopadmap$trigger_pkt_any [18]),
    .O(trigger_pkt_any[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_19  (
    .I(\$iopadmap$trigger_pkt_any [19]),
    .O(trigger_pkt_any[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_2  (
    .I(\$iopadmap$trigger_pkt_any [2]),
    .O(trigger_pkt_any[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_20  (
    .I(\$iopadmap$trigger_pkt_any [20]),
    .O(trigger_pkt_any[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_21  (
    .I(\$iopadmap$trigger_pkt_any [21]),
    .O(trigger_pkt_any[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_22  (
    .I(\$iopadmap$trigger_pkt_any [22]),
    .O(trigger_pkt_any[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_23  (
    .I(\$iopadmap$trigger_pkt_any [23]),
    .O(trigger_pkt_any[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_24  (
    .I(\$iopadmap$trigger_pkt_any [24]),
    .O(trigger_pkt_any[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_25  (
    .I(\$iopadmap$trigger_pkt_any [25]),
    .O(trigger_pkt_any[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_26  (
    .I(\$iopadmap$trigger_pkt_any [26]),
    .O(trigger_pkt_any[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_27  (
    .I(\$iopadmap$trigger_pkt_any [27]),
    .O(trigger_pkt_any[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_28  (
    .I(\$iopadmap$trigger_pkt_any [28]),
    .O(trigger_pkt_any[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_29  (
    .I(\$iopadmap$trigger_pkt_any [29]),
    .O(trigger_pkt_any[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_3  (
    .I(\$iopadmap$trigger_pkt_any [3]),
    .O(trigger_pkt_any[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_30  (
    .I(\$iopadmap$trigger_pkt_any [30]),
    .O(trigger_pkt_any[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_31  (
    .I(\$iopadmap$trigger_pkt_any [31]),
    .O(trigger_pkt_any[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_32  (
    .I(\$iopadmap$trigger_pkt_any [32]),
    .O(trigger_pkt_any[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_33  (
    .I(\$iopadmap$trigger_pkt_any [33]),
    .O(trigger_pkt_any[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_34  (
    .I(\$iopadmap$trigger_pkt_any [34]),
    .O(trigger_pkt_any[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_35  (
    .I(\$iopadmap$trigger_pkt_any [35]),
    .O(trigger_pkt_any[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_36  (
    .I(\$iopadmap$trigger_pkt_any [36]),
    .O(trigger_pkt_any[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_37  (
    .I(\$iopadmap$trigger_pkt_any [37]),
    .O(trigger_pkt_any[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_38  (
    .I(\$iopadmap$trigger_pkt_any [38]),
    .O(trigger_pkt_any[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_39  (
    .I(\$iopadmap$trigger_pkt_any [39]),
    .O(trigger_pkt_any[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_4  (
    .I(\$iopadmap$trigger_pkt_any [4]),
    .O(trigger_pkt_any[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_40  (
    .I(\$iopadmap$trigger_pkt_any [40]),
    .O(trigger_pkt_any[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_41  (
    .I(\$iopadmap$trigger_pkt_any [41]),
    .O(trigger_pkt_any[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_42  (
    .I(\$iopadmap$trigger_pkt_any [42]),
    .O(trigger_pkt_any[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_43  (
    .I(\$iopadmap$trigger_pkt_any [43]),
    .O(trigger_pkt_any[43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_44  (
    .I(\$iopadmap$trigger_pkt_any [44]),
    .O(trigger_pkt_any[44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_45  (
    .I(\$iopadmap$trigger_pkt_any [45]),
    .O(trigger_pkt_any[45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_46  (
    .I(\$iopadmap$trigger_pkt_any [46]),
    .O(trigger_pkt_any[46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_47  (
    .I(\$iopadmap$trigger_pkt_any [47]),
    .O(trigger_pkt_any[47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_48  (
    .I(\$iopadmap$trigger_pkt_any [48]),
    .O(trigger_pkt_any[48])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_49  (
    .I(\$iopadmap$trigger_pkt_any [49]),
    .O(trigger_pkt_any[49])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_5  (
    .I(\$iopadmap$trigger_pkt_any [5]),
    .O(trigger_pkt_any[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_50  (
    .I(\$iopadmap$trigger_pkt_any [50]),
    .O(trigger_pkt_any[50])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_51  (
    .I(\$iopadmap$trigger_pkt_any [51]),
    .O(trigger_pkt_any[51])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_52  (
    .I(\$iopadmap$trigger_pkt_any [52]),
    .O(trigger_pkt_any[52])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_53  (
    .I(\$iopadmap$trigger_pkt_any [53]),
    .O(trigger_pkt_any[53])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_54  (
    .I(\$iopadmap$trigger_pkt_any [54]),
    .O(trigger_pkt_any[54])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_55  (
    .I(\$iopadmap$trigger_pkt_any [55]),
    .O(trigger_pkt_any[55])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_56  (
    .I(\$iopadmap$trigger_pkt_any [56]),
    .O(trigger_pkt_any[56])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_57  (
    .I(\$iopadmap$trigger_pkt_any [57]),
    .O(trigger_pkt_any[57])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_58  (
    .I(\$iopadmap$trigger_pkt_any [58]),
    .O(trigger_pkt_any[58])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_59  (
    .I(\$iopadmap$trigger_pkt_any [59]),
    .O(trigger_pkt_any[59])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_6  (
    .I(\$iopadmap$trigger_pkt_any [6]),
    .O(trigger_pkt_any[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_60  (
    .I(\$iopadmap$trigger_pkt_any [60]),
    .O(trigger_pkt_any[60])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_61  (
    .I(\$iopadmap$trigger_pkt_any [61]),
    .O(trigger_pkt_any[61])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_62  (
    .I(\$iopadmap$trigger_pkt_any [62]),
    .O(trigger_pkt_any[62])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_63  (
    .I(\$iopadmap$trigger_pkt_any [63]),
    .O(trigger_pkt_any[63])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_64  (
    .I(\$iopadmap$trigger_pkt_any [64]),
    .O(trigger_pkt_any[64])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_65  (
    .I(\$iopadmap$trigger_pkt_any [65]),
    .O(trigger_pkt_any[65])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_66  (
    .I(\$iopadmap$trigger_pkt_any [66]),
    .O(trigger_pkt_any[66])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_67  (
    .I(\$iopadmap$trigger_pkt_any [67]),
    .O(trigger_pkt_any[67])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_68  (
    .I(\$iopadmap$trigger_pkt_any [68]),
    .O(trigger_pkt_any[68])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_69  (
    .I(\$iopadmap$trigger_pkt_any [69]),
    .O(trigger_pkt_any[69])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_7  (
    .I(\$iopadmap$trigger_pkt_any [7]),
    .O(trigger_pkt_any[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_70  (
    .I(\$iopadmap$trigger_pkt_any [70]),
    .O(trigger_pkt_any[70])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_71  (
    .I(\$iopadmap$trigger_pkt_any [71]),
    .O(trigger_pkt_any[71])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_72  (
    .I(\$iopadmap$trigger_pkt_any [72]),
    .O(trigger_pkt_any[72])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_73  (
    .I(\$iopadmap$trigger_pkt_any [73]),
    .O(trigger_pkt_any[73])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_74  (
    .I(\$iopadmap$trigger_pkt_any [74]),
    .O(trigger_pkt_any[74])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_75  (
    .I(\$iopadmap$trigger_pkt_any [75]),
    .O(trigger_pkt_any[75])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_76  (
    .I(\$iopadmap$trigger_pkt_any [76]),
    .O(trigger_pkt_any[76])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_77  (
    .I(\$iopadmap$trigger_pkt_any [77]),
    .O(trigger_pkt_any[77])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_78  (
    .I(\$iopadmap$trigger_pkt_any [78]),
    .O(trigger_pkt_any[78])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_79  (
    .I(\$iopadmap$trigger_pkt_any [79]),
    .O(trigger_pkt_any[79])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_8  (
    .I(\$iopadmap$trigger_pkt_any [8]),
    .O(trigger_pkt_any[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_80  (
    .I(\$iopadmap$trigger_pkt_any [80]),
    .O(trigger_pkt_any[80])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_81  (
    .I(\$iopadmap$trigger_pkt_any [81]),
    .O(trigger_pkt_any[81])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_82  (
    .I(\$iopadmap$trigger_pkt_any [82]),
    .O(trigger_pkt_any[82])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_83  (
    .I(\$iopadmap$trigger_pkt_any [83]),
    .O(trigger_pkt_any[83])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_84  (
    .I(\$iopadmap$trigger_pkt_any [84]),
    .O(trigger_pkt_any[84])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_85  (
    .I(\$iopadmap$trigger_pkt_any [85]),
    .O(trigger_pkt_any[85])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_86  (
    .I(\$iopadmap$trigger_pkt_any [86]),
    .O(trigger_pkt_any[86])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_87  (
    .I(\$iopadmap$trigger_pkt_any [87]),
    .O(trigger_pkt_any[87])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_88  (
    .I(\$iopadmap$trigger_pkt_any [88]),
    .O(trigger_pkt_any[88])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_89  (
    .I(\$iopadmap$trigger_pkt_any [89]),
    .O(trigger_pkt_any[89])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_9  (
    .I(\$iopadmap$trigger_pkt_any [9]),
    .O(trigger_pkt_any[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_90  (
    .I(\$iopadmap$trigger_pkt_any [90]),
    .O(trigger_pkt_any[90])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_91  (
    .I(\$iopadmap$trigger_pkt_any [91]),
    .O(trigger_pkt_any[91])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_92  (
    .I(\$iopadmap$trigger_pkt_any [92]),
    .O(trigger_pkt_any[92])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_93  (
    .I(\$iopadmap$trigger_pkt_any [93]),
    .O(trigger_pkt_any[93])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_94  (
    .I(\$iopadmap$trigger_pkt_any [94]),
    .O(trigger_pkt_any[94])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_95  (
    .I(\$iopadmap$trigger_pkt_any [95]),
    .O(trigger_pkt_any[95])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_96  (
    .I(\$iopadmap$trigger_pkt_any [96]),
    .O(trigger_pkt_any[96])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_97  (
    .I(\$iopadmap$trigger_pkt_any [97]),
    .O(trigger_pkt_any[97])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_98  (
    .I(\$iopadmap$trigger_pkt_any [98]),
    .O(trigger_pkt_any[98])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.trigger_pkt_any_99  (
    .I(\$iopadmap$trigger_pkt_any [99]),
    .O(trigger_pkt_any[99])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:261:execute$1158014  (
    .I(\$iopadmap$active_thread_l2clk ),
    .O(\$auto$clkbufmap.cc:294:execute$1158016 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:261:execute$1158017  (
    .I(\$iopadmap$clk ),
    .O(\$auto$clkbufmap.cc:294:execute$1158019 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:261:execute$1158020  (
    .I(\$iopadmap$free_clk ),
    .O(\$auto$clkbufmap.cc:294:execute$1158022 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:261:execute$1158023  (
    .I(\$iopadmap$free_l2clk ),
    .O(\$auto$clkbufmap.cc:294:execute$1158025 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.active_thread_l2clk  (
    .EN(1'h1),
    .I(active_thread_l2clk),
    .O(\$iopadmap$active_thread_l2clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.clk  (
    .EN(1'h1),
    .I(clk),
    .O(\$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id  (
    .EN(1'h1),
    .I(core_id[4]),
    .O(\$iopadmap$core_id [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_1  (
    .EN(1'h1),
    .I(core_id[5]),
    .O(\$iopadmap$core_id [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_10  (
    .EN(1'h1),
    .I(core_id[14]),
    .O(\$iopadmap$core_id [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_11  (
    .EN(1'h1),
    .I(core_id[15]),
    .O(\$iopadmap$core_id [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_12  (
    .EN(1'h1),
    .I(core_id[16]),
    .O(\$iopadmap$core_id [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_13  (
    .EN(1'h1),
    .I(core_id[17]),
    .O(\$iopadmap$core_id [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_14  (
    .EN(1'h1),
    .I(core_id[18]),
    .O(\$iopadmap$core_id [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_15  (
    .EN(1'h1),
    .I(core_id[19]),
    .O(\$iopadmap$core_id [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_16  (
    .EN(1'h1),
    .I(core_id[20]),
    .O(\$iopadmap$core_id [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_17  (
    .EN(1'h1),
    .I(core_id[21]),
    .O(\$iopadmap$core_id [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_18  (
    .EN(1'h1),
    .I(core_id[22]),
    .O(\$iopadmap$core_id [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_19  (
    .EN(1'h1),
    .I(core_id[23]),
    .O(\$iopadmap$core_id [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_2  (
    .EN(1'h1),
    .I(core_id[6]),
    .O(\$iopadmap$core_id [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_20  (
    .EN(1'h1),
    .I(core_id[24]),
    .O(\$iopadmap$core_id [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_21  (
    .EN(1'h1),
    .I(core_id[25]),
    .O(\$iopadmap$core_id [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_22  (
    .EN(1'h1),
    .I(core_id[26]),
    .O(\$iopadmap$core_id [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_23  (
    .EN(1'h1),
    .I(core_id[27]),
    .O(\$iopadmap$core_id [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_24  (
    .EN(1'h1),
    .I(core_id[28]),
    .O(\$iopadmap$core_id [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_25  (
    .EN(1'h1),
    .I(core_id[29]),
    .O(\$iopadmap$core_id [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_26  (
    .EN(1'h1),
    .I(core_id[30]),
    .O(\$iopadmap$core_id [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_27  (
    .EN(1'h1),
    .I(core_id[31]),
    .O(\$iopadmap$core_id [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_3  (
    .EN(1'h1),
    .I(core_id[7]),
    .O(\$iopadmap$core_id [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_4  (
    .EN(1'h1),
    .I(core_id[8]),
    .O(\$iopadmap$core_id [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_5  (
    .EN(1'h1),
    .I(core_id[9]),
    .O(\$iopadmap$core_id [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_6  (
    .EN(1'h1),
    .I(core_id[10]),
    .O(\$iopadmap$core_id [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_7  (
    .EN(1'h1),
    .I(core_id[11]),
    .O(\$iopadmap$core_id [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_8  (
    .EN(1'h1),
    .I(core_id[12]),
    .O(\$iopadmap$core_id [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.core_id_9  (
    .EN(1'h1),
    .I(core_id[13]),
    .O(\$iopadmap$core_id [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr  (
    .EN(1'h1),
    .I(dbg_cmd_addr[0]),
    .O(\$iopadmap$dbg_cmd_addr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_1  (
    .EN(1'h1),
    .I(dbg_cmd_addr[1]),
    .O(\$iopadmap$dbg_cmd_addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_10  (
    .EN(1'h1),
    .I(dbg_cmd_addr[10]),
    .O(\$iopadmap$dbg_cmd_addr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_11  (
    .EN(1'h1),
    .I(dbg_cmd_addr[11]),
    .O(\$iopadmap$dbg_cmd_addr [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_12  (
    .EN(1'h1),
    .I(dbg_cmd_addr[12]),
    .O(\$iopadmap$dbg_cmd_addr [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_13  (
    .EN(1'h1),
    .I(dbg_cmd_addr[13]),
    .O(\$iopadmap$dbg_cmd_addr [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_14  (
    .EN(1'h1),
    .I(dbg_cmd_addr[14]),
    .O(\$iopadmap$dbg_cmd_addr [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_15  (
    .EN(1'h1),
    .I(dbg_cmd_addr[15]),
    .O(\$iopadmap$dbg_cmd_addr [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_16  (
    .EN(1'h1),
    .I(dbg_cmd_addr[16]),
    .O(\$iopadmap$dbg_cmd_addr [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_17  (
    .EN(1'h1),
    .I(dbg_cmd_addr[17]),
    .O(\$iopadmap$dbg_cmd_addr [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_18  (
    .EN(1'h1),
    .I(dbg_cmd_addr[18]),
    .O(\$iopadmap$dbg_cmd_addr [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_19  (
    .EN(1'h1),
    .I(dbg_cmd_addr[19]),
    .O(\$iopadmap$dbg_cmd_addr [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_2  (
    .EN(1'h1),
    .I(dbg_cmd_addr[2]),
    .O(\$iopadmap$dbg_cmd_addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_20  (
    .EN(1'h1),
    .I(dbg_cmd_addr[20]),
    .O(\$iopadmap$dbg_cmd_addr [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_21  (
    .EN(1'h1),
    .I(dbg_cmd_addr[21]),
    .O(\$iopadmap$dbg_cmd_addr [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_22  (
    .EN(1'h1),
    .I(dbg_cmd_addr[22]),
    .O(\$iopadmap$dbg_cmd_addr [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_23  (
    .EN(1'h1),
    .I(dbg_cmd_addr[23]),
    .O(\$iopadmap$dbg_cmd_addr [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_24  (
    .EN(1'h1),
    .I(dbg_cmd_addr[24]),
    .O(\$iopadmap$dbg_cmd_addr [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_25  (
    .EN(1'h1),
    .I(dbg_cmd_addr[25]),
    .O(\$iopadmap$dbg_cmd_addr [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_26  (
    .EN(1'h1),
    .I(dbg_cmd_addr[26]),
    .O(\$iopadmap$dbg_cmd_addr [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_27  (
    .EN(1'h1),
    .I(dbg_cmd_addr[27]),
    .O(\$iopadmap$dbg_cmd_addr [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_28  (
    .EN(1'h1),
    .I(dbg_cmd_addr[28]),
    .O(\$iopadmap$dbg_cmd_addr [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_29  (
    .EN(1'h1),
    .I(dbg_cmd_addr[29]),
    .O(\$iopadmap$dbg_cmd_addr [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_3  (
    .EN(1'h1),
    .I(dbg_cmd_addr[3]),
    .O(\$iopadmap$dbg_cmd_addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_30  (
    .EN(1'h1),
    .I(dbg_cmd_addr[30]),
    .O(\$iopadmap$dbg_cmd_addr [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_31  (
    .EN(1'h1),
    .I(dbg_cmd_addr[31]),
    .O(\$iopadmap$dbg_cmd_addr [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_4  (
    .EN(1'h1),
    .I(dbg_cmd_addr[4]),
    .O(\$iopadmap$dbg_cmd_addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_5  (
    .EN(1'h1),
    .I(dbg_cmd_addr[5]),
    .O(\$iopadmap$dbg_cmd_addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_6  (
    .EN(1'h1),
    .I(dbg_cmd_addr[6]),
    .O(\$iopadmap$dbg_cmd_addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_7  (
    .EN(1'h1),
    .I(dbg_cmd_addr[7]),
    .O(\$iopadmap$dbg_cmd_addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_8  (
    .EN(1'h1),
    .I(dbg_cmd_addr[8]),
    .O(\$iopadmap$dbg_cmd_addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_addr_9  (
    .EN(1'h1),
    .I(dbg_cmd_addr[9]),
    .O(\$iopadmap$dbg_cmd_addr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_tid  (
    .EN(1'h1),
    .I(dbg_cmd_tid),
    .O(\$iopadmap$dbg_cmd_tid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_type  (
    .EN(1'h1),
    .I(dbg_cmd_type[0]),
    .O(\$iopadmap$dbg_cmd_type [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_type_1  (
    .EN(1'h1),
    .I(dbg_cmd_type[1]),
    .O(\$iopadmap$dbg_cmd_type [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_valid  (
    .EN(1'h1),
    .I(dbg_cmd_valid),
    .O(\$iopadmap$dbg_cmd_valid )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_wrdata  (
    .EN(1'h1),
    .I(dbg_cmd_wrdata[0]),
    .O(\$iopadmap$dbg_cmd_wrdata [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_wrdata_1  (
    .EN(1'h1),
    .I(dbg_cmd_wrdata[1]),
    .O(\$iopadmap$dbg_cmd_wrdata [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_cmd_write  (
    .EN(1'h1),
    .I(dbg_cmd_write),
    .O(\$iopadmap$dbg_cmd_write )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_halt_req  (
    .EN(1'h1),
    .I(dbg_halt_req),
    .O(\$iopadmap$dbg_halt_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dbg_resume_req  (
    .EN(1'h1),
    .I(dbg_resume_req),
    .O(\$iopadmap$dbg_resume_req )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.debug_brkpt_status  (
    .I(\$iopadmap$debug_brkpt_status ),
    .O(debug_brkpt_status)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_cmd_done  (
    .I(\$iopadmap$dec_dbg_cmd_done ),
    .O(dec_dbg_cmd_done)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_cmd_fail  (
    .I(\$iopadmap$dec_dbg_cmd_fail ),
    .O(dec_dbg_cmd_fail)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_cmd_tid  (
    .I(\$iopadmap$dec_dbg_cmd_tid ),
    .O(dec_dbg_cmd_tid)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata  (
    .I(\$iopadmap$dec_dbg_rddata [0]),
    .O(dec_dbg_rddata[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_1  (
    .I(\$iopadmap$dec_dbg_rddata [1]),
    .O(dec_dbg_rddata[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_10  (
    .I(\$iopadmap$dec_dbg_rddata [10]),
    .O(dec_dbg_rddata[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_11  (
    .I(\$iopadmap$dec_dbg_rddata [11]),
    .O(dec_dbg_rddata[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_12  (
    .I(\$iopadmap$dec_dbg_rddata [12]),
    .O(dec_dbg_rddata[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_13  (
    .I(\$iopadmap$dec_dbg_rddata [13]),
    .O(dec_dbg_rddata[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_14  (
    .I(\$iopadmap$dec_dbg_rddata [14]),
    .O(dec_dbg_rddata[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_15  (
    .I(\$iopadmap$dec_dbg_rddata [15]),
    .O(dec_dbg_rddata[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_16  (
    .I(\$iopadmap$dec_dbg_rddata [16]),
    .O(dec_dbg_rddata[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_17  (
    .I(\$iopadmap$dec_dbg_rddata [17]),
    .O(dec_dbg_rddata[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_18  (
    .I(\$iopadmap$dec_dbg_rddata [18]),
    .O(dec_dbg_rddata[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_19  (
    .I(\$iopadmap$dec_dbg_rddata [19]),
    .O(dec_dbg_rddata[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_2  (
    .I(\$iopadmap$dec_dbg_rddata [2]),
    .O(dec_dbg_rddata[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_20  (
    .I(\$iopadmap$dec_dbg_rddata [20]),
    .O(dec_dbg_rddata[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_21  (
    .I(\$iopadmap$dec_dbg_rddata [21]),
    .O(dec_dbg_rddata[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_22  (
    .I(\$iopadmap$dec_dbg_rddata [22]),
    .O(dec_dbg_rddata[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_23  (
    .I(\$iopadmap$dec_dbg_rddata [23]),
    .O(dec_dbg_rddata[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_24  (
    .I(\$iopadmap$dec_dbg_rddata [24]),
    .O(dec_dbg_rddata[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_25  (
    .I(\$iopadmap$dec_dbg_rddata [25]),
    .O(dec_dbg_rddata[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_26  (
    .I(\$iopadmap$dec_dbg_rddata [26]),
    .O(dec_dbg_rddata[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_27  (
    .I(\$iopadmap$dec_dbg_rddata [27]),
    .O(dec_dbg_rddata[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_28  (
    .I(\$iopadmap$dec_dbg_rddata [28]),
    .O(dec_dbg_rddata[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_29  (
    .I(\$iopadmap$dec_dbg_rddata [29]),
    .O(dec_dbg_rddata[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_3  (
    .I(\$iopadmap$dec_dbg_rddata [3]),
    .O(dec_dbg_rddata[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_30  (
    .I(\$iopadmap$dec_dbg_rddata [30]),
    .O(dec_dbg_rddata[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_31  (
    .I(\$iopadmap$dec_dbg_rddata [31]),
    .O(dec_dbg_rddata[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_4  (
    .I(\$iopadmap$dec_dbg_rddata [4]),
    .O(dec_dbg_rddata[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_5  (
    .I(\$iopadmap$dec_dbg_rddata [5]),
    .O(dec_dbg_rddata[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_6  (
    .I(\$iopadmap$dec_dbg_rddata [6]),
    .O(dec_dbg_rddata[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_7  (
    .I(\$iopadmap$dec_dbg_rddata [7]),
    .O(dec_dbg_rddata[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_8  (
    .I(\$iopadmap$dec_dbg_rddata [8]),
    .O(dec_dbg_rddata[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_dbg_rddata_9  (
    .I(\$iopadmap$dec_dbg_rddata [9]),
    .O(dec_dbg_rddata[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_debug_wdata_rs1_d  (
    .I(\$iopadmap$dec_debug_wdata_rs1_d ),
    .O(dec_debug_wdata_rs1_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_div_cancel  (
    .I(\$iopadmap$dec_div_cancel ),
    .O(dec_div_cancel)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_extint_stall  (
    .I(\$iopadmap$dec_extint_stall ),
    .O(dec_extint_stall)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_fa_error_index  (
    .I(\$iopadmap$dec_fa_error_index [0]),
    .O(dec_fa_error_index[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_fa_error_index_1  (
    .I(\$iopadmap$dec_fa_error_index [1]),
    .O(dec_fa_error_index[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_fa_error_index_2  (
    .I(\$iopadmap$dec_fa_error_index [2]),
    .O(dec_fa_error_index[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_fa_error_index_3  (
    .I(\$iopadmap$dec_fa_error_index [3]),
    .O(dec_fa_error_index[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_fa_error_index_4  (
    .I(\$iopadmap$dec_fa_error_index [4]),
    .O(dec_fa_error_index[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_alu_decode_d  (
    .I(\$iopadmap$dec_i0_alu_decode_d ),
    .O(dec_i0_alu_decode_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d  (
    .I(\$iopadmap$dec_i0_br_immed_d [1]),
    .O(dec_i0_br_immed_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_1  (
    .I(\$iopadmap$dec_i0_br_immed_d [2]),
    .O(dec_i0_br_immed_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_10  (
    .I(\$iopadmap$dec_i0_br_immed_d [11]),
    .O(dec_i0_br_immed_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_11  (
    .I(\$iopadmap$dec_i0_br_immed_d [12]),
    .O(dec_i0_br_immed_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_12  (
    .I(\$iopadmap$dec_i0_br_immed_d [13]),
    .O(dec_i0_br_immed_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_13  (
    .I(\$iopadmap$dec_i0_br_immed_d [14]),
    .O(dec_i0_br_immed_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_14  (
    .I(\$iopadmap$dec_i0_br_immed_d [15]),
    .O(dec_i0_br_immed_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_15  (
    .I(\$iopadmap$dec_i0_br_immed_d [16]),
    .O(dec_i0_br_immed_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_16  (
    .I(\$iopadmap$dec_i0_br_immed_d [17]),
    .O(dec_i0_br_immed_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_17  (
    .I(\$iopadmap$dec_i0_br_immed_d [18]),
    .O(dec_i0_br_immed_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_18  (
    .I(\$iopadmap$dec_i0_br_immed_d [19]),
    .O(dec_i0_br_immed_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_19  (
    .I(\$iopadmap$dec_i0_br_immed_d [20]),
    .O(dec_i0_br_immed_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_2  (
    .I(\$iopadmap$dec_i0_br_immed_d [3]),
    .O(dec_i0_br_immed_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_3  (
    .I(\$iopadmap$dec_i0_br_immed_d [4]),
    .O(dec_i0_br_immed_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_4  (
    .I(\$iopadmap$dec_i0_br_immed_d [5]),
    .O(dec_i0_br_immed_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_5  (
    .I(\$iopadmap$dec_i0_br_immed_d [6]),
    .O(dec_i0_br_immed_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_6  (
    .I(\$iopadmap$dec_i0_br_immed_d [7]),
    .O(dec_i0_br_immed_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_7  (
    .I(\$iopadmap$dec_i0_br_immed_d [8]),
    .O(dec_i0_br_immed_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_8  (
    .I(\$iopadmap$dec_i0_br_immed_d [9]),
    .O(dec_i0_br_immed_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_br_immed_d_9  (
    .I(\$iopadmap$dec_i0_br_immed_d [10]),
    .O(dec_i0_br_immed_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_branch_d  (
    .I(\$iopadmap$dec_i0_branch_d ),
    .O(dec_i0_branch_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_branch_e1  (
    .I(\$iopadmap$dec_i0_branch_e1 ),
    .O(dec_i0_branch_e1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_branch_e2  (
    .I(\$iopadmap$dec_i0_branch_e2 ),
    .O(dec_i0_branch_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_branch_e3  (
    .I(\$iopadmap$dec_i0_branch_e3 ),
    .O(dec_i0_branch_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_csr_ren_d  (
    .I(\$iopadmap$dec_i0_csr_ren_d ),
    .O(dec_i0_csr_ren_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_ctl_en  (
    .I(\$iopadmap$dec_i0_ctl_en [1]),
    .O(dec_i0_ctl_en[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_ctl_en_1  (
    .I(\$iopadmap$dec_i0_ctl_en [2]),
    .O(dec_i0_ctl_en[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_ctl_en_2  (
    .I(\$iopadmap$dec_i0_ctl_en [3]),
    .O(dec_i0_ctl_en[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_ctl_en_3  (
    .I(\$iopadmap$dec_i0_ctl_en [4]),
    .O(dec_i0_ctl_en[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_data_en  (
    .I(\$iopadmap$dec_i0_data_en [1]),
    .O(dec_i0_data_en[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_data_en_1  (
    .I(\$iopadmap$dec_i0_data_en [2]),
    .O(dec_i0_data_en[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_data_en_2  (
    .I(\$iopadmap$dec_i0_data_en [3]),
    .O(dec_i0_data_en[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_data_en_3  (
    .I(\$iopadmap$dec_i0_data_en [4]),
    .O(dec_i0_data_en[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_div_d  (
    .I(\$iopadmap$dec_i0_div_d ),
    .O(dec_i0_div_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d  (
    .I(\$iopadmap$dec_i0_immed_d [0]),
    .O(dec_i0_immed_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_1  (
    .I(\$iopadmap$dec_i0_immed_d [1]),
    .O(dec_i0_immed_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_10  (
    .I(\$iopadmap$dec_i0_immed_d [10]),
    .O(dec_i0_immed_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_11  (
    .I(\$iopadmap$dec_i0_immed_d [11]),
    .O(dec_i0_immed_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_12  (
    .I(\$iopadmap$dec_i0_immed_d [12]),
    .O(dec_i0_immed_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_13  (
    .I(\$iopadmap$dec_i0_immed_d [13]),
    .O(dec_i0_immed_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_14  (
    .I(\$iopadmap$dec_i0_immed_d [14]),
    .O(dec_i0_immed_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_15  (
    .I(\$iopadmap$dec_i0_immed_d [15]),
    .O(dec_i0_immed_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_16  (
    .I(\$iopadmap$dec_i0_immed_d [16]),
    .O(dec_i0_immed_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_17  (
    .I(\$iopadmap$dec_i0_immed_d [17]),
    .O(dec_i0_immed_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_18  (
    .I(\$iopadmap$dec_i0_immed_d [18]),
    .O(dec_i0_immed_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_19  (
    .I(\$iopadmap$dec_i0_immed_d [19]),
    .O(dec_i0_immed_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_2  (
    .I(\$iopadmap$dec_i0_immed_d [2]),
    .O(dec_i0_immed_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_20  (
    .I(\$iopadmap$dec_i0_immed_d [20]),
    .O(dec_i0_immed_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_21  (
    .I(\$iopadmap$dec_i0_immed_d [21]),
    .O(dec_i0_immed_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_22  (
    .I(\$iopadmap$dec_i0_immed_d [22]),
    .O(dec_i0_immed_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_23  (
    .I(\$iopadmap$dec_i0_immed_d [23]),
    .O(dec_i0_immed_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_24  (
    .I(\$iopadmap$dec_i0_immed_d [24]),
    .O(dec_i0_immed_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_25  (
    .I(\$iopadmap$dec_i0_immed_d [25]),
    .O(dec_i0_immed_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_26  (
    .I(\$iopadmap$dec_i0_immed_d [26]),
    .O(dec_i0_immed_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_27  (
    .I(\$iopadmap$dec_i0_immed_d [27]),
    .O(dec_i0_immed_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_28  (
    .I(\$iopadmap$dec_i0_immed_d [28]),
    .O(dec_i0_immed_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_29  (
    .I(\$iopadmap$dec_i0_immed_d [29]),
    .O(dec_i0_immed_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_3  (
    .I(\$iopadmap$dec_i0_immed_d [3]),
    .O(dec_i0_immed_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_30  (
    .I(\$iopadmap$dec_i0_immed_d [30]),
    .O(dec_i0_immed_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_31  (
    .I(\$iopadmap$dec_i0_immed_d [31]),
    .O(dec_i0_immed_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_4  (
    .I(\$iopadmap$dec_i0_immed_d [4]),
    .O(dec_i0_immed_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_5  (
    .I(\$iopadmap$dec_i0_immed_d [5]),
    .O(dec_i0_immed_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_6  (
    .I(\$iopadmap$dec_i0_immed_d [6]),
    .O(dec_i0_immed_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_7  (
    .I(\$iopadmap$dec_i0_immed_d [7]),
    .O(dec_i0_immed_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_8  (
    .I(\$iopadmap$dec_i0_immed_d [8]),
    .O(dec_i0_immed_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_immed_d_9  (
    .I(\$iopadmap$dec_i0_immed_d [9]),
    .O(dec_i0_immed_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_lsu_d  (
    .I(\$iopadmap$dec_i0_lsu_d ),
    .O(dec_i0_lsu_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_mul_d  (
    .I(\$iopadmap$dec_i0_mul_d ),
    .O(dec_i0_mul_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc4_e4  (
    .I(\$iopadmap$dec_i0_pc4_e4 ),
    .O(dec_i0_pc4_e4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d  (
    .I(\$iopadmap$dec_i0_pc_d [1]),
    .O(dec_i0_pc_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_1  (
    .I(\$iopadmap$dec_i0_pc_d [2]),
    .O(dec_i0_pc_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_10  (
    .I(\$iopadmap$dec_i0_pc_d [11]),
    .O(dec_i0_pc_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_11  (
    .I(\$iopadmap$dec_i0_pc_d [12]),
    .O(dec_i0_pc_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_12  (
    .I(\$iopadmap$dec_i0_pc_d [13]),
    .O(dec_i0_pc_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_13  (
    .I(\$iopadmap$dec_i0_pc_d [14]),
    .O(dec_i0_pc_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_14  (
    .I(\$iopadmap$dec_i0_pc_d [15]),
    .O(dec_i0_pc_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_15  (
    .I(\$iopadmap$dec_i0_pc_d [16]),
    .O(dec_i0_pc_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_16  (
    .I(\$iopadmap$dec_i0_pc_d [17]),
    .O(dec_i0_pc_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_17  (
    .I(\$iopadmap$dec_i0_pc_d [18]),
    .O(dec_i0_pc_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_18  (
    .I(\$iopadmap$dec_i0_pc_d [19]),
    .O(dec_i0_pc_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_19  (
    .I(\$iopadmap$dec_i0_pc_d [20]),
    .O(dec_i0_pc_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_2  (
    .I(\$iopadmap$dec_i0_pc_d [3]),
    .O(dec_i0_pc_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_20  (
    .I(\$iopadmap$dec_i0_pc_d [21]),
    .O(dec_i0_pc_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_21  (
    .I(\$iopadmap$dec_i0_pc_d [22]),
    .O(dec_i0_pc_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_22  (
    .I(\$iopadmap$dec_i0_pc_d [23]),
    .O(dec_i0_pc_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_23  (
    .I(\$iopadmap$dec_i0_pc_d [24]),
    .O(dec_i0_pc_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_24  (
    .I(\$iopadmap$dec_i0_pc_d [25]),
    .O(dec_i0_pc_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_25  (
    .I(\$iopadmap$dec_i0_pc_d [26]),
    .O(dec_i0_pc_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_26  (
    .I(\$iopadmap$dec_i0_pc_d [27]),
    .O(dec_i0_pc_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_27  (
    .I(\$iopadmap$dec_i0_pc_d [28]),
    .O(dec_i0_pc_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_28  (
    .I(\$iopadmap$dec_i0_pc_d [29]),
    .O(dec_i0_pc_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_29  (
    .I(\$iopadmap$dec_i0_pc_d [30]),
    .O(dec_i0_pc_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_3  (
    .I(\$iopadmap$dec_i0_pc_d [4]),
    .O(dec_i0_pc_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_30  (
    .I(\$iopadmap$dec_i0_pc_d [31]),
    .O(dec_i0_pc_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_4  (
    .I(\$iopadmap$dec_i0_pc_d [5]),
    .O(dec_i0_pc_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_5  (
    .I(\$iopadmap$dec_i0_pc_d [6]),
    .O(dec_i0_pc_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_6  (
    .I(\$iopadmap$dec_i0_pc_d [7]),
    .O(dec_i0_pc_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_7  (
    .I(\$iopadmap$dec_i0_pc_d [8]),
    .O(dec_i0_pc_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_8  (
    .I(\$iopadmap$dec_i0_pc_d [9]),
    .O(dec_i0_pc_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_d_9  (
    .I(\$iopadmap$dec_i0_pc_d [10]),
    .O(dec_i0_pc_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3  (
    .I(\$iopadmap$dec_i0_pc_e3 [1]),
    .O(dec_i0_pc_e3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_1  (
    .I(\$iopadmap$dec_i0_pc_e3 [2]),
    .O(dec_i0_pc_e3[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_10  (
    .I(\$iopadmap$dec_i0_pc_e3 [11]),
    .O(dec_i0_pc_e3[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_11  (
    .I(\$iopadmap$dec_i0_pc_e3 [12]),
    .O(dec_i0_pc_e3[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_12  (
    .I(\$iopadmap$dec_i0_pc_e3 [13]),
    .O(dec_i0_pc_e3[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_13  (
    .I(\$iopadmap$dec_i0_pc_e3 [14]),
    .O(dec_i0_pc_e3[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_14  (
    .I(\$iopadmap$dec_i0_pc_e3 [15]),
    .O(dec_i0_pc_e3[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_15  (
    .I(\$iopadmap$dec_i0_pc_e3 [16]),
    .O(dec_i0_pc_e3[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_16  (
    .I(\$iopadmap$dec_i0_pc_e3 [17]),
    .O(dec_i0_pc_e3[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_17  (
    .I(\$iopadmap$dec_i0_pc_e3 [18]),
    .O(dec_i0_pc_e3[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_18  (
    .I(\$iopadmap$dec_i0_pc_e3 [19]),
    .O(dec_i0_pc_e3[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_19  (
    .I(\$iopadmap$dec_i0_pc_e3 [20]),
    .O(dec_i0_pc_e3[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_2  (
    .I(\$iopadmap$dec_i0_pc_e3 [3]),
    .O(dec_i0_pc_e3[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_20  (
    .I(\$iopadmap$dec_i0_pc_e3 [21]),
    .O(dec_i0_pc_e3[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_21  (
    .I(\$iopadmap$dec_i0_pc_e3 [22]),
    .O(dec_i0_pc_e3[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_22  (
    .I(\$iopadmap$dec_i0_pc_e3 [23]),
    .O(dec_i0_pc_e3[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_23  (
    .I(\$iopadmap$dec_i0_pc_e3 [24]),
    .O(dec_i0_pc_e3[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_24  (
    .I(\$iopadmap$dec_i0_pc_e3 [25]),
    .O(dec_i0_pc_e3[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_25  (
    .I(\$iopadmap$dec_i0_pc_e3 [26]),
    .O(dec_i0_pc_e3[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_26  (
    .I(\$iopadmap$dec_i0_pc_e3 [27]),
    .O(dec_i0_pc_e3[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_27  (
    .I(\$iopadmap$dec_i0_pc_e3 [28]),
    .O(dec_i0_pc_e3[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_28  (
    .I(\$iopadmap$dec_i0_pc_e3 [29]),
    .O(dec_i0_pc_e3[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_29  (
    .I(\$iopadmap$dec_i0_pc_e3 [30]),
    .O(dec_i0_pc_e3[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_3  (
    .I(\$iopadmap$dec_i0_pc_e3 [4]),
    .O(dec_i0_pc_e3[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_30  (
    .I(\$iopadmap$dec_i0_pc_e3 [31]),
    .O(dec_i0_pc_e3[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_4  (
    .I(\$iopadmap$dec_i0_pc_e3 [5]),
    .O(dec_i0_pc_e3[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_5  (
    .I(\$iopadmap$dec_i0_pc_e3 [6]),
    .O(dec_i0_pc_e3[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_6  (
    .I(\$iopadmap$dec_i0_pc_e3 [7]),
    .O(dec_i0_pc_e3[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_7  (
    .I(\$iopadmap$dec_i0_pc_e3 [8]),
    .O(dec_i0_pc_e3[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_8  (
    .I(\$iopadmap$dec_i0_pc_e3 [9]),
    .O(dec_i0_pc_e3[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_pc_e3_9  (
    .I(\$iopadmap$dec_i0_pc_e3 [10]),
    .O(dec_i0_pc_e3[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_rs1_bypass_en_d  (
    .I(\$iopadmap$dec_i0_rs1_bypass_en_d ),
    .O(dec_i0_rs1_bypass_en_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_rs1_bypass_en_e2  (
    .I(\$iopadmap$dec_i0_rs1_bypass_en_e2 ),
    .O(dec_i0_rs1_bypass_en_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_rs1_bypass_en_e3  (
    .I(\$iopadmap$dec_i0_rs1_bypass_en_e3 ),
    .O(dec_i0_rs1_bypass_en_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_rs2_bypass_en_d  (
    .I(\$iopadmap$dec_i0_rs2_bypass_en_d ),
    .O(dec_i0_rs2_bypass_en_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_rs2_bypass_en_e2  (
    .I(\$iopadmap$dec_i0_rs2_bypass_en_e2 ),
    .O(dec_i0_rs2_bypass_en_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_rs2_bypass_en_e3  (
    .I(\$iopadmap$dec_i0_rs2_bypass_en_e3 ),
    .O(dec_i0_rs2_bypass_en_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_sec_decode_e3  (
    .I(\$iopadmap$dec_i0_sec_decode_e3 ),
    .O(dec_i0_sec_decode_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_secondary_d  (
    .I(\$iopadmap$dec_i0_secondary_d ),
    .O(dec_i0_secondary_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_secondary_e1  (
    .I(\$iopadmap$dec_i0_secondary_e1 ),
    .O(dec_i0_secondary_e1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_secondary_e2  (
    .I(\$iopadmap$dec_i0_secondary_e2 ),
    .O(dec_i0_secondary_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_select_pc_d  (
    .I(\$iopadmap$dec_i0_select_pc_d ),
    .O(dec_i0_select_pc_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i0_tid_e4  (
    .I(\$iopadmap$dec_i0_tid_e4 ),
    .O(dec_i0_tid_e4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_alu_decode_d  (
    .I(\$iopadmap$dec_i1_alu_decode_d ),
    .O(dec_i1_alu_decode_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d  (
    .I(\$iopadmap$dec_i1_br_immed_d [1]),
    .O(dec_i1_br_immed_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_1  (
    .I(\$iopadmap$dec_i1_br_immed_d [2]),
    .O(dec_i1_br_immed_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_10  (
    .I(\$iopadmap$dec_i1_br_immed_d [11]),
    .O(dec_i1_br_immed_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_11  (
    .I(\$iopadmap$dec_i1_br_immed_d [12]),
    .O(dec_i1_br_immed_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_12  (
    .I(\$iopadmap$dec_i1_br_immed_d [13]),
    .O(dec_i1_br_immed_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_13  (
    .I(\$iopadmap$dec_i1_br_immed_d [14]),
    .O(dec_i1_br_immed_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_14  (
    .I(\$iopadmap$dec_i1_br_immed_d [15]),
    .O(dec_i1_br_immed_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_15  (
    .I(\$iopadmap$dec_i1_br_immed_d [16]),
    .O(dec_i1_br_immed_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_16  (
    .I(\$iopadmap$dec_i1_br_immed_d [17]),
    .O(dec_i1_br_immed_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_17  (
    .I(\$iopadmap$dec_i1_br_immed_d [18]),
    .O(dec_i1_br_immed_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_18  (
    .I(\$iopadmap$dec_i1_br_immed_d [19]),
    .O(dec_i1_br_immed_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_19  (
    .I(\$iopadmap$dec_i1_br_immed_d [20]),
    .O(dec_i1_br_immed_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_2  (
    .I(\$iopadmap$dec_i1_br_immed_d [3]),
    .O(dec_i1_br_immed_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_3  (
    .I(\$iopadmap$dec_i1_br_immed_d [4]),
    .O(dec_i1_br_immed_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_4  (
    .I(\$iopadmap$dec_i1_br_immed_d [5]),
    .O(dec_i1_br_immed_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_5  (
    .I(\$iopadmap$dec_i1_br_immed_d [6]),
    .O(dec_i1_br_immed_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_6  (
    .I(\$iopadmap$dec_i1_br_immed_d [7]),
    .O(dec_i1_br_immed_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_7  (
    .I(\$iopadmap$dec_i1_br_immed_d [8]),
    .O(dec_i1_br_immed_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_8  (
    .I(\$iopadmap$dec_i1_br_immed_d [9]),
    .O(dec_i1_br_immed_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_br_immed_d_9  (
    .I(\$iopadmap$dec_i1_br_immed_d [10]),
    .O(dec_i1_br_immed_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_branch_d  (
    .I(\$iopadmap$dec_i1_branch_d ),
    .O(dec_i1_branch_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_branch_e1  (
    .I(\$iopadmap$dec_i1_branch_e1 ),
    .O(dec_i1_branch_e1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_branch_e2  (
    .I(\$iopadmap$dec_i1_branch_e2 ),
    .O(dec_i1_branch_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_branch_e3  (
    .I(\$iopadmap$dec_i1_branch_e3 ),
    .O(dec_i1_branch_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_cancel_e1  (
    .I(\$iopadmap$dec_i1_cancel_e1 ),
    .O(dec_i1_cancel_e1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_ctl_en  (
    .I(\$iopadmap$dec_i1_ctl_en [1]),
    .O(dec_i1_ctl_en[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_ctl_en_1  (
    .I(\$iopadmap$dec_i1_ctl_en [2]),
    .O(dec_i1_ctl_en[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_ctl_en_2  (
    .I(\$iopadmap$dec_i1_ctl_en [3]),
    .O(dec_i1_ctl_en[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_ctl_en_3  (
    .I(\$iopadmap$dec_i1_ctl_en [4]),
    .O(dec_i1_ctl_en[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_data_en  (
    .I(\$iopadmap$dec_i1_data_en [1]),
    .O(dec_i1_data_en[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_data_en_1  (
    .I(\$iopadmap$dec_i1_data_en [2]),
    .O(dec_i1_data_en[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_data_en_2  (
    .I(\$iopadmap$dec_i1_data_en [3]),
    .O(dec_i1_data_en[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_data_en_3  (
    .I(\$iopadmap$dec_i1_data_en [4]),
    .O(dec_i1_data_en[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d  (
    .I(\$iopadmap$dec_i1_immed_d [0]),
    .O(dec_i1_immed_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_1  (
    .I(\$iopadmap$dec_i1_immed_d [1]),
    .O(dec_i1_immed_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_10  (
    .I(\$iopadmap$dec_i1_immed_d [10]),
    .O(dec_i1_immed_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_11  (
    .I(\$iopadmap$dec_i1_immed_d [11]),
    .O(dec_i1_immed_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_12  (
    .I(\$iopadmap$dec_i1_immed_d [12]),
    .O(dec_i1_immed_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_13  (
    .I(\$iopadmap$dec_i1_immed_d [13]),
    .O(dec_i1_immed_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_14  (
    .I(\$iopadmap$dec_i1_immed_d [14]),
    .O(dec_i1_immed_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_15  (
    .I(\$iopadmap$dec_i1_immed_d [15]),
    .O(dec_i1_immed_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_16  (
    .I(\$iopadmap$dec_i1_immed_d [16]),
    .O(dec_i1_immed_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_17  (
    .I(\$iopadmap$dec_i1_immed_d [17]),
    .O(dec_i1_immed_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_18  (
    .I(\$iopadmap$dec_i1_immed_d [18]),
    .O(dec_i1_immed_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_19  (
    .I(\$iopadmap$dec_i1_immed_d [19]),
    .O(dec_i1_immed_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_2  (
    .I(\$iopadmap$dec_i1_immed_d [2]),
    .O(dec_i1_immed_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_20  (
    .I(\$iopadmap$dec_i1_immed_d [20]),
    .O(dec_i1_immed_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_21  (
    .I(\$iopadmap$dec_i1_immed_d [21]),
    .O(dec_i1_immed_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_22  (
    .I(\$iopadmap$dec_i1_immed_d [22]),
    .O(dec_i1_immed_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_23  (
    .I(\$iopadmap$dec_i1_immed_d [23]),
    .O(dec_i1_immed_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_24  (
    .I(\$iopadmap$dec_i1_immed_d [24]),
    .O(dec_i1_immed_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_25  (
    .I(\$iopadmap$dec_i1_immed_d [25]),
    .O(dec_i1_immed_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_26  (
    .I(\$iopadmap$dec_i1_immed_d [26]),
    .O(dec_i1_immed_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_27  (
    .I(\$iopadmap$dec_i1_immed_d [27]),
    .O(dec_i1_immed_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_28  (
    .I(\$iopadmap$dec_i1_immed_d [28]),
    .O(dec_i1_immed_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_29  (
    .I(\$iopadmap$dec_i1_immed_d [29]),
    .O(dec_i1_immed_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_3  (
    .I(\$iopadmap$dec_i1_immed_d [3]),
    .O(dec_i1_immed_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_30  (
    .I(\$iopadmap$dec_i1_immed_d [30]),
    .O(dec_i1_immed_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_31  (
    .I(\$iopadmap$dec_i1_immed_d [31]),
    .O(dec_i1_immed_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_4  (
    .I(\$iopadmap$dec_i1_immed_d [4]),
    .O(dec_i1_immed_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_5  (
    .I(\$iopadmap$dec_i1_immed_d [5]),
    .O(dec_i1_immed_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_6  (
    .I(\$iopadmap$dec_i1_immed_d [6]),
    .O(dec_i1_immed_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_7  (
    .I(\$iopadmap$dec_i1_immed_d [7]),
    .O(dec_i1_immed_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_8  (
    .I(\$iopadmap$dec_i1_immed_d [8]),
    .O(dec_i1_immed_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_immed_d_9  (
    .I(\$iopadmap$dec_i1_immed_d [9]),
    .O(dec_i1_immed_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_lsu_d  (
    .I(\$iopadmap$dec_i1_lsu_d ),
    .O(dec_i1_lsu_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_mul_d  (
    .I(\$iopadmap$dec_i1_mul_d ),
    .O(dec_i1_mul_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc4_e4  (
    .I(\$iopadmap$dec_i1_pc4_e4 ),
    .O(dec_i1_pc4_e4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d  (
    .I(\$iopadmap$dec_i1_pc_d [1]),
    .O(dec_i1_pc_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_1  (
    .I(\$iopadmap$dec_i1_pc_d [2]),
    .O(dec_i1_pc_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_10  (
    .I(\$iopadmap$dec_i1_pc_d [11]),
    .O(dec_i1_pc_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_11  (
    .I(\$iopadmap$dec_i1_pc_d [12]),
    .O(dec_i1_pc_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_12  (
    .I(\$iopadmap$dec_i1_pc_d [13]),
    .O(dec_i1_pc_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_13  (
    .I(\$iopadmap$dec_i1_pc_d [14]),
    .O(dec_i1_pc_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_14  (
    .I(\$iopadmap$dec_i1_pc_d [15]),
    .O(dec_i1_pc_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_15  (
    .I(\$iopadmap$dec_i1_pc_d [16]),
    .O(dec_i1_pc_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_16  (
    .I(\$iopadmap$dec_i1_pc_d [17]),
    .O(dec_i1_pc_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_17  (
    .I(\$iopadmap$dec_i1_pc_d [18]),
    .O(dec_i1_pc_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_18  (
    .I(\$iopadmap$dec_i1_pc_d [19]),
    .O(dec_i1_pc_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_19  (
    .I(\$iopadmap$dec_i1_pc_d [20]),
    .O(dec_i1_pc_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_2  (
    .I(\$iopadmap$dec_i1_pc_d [3]),
    .O(dec_i1_pc_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_20  (
    .I(\$iopadmap$dec_i1_pc_d [21]),
    .O(dec_i1_pc_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_21  (
    .I(\$iopadmap$dec_i1_pc_d [22]),
    .O(dec_i1_pc_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_22  (
    .I(\$iopadmap$dec_i1_pc_d [23]),
    .O(dec_i1_pc_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_23  (
    .I(\$iopadmap$dec_i1_pc_d [24]),
    .O(dec_i1_pc_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_24  (
    .I(\$iopadmap$dec_i1_pc_d [25]),
    .O(dec_i1_pc_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_25  (
    .I(\$iopadmap$dec_i1_pc_d [26]),
    .O(dec_i1_pc_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_26  (
    .I(\$iopadmap$dec_i1_pc_d [27]),
    .O(dec_i1_pc_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_27  (
    .I(\$iopadmap$dec_i1_pc_d [28]),
    .O(dec_i1_pc_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_28  (
    .I(\$iopadmap$dec_i1_pc_d [29]),
    .O(dec_i1_pc_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_29  (
    .I(\$iopadmap$dec_i1_pc_d [30]),
    .O(dec_i1_pc_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_3  (
    .I(\$iopadmap$dec_i1_pc_d [4]),
    .O(dec_i1_pc_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_30  (
    .I(\$iopadmap$dec_i1_pc_d [31]),
    .O(dec_i1_pc_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_4  (
    .I(\$iopadmap$dec_i1_pc_d [5]),
    .O(dec_i1_pc_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_5  (
    .I(\$iopadmap$dec_i1_pc_d [6]),
    .O(dec_i1_pc_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_6  (
    .I(\$iopadmap$dec_i1_pc_d [7]),
    .O(dec_i1_pc_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_7  (
    .I(\$iopadmap$dec_i1_pc_d [8]),
    .O(dec_i1_pc_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_8  (
    .I(\$iopadmap$dec_i1_pc_d [9]),
    .O(dec_i1_pc_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_d_9  (
    .I(\$iopadmap$dec_i1_pc_d [10]),
    .O(dec_i1_pc_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3  (
    .I(\$iopadmap$dec_i1_pc_e3 [1]),
    .O(dec_i1_pc_e3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_1  (
    .I(\$iopadmap$dec_i1_pc_e3 [2]),
    .O(dec_i1_pc_e3[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_10  (
    .I(\$iopadmap$dec_i1_pc_e3 [11]),
    .O(dec_i1_pc_e3[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_11  (
    .I(\$iopadmap$dec_i1_pc_e3 [12]),
    .O(dec_i1_pc_e3[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_12  (
    .I(\$iopadmap$dec_i1_pc_e3 [13]),
    .O(dec_i1_pc_e3[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_13  (
    .I(\$iopadmap$dec_i1_pc_e3 [14]),
    .O(dec_i1_pc_e3[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_14  (
    .I(\$iopadmap$dec_i1_pc_e3 [15]),
    .O(dec_i1_pc_e3[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_15  (
    .I(\$iopadmap$dec_i1_pc_e3 [16]),
    .O(dec_i1_pc_e3[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_16  (
    .I(\$iopadmap$dec_i1_pc_e3 [17]),
    .O(dec_i1_pc_e3[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_17  (
    .I(\$iopadmap$dec_i1_pc_e3 [18]),
    .O(dec_i1_pc_e3[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_18  (
    .I(\$iopadmap$dec_i1_pc_e3 [19]),
    .O(dec_i1_pc_e3[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_19  (
    .I(\$iopadmap$dec_i1_pc_e3 [20]),
    .O(dec_i1_pc_e3[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_2  (
    .I(\$iopadmap$dec_i1_pc_e3 [3]),
    .O(dec_i1_pc_e3[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_20  (
    .I(\$iopadmap$dec_i1_pc_e3 [21]),
    .O(dec_i1_pc_e3[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_21  (
    .I(\$iopadmap$dec_i1_pc_e3 [22]),
    .O(dec_i1_pc_e3[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_22  (
    .I(\$iopadmap$dec_i1_pc_e3 [23]),
    .O(dec_i1_pc_e3[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_23  (
    .I(\$iopadmap$dec_i1_pc_e3 [24]),
    .O(dec_i1_pc_e3[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_24  (
    .I(\$iopadmap$dec_i1_pc_e3 [25]),
    .O(dec_i1_pc_e3[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_25  (
    .I(\$iopadmap$dec_i1_pc_e3 [26]),
    .O(dec_i1_pc_e3[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_26  (
    .I(\$iopadmap$dec_i1_pc_e3 [27]),
    .O(dec_i1_pc_e3[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_27  (
    .I(\$iopadmap$dec_i1_pc_e3 [28]),
    .O(dec_i1_pc_e3[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_28  (
    .I(\$iopadmap$dec_i1_pc_e3 [29]),
    .O(dec_i1_pc_e3[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_29  (
    .I(\$iopadmap$dec_i1_pc_e3 [30]),
    .O(dec_i1_pc_e3[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_3  (
    .I(\$iopadmap$dec_i1_pc_e3 [4]),
    .O(dec_i1_pc_e3[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_30  (
    .I(\$iopadmap$dec_i1_pc_e3 [31]),
    .O(dec_i1_pc_e3[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_4  (
    .I(\$iopadmap$dec_i1_pc_e3 [5]),
    .O(dec_i1_pc_e3[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_5  (
    .I(\$iopadmap$dec_i1_pc_e3 [6]),
    .O(dec_i1_pc_e3[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_6  (
    .I(\$iopadmap$dec_i1_pc_e3 [7]),
    .O(dec_i1_pc_e3[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_7  (
    .I(\$iopadmap$dec_i1_pc_e3 [8]),
    .O(dec_i1_pc_e3[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_8  (
    .I(\$iopadmap$dec_i1_pc_e3 [9]),
    .O(dec_i1_pc_e3[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_pc_e3_9  (
    .I(\$iopadmap$dec_i1_pc_e3 [10]),
    .O(dec_i1_pc_e3[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_rs1_bypass_en_d  (
    .I(\$iopadmap$dec_i1_rs1_bypass_en_d ),
    .O(dec_i1_rs1_bypass_en_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_rs1_bypass_en_e2  (
    .I(\$iopadmap$dec_i1_rs1_bypass_en_e2 ),
    .O(dec_i1_rs1_bypass_en_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_rs1_bypass_en_e3  (
    .I(\$iopadmap$dec_i1_rs1_bypass_en_e3 ),
    .O(dec_i1_rs1_bypass_en_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_rs2_bypass_en_d  (
    .I(\$iopadmap$dec_i1_rs2_bypass_en_d ),
    .O(dec_i1_rs2_bypass_en_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_rs2_bypass_en_e2  (
    .I(\$iopadmap$dec_i1_rs2_bypass_en_e2 ),
    .O(dec_i1_rs2_bypass_en_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_rs2_bypass_en_e3  (
    .I(\$iopadmap$dec_i1_rs2_bypass_en_e3 ),
    .O(dec_i1_rs2_bypass_en_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_sec_decode_e3  (
    .I(\$iopadmap$dec_i1_sec_decode_e3 ),
    .O(dec_i1_sec_decode_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_secondary_d  (
    .I(\$iopadmap$dec_i1_secondary_d ),
    .O(dec_i1_secondary_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_secondary_e1  (
    .I(\$iopadmap$dec_i1_secondary_e1 ),
    .O(dec_i1_secondary_e1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_secondary_e2  (
    .I(\$iopadmap$dec_i1_secondary_e2 ),
    .O(dec_i1_secondary_e2)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_select_pc_d  (
    .I(\$iopadmap$dec_i1_select_pc_d ),
    .O(dec_i1_select_pc_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_tid_e4  (
    .I(\$iopadmap$dec_i1_tid_e4 ),
    .O(dec_i1_tid_e4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_i1_valid_e1  (
    .I(\$iopadmap$dec_i1_valid_e1 ),
    .O(dec_i1_valid_e1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_ib2_valid_d  (
    .I(\$iopadmap$dec_ib2_valid_d ),
    .O(dec_ib2_valid_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_ib3_valid_d  (
    .I(\$iopadmap$dec_ib3_valid_d ),
    .O(dec_ib3_valid_d)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d  (
    .I(\$iopadmap$dec_lsu_offset_d [0]),
    .O(dec_lsu_offset_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_1  (
    .I(\$iopadmap$dec_lsu_offset_d [1]),
    .O(dec_lsu_offset_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_10  (
    .I(\$iopadmap$dec_lsu_offset_d [10]),
    .O(dec_lsu_offset_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_11  (
    .I(\$iopadmap$dec_lsu_offset_d [11]),
    .O(dec_lsu_offset_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_2  (
    .I(\$iopadmap$dec_lsu_offset_d [2]),
    .O(dec_lsu_offset_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_3  (
    .I(\$iopadmap$dec_lsu_offset_d [3]),
    .O(dec_lsu_offset_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_4  (
    .I(\$iopadmap$dec_lsu_offset_d [4]),
    .O(dec_lsu_offset_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_5  (
    .I(\$iopadmap$dec_lsu_offset_d [5]),
    .O(dec_lsu_offset_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_6  (
    .I(\$iopadmap$dec_lsu_offset_d [6]),
    .O(dec_lsu_offset_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_7  (
    .I(\$iopadmap$dec_lsu_offset_d [7]),
    .O(dec_lsu_offset_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_8  (
    .I(\$iopadmap$dec_lsu_offset_d [8]),
    .O(dec_lsu_offset_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_lsu_offset_d_9  (
    .I(\$iopadmap$dec_lsu_offset_d [9]),
    .O(dec_lsu_offset_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_pause_state_cg  (
    .I(\$iopadmap$dec_pause_state_cg ),
    .O(dec_pause_state_cg)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_bpred_disable  (
    .I(\$iopadmap$dec_tlu_bpred_disable ),
    .O(dec_tlu_bpred_disable)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_fghr_wb  (
    .I(\$iopadmap$dec_tlu_br0_fghr_wb [0]),
    .O(dec_tlu_br0_fghr_wb[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_fghr_wb_1  (
    .I(\$iopadmap$dec_tlu_br0_fghr_wb [1]),
    .O(dec_tlu_br0_fghr_wb[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_fghr_wb_2  (
    .I(\$iopadmap$dec_tlu_br0_fghr_wb [2]),
    .O(dec_tlu_br0_fghr_wb[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_fghr_wb_3  (
    .I(\$iopadmap$dec_tlu_br0_fghr_wb [3]),
    .O(dec_tlu_br0_fghr_wb[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_fghr_wb_4  (
    .I(\$iopadmap$dec_tlu_br0_fghr_wb [4]),
    .O(dec_tlu_br0_fghr_wb[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_index_wb  (
    .I(\$iopadmap$dec_tlu_br0_index_wb [4]),
    .O(dec_tlu_br0_index_wb[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_index_wb_1  (
    .I(\$iopadmap$dec_tlu_br0_index_wb [5]),
    .O(dec_tlu_br0_index_wb[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [0]),
    .O(dec_tlu_br0_wb_pkt[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_1  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [1]),
    .O(dec_tlu_br0_wb_pkt[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_2  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [2]),
    .O(dec_tlu_br0_wb_pkt[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_3  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [3]),
    .O(dec_tlu_br0_wb_pkt[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_4  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [4]),
    .O(dec_tlu_br0_wb_pkt[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_5  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [5]),
    .O(dec_tlu_br0_wb_pkt[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_6  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [6]),
    .O(dec_tlu_br0_wb_pkt[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_7  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [7]),
    .O(dec_tlu_br0_wb_pkt[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br0_wb_pkt_8  (
    .I(\$iopadmap$dec_tlu_br0_wb_pkt [8]),
    .O(dec_tlu_br0_wb_pkt[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_fghr_wb  (
    .I(\$iopadmap$dec_tlu_br1_fghr_wb [0]),
    .O(dec_tlu_br1_fghr_wb[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_fghr_wb_1  (
    .I(\$iopadmap$dec_tlu_br1_fghr_wb [1]),
    .O(dec_tlu_br1_fghr_wb[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_fghr_wb_2  (
    .I(\$iopadmap$dec_tlu_br1_fghr_wb [2]),
    .O(dec_tlu_br1_fghr_wb[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_fghr_wb_3  (
    .I(\$iopadmap$dec_tlu_br1_fghr_wb [3]),
    .O(dec_tlu_br1_fghr_wb[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_fghr_wb_4  (
    .I(\$iopadmap$dec_tlu_br1_fghr_wb [4]),
    .O(dec_tlu_br1_fghr_wb[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_index_wb  (
    .I(\$iopadmap$dec_tlu_br1_index_wb [4]),
    .O(dec_tlu_br1_index_wb[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_index_wb_1  (
    .I(\$iopadmap$dec_tlu_br1_index_wb [5]),
    .O(dec_tlu_br1_index_wb[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [0]),
    .O(dec_tlu_br1_wb_pkt[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_1  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [1]),
    .O(dec_tlu_br1_wb_pkt[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_2  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [2]),
    .O(dec_tlu_br1_wb_pkt[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_3  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [3]),
    .O(dec_tlu_br1_wb_pkt[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_4  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [4]),
    .O(dec_tlu_br1_wb_pkt[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_5  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [5]),
    .O(dec_tlu_br1_wb_pkt[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_6  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [6]),
    .O(dec_tlu_br1_wb_pkt[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_7  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [7]),
    .O(dec_tlu_br1_wb_pkt[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_br1_wb_pkt_8  (
    .I(\$iopadmap$dec_tlu_br1_wb_pkt [8]),
    .O(dec_tlu_br1_wb_pkt[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_btb_write_kill  (
    .I(\$iopadmap$dec_tlu_btb_write_kill ),
    .O(dec_tlu_btb_write_kill)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_bus_clk_override  (
    .I(\$iopadmap$dec_tlu_bus_clk_override ),
    .O(dec_tlu_bus_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_core_ecc_disable  (
    .I(\$iopadmap$dec_tlu_core_ecc_disable ),
    .O(dec_tlu_core_ecc_disable)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_core_empty  (
    .I(\$iopadmap$dec_tlu_core_empty ),
    .O(dec_tlu_core_empty)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_dbg_halted  (
    .I(\$iopadmap$dec_tlu_dbg_halted ),
    .O(dec_tlu_dbg_halted)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_dccm_clk_override  (
    .I(\$iopadmap$dec_tlu_dccm_clk_override ),
    .O(dec_tlu_dccm_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_debug_mode  (
    .I(\$iopadmap$dec_tlu_debug_mode ),
    .O(dec_tlu_debug_mode)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_dma_qos_prty  (
    .I(\$iopadmap$dec_tlu_dma_qos_prty [0]),
    .O(dec_tlu_dma_qos_prty[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_dma_qos_prty_1  (
    .I(\$iopadmap$dec_tlu_dma_qos_prty [1]),
    .O(dec_tlu_dma_qos_prty[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_dma_qos_prty_2  (
    .I(\$iopadmap$dec_tlu_dma_qos_prty [2]),
    .O(dec_tlu_dma_qos_prty[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_external_ldfwd_disable  (
    .I(\$iopadmap$dec_tlu_external_ldfwd_disable ),
    .O(dec_tlu_external_ldfwd_disable)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_exu_clk_override  (
    .I(\$iopadmap$dec_tlu_exu_clk_override ),
    .O(dec_tlu_exu_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_fence_i_wb  (
    .I(\$iopadmap$dec_tlu_fence_i_wb ),
    .O(dec_tlu_fence_i_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_err_wb  (
    .I(\$iopadmap$dec_tlu_flush_err_wb ),
    .O(dec_tlu_flush_err_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_leak_one_wb  (
    .I(\$iopadmap$dec_tlu_flush_leak_one_wb ),
    .O(dec_tlu_flush_leak_one_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_lower_wb  (
    .I(\$iopadmap$dec_tlu_flush_lower_wb ),
    .O(dec_tlu_flush_lower_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_lower_wb1  (
    .I(\$iopadmap$dec_tlu_flush_lower_wb1 ),
    .O(dec_tlu_flush_lower_wb1)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_mp_wb  (
    .I(\$iopadmap$dec_tlu_flush_mp_wb ),
    .O(dec_tlu_flush_mp_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_noredir_wb  (
    .I(\$iopadmap$dec_tlu_flush_noredir_wb ),
    .O(dec_tlu_flush_noredir_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [0]),
    .O(dec_tlu_flush_path_wb[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_1  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [1]),
    .O(dec_tlu_flush_path_wb[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_10  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [10]),
    .O(dec_tlu_flush_path_wb[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_11  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [11]),
    .O(dec_tlu_flush_path_wb[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_12  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [12]),
    .O(dec_tlu_flush_path_wb[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_13  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [13]),
    .O(dec_tlu_flush_path_wb[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_14  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [14]),
    .O(dec_tlu_flush_path_wb[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_15  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [15]),
    .O(dec_tlu_flush_path_wb[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_16  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [16]),
    .O(dec_tlu_flush_path_wb[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_17  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [17]),
    .O(dec_tlu_flush_path_wb[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_18  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [18]),
    .O(dec_tlu_flush_path_wb[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_19  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [19]),
    .O(dec_tlu_flush_path_wb[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_2  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [2]),
    .O(dec_tlu_flush_path_wb[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_20  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [20]),
    .O(dec_tlu_flush_path_wb[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_21  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [21]),
    .O(dec_tlu_flush_path_wb[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_22  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [22]),
    .O(dec_tlu_flush_path_wb[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_23  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [23]),
    .O(dec_tlu_flush_path_wb[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_24  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [24]),
    .O(dec_tlu_flush_path_wb[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_25  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [25]),
    .O(dec_tlu_flush_path_wb[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_26  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [26]),
    .O(dec_tlu_flush_path_wb[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_27  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [27]),
    .O(dec_tlu_flush_path_wb[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_28  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [28]),
    .O(dec_tlu_flush_path_wb[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_29  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [29]),
    .O(dec_tlu_flush_path_wb[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_3  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [3]),
    .O(dec_tlu_flush_path_wb[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_30  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [30]),
    .O(dec_tlu_flush_path_wb[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_4  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [4]),
    .O(dec_tlu_flush_path_wb[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_5  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [5]),
    .O(dec_tlu_flush_path_wb[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_6  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [6]),
    .O(dec_tlu_flush_path_wb[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_7  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [7]),
    .O(dec_tlu_flush_path_wb[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_8  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [8]),
    .O(dec_tlu_flush_path_wb[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_flush_path_wb_9  (
    .I(\$iopadmap$dec_tlu_flush_path_wb [9]),
    .O(dec_tlu_flush_path_wb[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_force_halt  (
    .I(\$iopadmap$dec_tlu_force_halt ),
    .O(dec_tlu_force_halt)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_i0_commit_cmt  (
    .I(\$iopadmap$dec_tlu_i0_commit_cmt ),
    .O(dec_tlu_i0_commit_cmt)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_i0_kill_writeb_wb  (
    .I(\$iopadmap$dec_tlu_i0_kill_writeb_wb ),
    .O(dec_tlu_i0_kill_writeb_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_i0_valid_e4  (
    .I(\$iopadmap$dec_tlu_i0_valid_e4 ),
    .O(dec_tlu_i0_valid_e4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_i1_kill_writeb_wb  (
    .I(\$iopadmap$dec_tlu_i1_kill_writeb_wb ),
    .O(dec_tlu_i1_kill_writeb_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_i1_valid_e4  (
    .I(\$iopadmap$dec_tlu_i1_valid_e4 ),
    .O(dec_tlu_i1_valid_e4)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [0]),
    .O(dec_tlu_ic_diag_pkt[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_1  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [1]),
    .O(dec_tlu_ic_diag_pkt[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_10  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [10]),
    .O(dec_tlu_ic_diag_pkt[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_11  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [11]),
    .O(dec_tlu_ic_diag_pkt[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_12  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [12]),
    .O(dec_tlu_ic_diag_pkt[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_13  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [13]),
    .O(dec_tlu_ic_diag_pkt[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_14  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [14]),
    .O(dec_tlu_ic_diag_pkt[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_15  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [15]),
    .O(dec_tlu_ic_diag_pkt[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_16  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [16]),
    .O(dec_tlu_ic_diag_pkt[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_17  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [17]),
    .O(dec_tlu_ic_diag_pkt[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_18  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [18]),
    .O(dec_tlu_ic_diag_pkt[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_19  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [19]),
    .O(dec_tlu_ic_diag_pkt[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_2  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [2]),
    .O(dec_tlu_ic_diag_pkt[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_20  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [20]),
    .O(dec_tlu_ic_diag_pkt[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_21  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [21]),
    .O(dec_tlu_ic_diag_pkt[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_22  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [22]),
    .O(dec_tlu_ic_diag_pkt[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_23  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [23]),
    .O(dec_tlu_ic_diag_pkt[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_24  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [24]),
    .O(dec_tlu_ic_diag_pkt[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_25  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [25]),
    .O(dec_tlu_ic_diag_pkt[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_26  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [26]),
    .O(dec_tlu_ic_diag_pkt[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_27  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [27]),
    .O(dec_tlu_ic_diag_pkt[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_28  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [28]),
    .O(dec_tlu_ic_diag_pkt[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_29  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [29]),
    .O(dec_tlu_ic_diag_pkt[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_3  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [3]),
    .O(dec_tlu_ic_diag_pkt[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_30  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [30]),
    .O(dec_tlu_ic_diag_pkt[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_31  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [31]),
    .O(dec_tlu_ic_diag_pkt[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_32  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [32]),
    .O(dec_tlu_ic_diag_pkt[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_33  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [33]),
    .O(dec_tlu_ic_diag_pkt[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_34  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [34]),
    .O(dec_tlu_ic_diag_pkt[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_35  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [35]),
    .O(dec_tlu_ic_diag_pkt[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_36  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [36]),
    .O(dec_tlu_ic_diag_pkt[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_37  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [37]),
    .O(dec_tlu_ic_diag_pkt[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_38  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [38]),
    .O(dec_tlu_ic_diag_pkt[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_39  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [39]),
    .O(dec_tlu_ic_diag_pkt[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_4  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [4]),
    .O(dec_tlu_ic_diag_pkt[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_40  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [40]),
    .O(dec_tlu_ic_diag_pkt[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_41  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [41]),
    .O(dec_tlu_ic_diag_pkt[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_42  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [42]),
    .O(dec_tlu_ic_diag_pkt[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_43  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [43]),
    .O(dec_tlu_ic_diag_pkt[43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_44  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [44]),
    .O(dec_tlu_ic_diag_pkt[44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_45  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [45]),
    .O(dec_tlu_ic_diag_pkt[45])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_46  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [46]),
    .O(dec_tlu_ic_diag_pkt[46])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_47  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [47]),
    .O(dec_tlu_ic_diag_pkt[47])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_48  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [48]),
    .O(dec_tlu_ic_diag_pkt[48])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_49  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [49]),
    .O(dec_tlu_ic_diag_pkt[49])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_5  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [5]),
    .O(dec_tlu_ic_diag_pkt[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_50  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [50]),
    .O(dec_tlu_ic_diag_pkt[50])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_51  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [51]),
    .O(dec_tlu_ic_diag_pkt[51])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_52  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [52]),
    .O(dec_tlu_ic_diag_pkt[52])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_53  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [53]),
    .O(dec_tlu_ic_diag_pkt[53])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_54  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [54]),
    .O(dec_tlu_ic_diag_pkt[54])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_55  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [55]),
    .O(dec_tlu_ic_diag_pkt[55])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_56  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [56]),
    .O(dec_tlu_ic_diag_pkt[56])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_57  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [57]),
    .O(dec_tlu_ic_diag_pkt[57])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_58  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [58]),
    .O(dec_tlu_ic_diag_pkt[58])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_59  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [59]),
    .O(dec_tlu_ic_diag_pkt[59])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_6  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [6]),
    .O(dec_tlu_ic_diag_pkt[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_60  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [60]),
    .O(dec_tlu_ic_diag_pkt[60])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_61  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [61]),
    .O(dec_tlu_ic_diag_pkt[61])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_62  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [62]),
    .O(dec_tlu_ic_diag_pkt[62])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_63  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [63]),
    .O(dec_tlu_ic_diag_pkt[63])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_64  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [64]),
    .O(dec_tlu_ic_diag_pkt[64])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_65  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [65]),
    .O(dec_tlu_ic_diag_pkt[65])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_66  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [66]),
    .O(dec_tlu_ic_diag_pkt[66])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_67  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [67]),
    .O(dec_tlu_ic_diag_pkt[67])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_68  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [68]),
    .O(dec_tlu_ic_diag_pkt[68])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_69  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [69]),
    .O(dec_tlu_ic_diag_pkt[69])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_7  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [7]),
    .O(dec_tlu_ic_diag_pkt[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_70  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [70]),
    .O(dec_tlu_ic_diag_pkt[70])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_71  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [71]),
    .O(dec_tlu_ic_diag_pkt[71])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_72  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [72]),
    .O(dec_tlu_ic_diag_pkt[72])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_73  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [73]),
    .O(dec_tlu_ic_diag_pkt[73])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_74  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [74]),
    .O(dec_tlu_ic_diag_pkt[74])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_75  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [75]),
    .O(dec_tlu_ic_diag_pkt[75])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_76  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [76]),
    .O(dec_tlu_ic_diag_pkt[76])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_77  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [77]),
    .O(dec_tlu_ic_diag_pkt[77])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_78  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [78]),
    .O(dec_tlu_ic_diag_pkt[78])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_79  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [79]),
    .O(dec_tlu_ic_diag_pkt[79])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_8  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [8]),
    .O(dec_tlu_ic_diag_pkt[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_80  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [80]),
    .O(dec_tlu_ic_diag_pkt[80])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_81  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [81]),
    .O(dec_tlu_ic_diag_pkt[81])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_82  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [82]),
    .O(dec_tlu_ic_diag_pkt[82])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_83  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [83]),
    .O(dec_tlu_ic_diag_pkt[83])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_84  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [84]),
    .O(dec_tlu_ic_diag_pkt[84])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_85  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [85]),
    .O(dec_tlu_ic_diag_pkt[85])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_86  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [86]),
    .O(dec_tlu_ic_diag_pkt[86])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_87  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [87]),
    .O(dec_tlu_ic_diag_pkt[87])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_88  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [88]),
    .O(dec_tlu_ic_diag_pkt[88])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_89  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [89]),
    .O(dec_tlu_ic_diag_pkt[89])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ic_diag_pkt_9  (
    .I(\$iopadmap$dec_tlu_ic_diag_pkt [9]),
    .O(dec_tlu_ic_diag_pkt[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_icm_clk_override  (
    .I(\$iopadmap$dec_tlu_icm_clk_override ),
    .O(dec_tlu_icm_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_ifu_clk_override  (
    .I(\$iopadmap$dec_tlu_ifu_clk_override ),
    .O(dec_tlu_ifu_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_lr_reset_wb  (
    .I(\$iopadmap$dec_tlu_lr_reset_wb ),
    .O(dec_tlu_lr_reset_wb)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_lsu_clk_override  (
    .I(\$iopadmap$dec_tlu_lsu_clk_override ),
    .O(dec_tlu_lsu_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meicurpl  (
    .I(\$iopadmap$dec_tlu_meicurpl [0]),
    .O(dec_tlu_meicurpl[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meicurpl_1  (
    .I(\$iopadmap$dec_tlu_meicurpl [1]),
    .O(dec_tlu_meicurpl[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meicurpl_2  (
    .I(\$iopadmap$dec_tlu_meicurpl [2]),
    .O(dec_tlu_meicurpl[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meicurpl_3  (
    .I(\$iopadmap$dec_tlu_meicurpl [3]),
    .O(dec_tlu_meicurpl[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap  (
    .I(\$iopadmap$dec_tlu_meihap [2]),
    .O(dec_tlu_meihap[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_1  (
    .I(\$iopadmap$dec_tlu_meihap [3]),
    .O(dec_tlu_meihap[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_10  (
    .I(\$iopadmap$dec_tlu_meihap [12]),
    .O(dec_tlu_meihap[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_11  (
    .I(\$iopadmap$dec_tlu_meihap [13]),
    .O(dec_tlu_meihap[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_12  (
    .I(\$iopadmap$dec_tlu_meihap [14]),
    .O(dec_tlu_meihap[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_13  (
    .I(\$iopadmap$dec_tlu_meihap [15]),
    .O(dec_tlu_meihap[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_14  (
    .I(\$iopadmap$dec_tlu_meihap [16]),
    .O(dec_tlu_meihap[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_15  (
    .I(\$iopadmap$dec_tlu_meihap [17]),
    .O(dec_tlu_meihap[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_16  (
    .I(\$iopadmap$dec_tlu_meihap [18]),
    .O(dec_tlu_meihap[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_17  (
    .I(\$iopadmap$dec_tlu_meihap [19]),
    .O(dec_tlu_meihap[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_18  (
    .I(\$iopadmap$dec_tlu_meihap [20]),
    .O(dec_tlu_meihap[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_19  (
    .I(\$iopadmap$dec_tlu_meihap [21]),
    .O(dec_tlu_meihap[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_2  (
    .I(\$iopadmap$dec_tlu_meihap [4]),
    .O(dec_tlu_meihap[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_20  (
    .I(\$iopadmap$dec_tlu_meihap [22]),
    .O(dec_tlu_meihap[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_21  (
    .I(\$iopadmap$dec_tlu_meihap [23]),
    .O(dec_tlu_meihap[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_22  (
    .I(\$iopadmap$dec_tlu_meihap [24]),
    .O(dec_tlu_meihap[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_23  (
    .I(\$iopadmap$dec_tlu_meihap [25]),
    .O(dec_tlu_meihap[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_24  (
    .I(\$iopadmap$dec_tlu_meihap [26]),
    .O(dec_tlu_meihap[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_25  (
    .I(\$iopadmap$dec_tlu_meihap [27]),
    .O(dec_tlu_meihap[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_26  (
    .I(\$iopadmap$dec_tlu_meihap [28]),
    .O(dec_tlu_meihap[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_27  (
    .I(\$iopadmap$dec_tlu_meihap [29]),
    .O(dec_tlu_meihap[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_28  (
    .I(\$iopadmap$dec_tlu_meihap [30]),
    .O(dec_tlu_meihap[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_29  (
    .I(\$iopadmap$dec_tlu_meihap [31]),
    .O(dec_tlu_meihap[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_3  (
    .I(\$iopadmap$dec_tlu_meihap [5]),
    .O(dec_tlu_meihap[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_4  (
    .I(\$iopadmap$dec_tlu_meihap [6]),
    .O(dec_tlu_meihap[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_5  (
    .I(\$iopadmap$dec_tlu_meihap [7]),
    .O(dec_tlu_meihap[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_6  (
    .I(\$iopadmap$dec_tlu_meihap [8]),
    .O(dec_tlu_meihap[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_7  (
    .I(\$iopadmap$dec_tlu_meihap [9]),
    .O(dec_tlu_meihap[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_8  (
    .I(\$iopadmap$dec_tlu_meihap [10]),
    .O(dec_tlu_meihap[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meihap_9  (
    .I(\$iopadmap$dec_tlu_meihap [11]),
    .O(dec_tlu_meihap[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meipt  (
    .I(\$iopadmap$dec_tlu_meipt [0]),
    .O(dec_tlu_meipt[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meipt_1  (
    .I(\$iopadmap$dec_tlu_meipt [1]),
    .O(dec_tlu_meipt[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meipt_2  (
    .I(\$iopadmap$dec_tlu_meipt [2]),
    .O(dec_tlu_meipt[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_meipt_3  (
    .I(\$iopadmap$dec_tlu_meipt [3]),
    .O(dec_tlu_meipt[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mhartstart  (
    .I(\$iopadmap$dec_tlu_mhartstart ),
    .O(dec_tlu_mhartstart)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_misc_clk_override  (
    .I(\$iopadmap$dec_tlu_misc_clk_override ),
    .O(dec_tlu_misc_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mpc_halted_only  (
    .I(\$iopadmap$dec_tlu_mpc_halted_only ),
    .O(dec_tlu_mpc_halted_only)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff  (
    .I(\$iopadmap$dec_tlu_mrac_ff [0]),
    .O(dec_tlu_mrac_ff[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_1  (
    .I(\$iopadmap$dec_tlu_mrac_ff [1]),
    .O(dec_tlu_mrac_ff[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_10  (
    .I(\$iopadmap$dec_tlu_mrac_ff [10]),
    .O(dec_tlu_mrac_ff[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_11  (
    .I(\$iopadmap$dec_tlu_mrac_ff [11]),
    .O(dec_tlu_mrac_ff[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_12  (
    .I(\$iopadmap$dec_tlu_mrac_ff [12]),
    .O(dec_tlu_mrac_ff[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_13  (
    .I(\$iopadmap$dec_tlu_mrac_ff [13]),
    .O(dec_tlu_mrac_ff[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_14  (
    .I(\$iopadmap$dec_tlu_mrac_ff [14]),
    .O(dec_tlu_mrac_ff[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_15  (
    .I(\$iopadmap$dec_tlu_mrac_ff [15]),
    .O(dec_tlu_mrac_ff[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_16  (
    .I(\$iopadmap$dec_tlu_mrac_ff [16]),
    .O(dec_tlu_mrac_ff[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_17  (
    .I(\$iopadmap$dec_tlu_mrac_ff [17]),
    .O(dec_tlu_mrac_ff[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_18  (
    .I(\$iopadmap$dec_tlu_mrac_ff [18]),
    .O(dec_tlu_mrac_ff[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_19  (
    .I(\$iopadmap$dec_tlu_mrac_ff [19]),
    .O(dec_tlu_mrac_ff[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_2  (
    .I(\$iopadmap$dec_tlu_mrac_ff [2]),
    .O(dec_tlu_mrac_ff[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_20  (
    .I(\$iopadmap$dec_tlu_mrac_ff [20]),
    .O(dec_tlu_mrac_ff[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_21  (
    .I(\$iopadmap$dec_tlu_mrac_ff [21]),
    .O(dec_tlu_mrac_ff[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_22  (
    .I(\$iopadmap$dec_tlu_mrac_ff [22]),
    .O(dec_tlu_mrac_ff[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_23  (
    .I(\$iopadmap$dec_tlu_mrac_ff [23]),
    .O(dec_tlu_mrac_ff[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_24  (
    .I(\$iopadmap$dec_tlu_mrac_ff [24]),
    .O(dec_tlu_mrac_ff[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_25  (
    .I(\$iopadmap$dec_tlu_mrac_ff [25]),
    .O(dec_tlu_mrac_ff[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_26  (
    .I(\$iopadmap$dec_tlu_mrac_ff [26]),
    .O(dec_tlu_mrac_ff[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_27  (
    .I(\$iopadmap$dec_tlu_mrac_ff [27]),
    .O(dec_tlu_mrac_ff[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_28  (
    .I(\$iopadmap$dec_tlu_mrac_ff [28]),
    .O(dec_tlu_mrac_ff[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_29  (
    .I(\$iopadmap$dec_tlu_mrac_ff [29]),
    .O(dec_tlu_mrac_ff[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_3  (
    .I(\$iopadmap$dec_tlu_mrac_ff [3]),
    .O(dec_tlu_mrac_ff[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_30  (
    .I(\$iopadmap$dec_tlu_mrac_ff [30]),
    .O(dec_tlu_mrac_ff[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_31  (
    .I(\$iopadmap$dec_tlu_mrac_ff [31]),
    .O(dec_tlu_mrac_ff[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_4  (
    .I(\$iopadmap$dec_tlu_mrac_ff [4]),
    .O(dec_tlu_mrac_ff[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_5  (
    .I(\$iopadmap$dec_tlu_mrac_ff [5]),
    .O(dec_tlu_mrac_ff[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_6  (
    .I(\$iopadmap$dec_tlu_mrac_ff [6]),
    .O(dec_tlu_mrac_ff[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_7  (
    .I(\$iopadmap$dec_tlu_mrac_ff [7]),
    .O(dec_tlu_mrac_ff[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_8  (
    .I(\$iopadmap$dec_tlu_mrac_ff [8]),
    .O(dec_tlu_mrac_ff[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_mrac_ff_9  (
    .I(\$iopadmap$dec_tlu_mrac_ff [9]),
    .O(dec_tlu_mrac_ff[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt0  (
    .I(\$iopadmap$dec_tlu_perfcnt0 [0]),
    .O(dec_tlu_perfcnt0[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt0_1  (
    .I(\$iopadmap$dec_tlu_perfcnt0 [1]),
    .O(dec_tlu_perfcnt0[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt1  (
    .I(\$iopadmap$dec_tlu_perfcnt1 [0]),
    .O(dec_tlu_perfcnt1[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt1_1  (
    .I(\$iopadmap$dec_tlu_perfcnt1 [1]),
    .O(dec_tlu_perfcnt1[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt2  (
    .I(\$iopadmap$dec_tlu_perfcnt2 [0]),
    .O(dec_tlu_perfcnt2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt2_1  (
    .I(\$iopadmap$dec_tlu_perfcnt2 [1]),
    .O(dec_tlu_perfcnt2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt3  (
    .I(\$iopadmap$dec_tlu_perfcnt3 [0]),
    .O(dec_tlu_perfcnt3[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_perfcnt3_1  (
    .I(\$iopadmap$dec_tlu_perfcnt3 [1]),
    .O(dec_tlu_perfcnt3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_pic_clk_override  (
    .I(\$iopadmap$dec_tlu_pic_clk_override ),
    .O(dec_tlu_pic_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_picio_clk_override  (
    .I(\$iopadmap$dec_tlu_picio_clk_override ),
    .O(dec_tlu_picio_clk_override)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_resume_ack  (
    .I(\$iopadmap$dec_tlu_resume_ack ),
    .O(dec_tlu_resume_ack)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_sideeffect_posted_disable  (
    .I(\$iopadmap$dec_tlu_sideeffect_posted_disable ),
    .O(dec_tlu_sideeffect_posted_disable)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.dec_tlu_wb_coalescing_disable  (
    .I(\$iopadmap$dec_tlu_wb_coalescing_disable ),
    .O(dec_tlu_wb_coalescing_disable)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.div_p  (
    .I(\$iopadmap$div_p [0]),
    .O(div_p[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.div_p_1  (
    .I(\$iopadmap$div_p [1]),
    .O(div_p[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.div_p_2  (
    .I(\$iopadmap$div_p [2]),
    .O(div_p[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.div_p_3  (
    .I(\$iopadmap$div_p [3]),
    .O(div_p[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dma_dccm_stall_any  (
    .EN(1'h1),
    .I(dma_dccm_stall_any),
    .O(\$iopadmap$dma_dccm_stall_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dma_iccm_stall_any  (
    .EN(1'h1),
    .I(dma_iccm_stall_any),
    .O(\$iopadmap$dma_iccm_stall_any )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dma_pmu_any_read  (
    .EN(1'h1),
    .I(dma_pmu_any_read),
    .O(\$iopadmap$dma_pmu_any_read )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dma_pmu_any_write  (
    .EN(1'h1),
    .I(dma_pmu_any_write),
    .O(\$iopadmap$dma_pmu_any_write )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dma_pmu_dccm_read  (
    .EN(1'h1),
    .I(dma_pmu_dccm_read),
    .O(\$iopadmap$dma_pmu_dccm_read )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.dma_pmu_dccm_write  (
    .EN(1'h1),
    .I(dma_pmu_dccm_write),
    .O(\$iopadmap$dma_pmu_dccm_write )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result  (
    .EN(1'h1),
    .I(exu_div_result[0]),
    .O(\$iopadmap$exu_div_result [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_1  (
    .EN(1'h1),
    .I(exu_div_result[1]),
    .O(\$iopadmap$exu_div_result [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_10  (
    .EN(1'h1),
    .I(exu_div_result[10]),
    .O(\$iopadmap$exu_div_result [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_11  (
    .EN(1'h1),
    .I(exu_div_result[11]),
    .O(\$iopadmap$exu_div_result [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_12  (
    .EN(1'h1),
    .I(exu_div_result[12]),
    .O(\$iopadmap$exu_div_result [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_13  (
    .EN(1'h1),
    .I(exu_div_result[13]),
    .O(\$iopadmap$exu_div_result [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_14  (
    .EN(1'h1),
    .I(exu_div_result[14]),
    .O(\$iopadmap$exu_div_result [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_15  (
    .EN(1'h1),
    .I(exu_div_result[15]),
    .O(\$iopadmap$exu_div_result [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_16  (
    .EN(1'h1),
    .I(exu_div_result[16]),
    .O(\$iopadmap$exu_div_result [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_17  (
    .EN(1'h1),
    .I(exu_div_result[17]),
    .O(\$iopadmap$exu_div_result [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_18  (
    .EN(1'h1),
    .I(exu_div_result[18]),
    .O(\$iopadmap$exu_div_result [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_19  (
    .EN(1'h1),
    .I(exu_div_result[19]),
    .O(\$iopadmap$exu_div_result [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_2  (
    .EN(1'h1),
    .I(exu_div_result[2]),
    .O(\$iopadmap$exu_div_result [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_20  (
    .EN(1'h1),
    .I(exu_div_result[20]),
    .O(\$iopadmap$exu_div_result [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_21  (
    .EN(1'h1),
    .I(exu_div_result[21]),
    .O(\$iopadmap$exu_div_result [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_22  (
    .EN(1'h1),
    .I(exu_div_result[22]),
    .O(\$iopadmap$exu_div_result [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_23  (
    .EN(1'h1),
    .I(exu_div_result[23]),
    .O(\$iopadmap$exu_div_result [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_24  (
    .EN(1'h1),
    .I(exu_div_result[24]),
    .O(\$iopadmap$exu_div_result [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_25  (
    .EN(1'h1),
    .I(exu_div_result[25]),
    .O(\$iopadmap$exu_div_result [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_26  (
    .EN(1'h1),
    .I(exu_div_result[26]),
    .O(\$iopadmap$exu_div_result [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_27  (
    .EN(1'h1),
    .I(exu_div_result[27]),
    .O(\$iopadmap$exu_div_result [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_28  (
    .EN(1'h1),
    .I(exu_div_result[28]),
    .O(\$iopadmap$exu_div_result [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_29  (
    .EN(1'h1),
    .I(exu_div_result[29]),
    .O(\$iopadmap$exu_div_result [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_3  (
    .EN(1'h1),
    .I(exu_div_result[3]),
    .O(\$iopadmap$exu_div_result [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_30  (
    .EN(1'h1),
    .I(exu_div_result[30]),
    .O(\$iopadmap$exu_div_result [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_31  (
    .EN(1'h1),
    .I(exu_div_result[31]),
    .O(\$iopadmap$exu_div_result [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_4  (
    .EN(1'h1),
    .I(exu_div_result[4]),
    .O(\$iopadmap$exu_div_result [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_5  (
    .EN(1'h1),
    .I(exu_div_result[5]),
    .O(\$iopadmap$exu_div_result [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_6  (
    .EN(1'h1),
    .I(exu_div_result[6]),
    .O(\$iopadmap$exu_div_result [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_7  (
    .EN(1'h1),
    .I(exu_div_result[7]),
    .O(\$iopadmap$exu_div_result [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_8  (
    .EN(1'h1),
    .I(exu_div_result[8]),
    .O(\$iopadmap$exu_div_result [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_result_9  (
    .EN(1'h1),
    .I(exu_div_result[9]),
    .O(\$iopadmap$exu_div_result [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_div_wren  (
    .EN(1'h1),
    .I(exu_div_wren),
    .O(\$iopadmap$exu_div_wren )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_flush_final  (
    .EN(1'h1),
    .I(exu_flush_final),
    .O(\$iopadmap$exu_flush_final )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_bank_e4  (
    .EN(1'h1),
    .I(exu_i0_br_bank_e4),
    .O(\$iopadmap$exu_i0_br_bank_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_error_e4  (
    .EN(1'h1),
    .I(exu_i0_br_error_e4),
    .O(\$iopadmap$exu_i0_br_error_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_fghr_e4  (
    .EN(1'h1),
    .I(exu_i0_br_fghr_e4[0]),
    .O(\$iopadmap$exu_i0_br_fghr_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_fghr_e4_1  (
    .EN(1'h1),
    .I(exu_i0_br_fghr_e4[1]),
    .O(\$iopadmap$exu_i0_br_fghr_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_fghr_e4_2  (
    .EN(1'h1),
    .I(exu_i0_br_fghr_e4[2]),
    .O(\$iopadmap$exu_i0_br_fghr_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_fghr_e4_3  (
    .EN(1'h1),
    .I(exu_i0_br_fghr_e4[3]),
    .O(\$iopadmap$exu_i0_br_fghr_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_fghr_e4_4  (
    .EN(1'h1),
    .I(exu_i0_br_fghr_e4[4]),
    .O(\$iopadmap$exu_i0_br_fghr_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_hist_e4  (
    .EN(1'h1),
    .I(exu_i0_br_hist_e4[0]),
    .O(\$iopadmap$exu_i0_br_hist_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_hist_e4_1  (
    .EN(1'h1),
    .I(exu_i0_br_hist_e4[1]),
    .O(\$iopadmap$exu_i0_br_hist_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_index_e4  (
    .EN(1'h1),
    .I(exu_i0_br_index_e4[4]),
    .O(\$iopadmap$exu_i0_br_index_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_index_e4_1  (
    .EN(1'h1),
    .I(exu_i0_br_index_e4[5]),
    .O(\$iopadmap$exu_i0_br_index_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_middle_e4  (
    .EN(1'h1),
    .I(exu_i0_br_middle_e4),
    .O(\$iopadmap$exu_i0_br_middle_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_mp_e4  (
    .EN(1'h1),
    .I(exu_i0_br_mp_e4),
    .O(\$iopadmap$exu_i0_br_mp_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_start_error_e4  (
    .EN(1'h1),
    .I(exu_i0_br_start_error_e4),
    .O(\$iopadmap$exu_i0_br_start_error_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_valid_e4  (
    .EN(1'h1),
    .I(exu_i0_br_valid_e4),
    .O(\$iopadmap$exu_i0_br_valid_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_br_way_e4  (
    .EN(1'h1),
    .I(exu_i0_br_way_e4),
    .O(\$iopadmap$exu_i0_br_way_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[0]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_1  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[1]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_10  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[10]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_11  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[11]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_12  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[12]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_13  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[13]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_14  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[14]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_15  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[15]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_16  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[16]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_17  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[17]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_18  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[18]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_19  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[19]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_2  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[2]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_20  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[20]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_21  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[21]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_22  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[22]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_23  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[23]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_24  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[24]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_25  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[25]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_26  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[26]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_27  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[27]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_28  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[28]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_29  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[29]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_3  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[3]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_30  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[30]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_31  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[31]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_4  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[4]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_5  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[5]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_6  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[6]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_7  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[7]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_8  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[8]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_csr_rs1_e1_9  (
    .EN(1'h1),
    .I(exu_i0_csr_rs1_e1[9]),
    .O(\$iopadmap$exu_i0_csr_rs1_e1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_final  (
    .EN(1'h1),
    .I(exu_i0_flush_final),
    .O(\$iopadmap$exu_i0_flush_final )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_lower_e4  (
    .EN(1'h1),
    .I(exu_i0_flush_lower_e4),
    .O(\$iopadmap$exu_i0_flush_lower_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[1]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_1  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[2]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_10  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[11]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_11  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[12]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_12  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[13]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_13  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[14]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_14  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[15]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_15  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[16]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_16  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[17]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_17  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[18]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_18  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[19]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_19  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[20]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_2  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[3]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_20  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[21]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_21  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[22]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_22  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[23]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_23  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[24]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_24  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[25]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_25  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[26]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_26  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[27]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_27  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[28]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_28  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[29]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_29  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[30]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_3  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[4]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_30  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[31]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_4  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[5]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_5  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[6]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_6  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[7]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_7  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[8]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_8  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[9]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_flush_path_e4_9  (
    .EN(1'h1),
    .I(exu_i0_flush_path_e4[10]),
    .O(\$iopadmap$exu_i0_flush_path_e4 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[1]),
    .O(\$iopadmap$exu_i0_pc_e1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_1  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[2]),
    .O(\$iopadmap$exu_i0_pc_e1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_10  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[11]),
    .O(\$iopadmap$exu_i0_pc_e1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_11  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[12]),
    .O(\$iopadmap$exu_i0_pc_e1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_12  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[13]),
    .O(\$iopadmap$exu_i0_pc_e1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_13  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[14]),
    .O(\$iopadmap$exu_i0_pc_e1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_14  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[15]),
    .O(\$iopadmap$exu_i0_pc_e1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_15  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[16]),
    .O(\$iopadmap$exu_i0_pc_e1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_16  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[17]),
    .O(\$iopadmap$exu_i0_pc_e1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_17  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[18]),
    .O(\$iopadmap$exu_i0_pc_e1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_18  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[19]),
    .O(\$iopadmap$exu_i0_pc_e1 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_19  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[20]),
    .O(\$iopadmap$exu_i0_pc_e1 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_2  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[3]),
    .O(\$iopadmap$exu_i0_pc_e1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_20  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[21]),
    .O(\$iopadmap$exu_i0_pc_e1 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_21  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[22]),
    .O(\$iopadmap$exu_i0_pc_e1 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_22  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[23]),
    .O(\$iopadmap$exu_i0_pc_e1 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_23  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[24]),
    .O(\$iopadmap$exu_i0_pc_e1 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_24  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[25]),
    .O(\$iopadmap$exu_i0_pc_e1 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_25  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[26]),
    .O(\$iopadmap$exu_i0_pc_e1 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_26  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[27]),
    .O(\$iopadmap$exu_i0_pc_e1 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_27  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[28]),
    .O(\$iopadmap$exu_i0_pc_e1 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_28  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[29]),
    .O(\$iopadmap$exu_i0_pc_e1 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_29  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[30]),
    .O(\$iopadmap$exu_i0_pc_e1 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_3  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[4]),
    .O(\$iopadmap$exu_i0_pc_e1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_30  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[31]),
    .O(\$iopadmap$exu_i0_pc_e1 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_4  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[5]),
    .O(\$iopadmap$exu_i0_pc_e1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_5  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[6]),
    .O(\$iopadmap$exu_i0_pc_e1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_6  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[7]),
    .O(\$iopadmap$exu_i0_pc_e1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_7  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[8]),
    .O(\$iopadmap$exu_i0_pc_e1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_8  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[9]),
    .O(\$iopadmap$exu_i0_pc_e1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_pc_e1_9  (
    .EN(1'h1),
    .I(exu_i0_pc_e1[10]),
    .O(\$iopadmap$exu_i0_pc_e1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1  (
    .EN(1'h1),
    .I(exu_i0_result_e1[0]),
    .O(\$iopadmap$exu_i0_result_e1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_1  (
    .EN(1'h1),
    .I(exu_i0_result_e1[1]),
    .O(\$iopadmap$exu_i0_result_e1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_10  (
    .EN(1'h1),
    .I(exu_i0_result_e1[10]),
    .O(\$iopadmap$exu_i0_result_e1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_11  (
    .EN(1'h1),
    .I(exu_i0_result_e1[11]),
    .O(\$iopadmap$exu_i0_result_e1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_12  (
    .EN(1'h1),
    .I(exu_i0_result_e1[12]),
    .O(\$iopadmap$exu_i0_result_e1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_13  (
    .EN(1'h1),
    .I(exu_i0_result_e1[13]),
    .O(\$iopadmap$exu_i0_result_e1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_14  (
    .EN(1'h1),
    .I(exu_i0_result_e1[14]),
    .O(\$iopadmap$exu_i0_result_e1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_15  (
    .EN(1'h1),
    .I(exu_i0_result_e1[15]),
    .O(\$iopadmap$exu_i0_result_e1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_16  (
    .EN(1'h1),
    .I(exu_i0_result_e1[16]),
    .O(\$iopadmap$exu_i0_result_e1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_17  (
    .EN(1'h1),
    .I(exu_i0_result_e1[17]),
    .O(\$iopadmap$exu_i0_result_e1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_18  (
    .EN(1'h1),
    .I(exu_i0_result_e1[18]),
    .O(\$iopadmap$exu_i0_result_e1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_19  (
    .EN(1'h1),
    .I(exu_i0_result_e1[19]),
    .O(\$iopadmap$exu_i0_result_e1 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_2  (
    .EN(1'h1),
    .I(exu_i0_result_e1[2]),
    .O(\$iopadmap$exu_i0_result_e1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_20  (
    .EN(1'h1),
    .I(exu_i0_result_e1[20]),
    .O(\$iopadmap$exu_i0_result_e1 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_21  (
    .EN(1'h1),
    .I(exu_i0_result_e1[21]),
    .O(\$iopadmap$exu_i0_result_e1 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_22  (
    .EN(1'h1),
    .I(exu_i0_result_e1[22]),
    .O(\$iopadmap$exu_i0_result_e1 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_23  (
    .EN(1'h1),
    .I(exu_i0_result_e1[23]),
    .O(\$iopadmap$exu_i0_result_e1 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_24  (
    .EN(1'h1),
    .I(exu_i0_result_e1[24]),
    .O(\$iopadmap$exu_i0_result_e1 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_25  (
    .EN(1'h1),
    .I(exu_i0_result_e1[25]),
    .O(\$iopadmap$exu_i0_result_e1 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_26  (
    .EN(1'h1),
    .I(exu_i0_result_e1[26]),
    .O(\$iopadmap$exu_i0_result_e1 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_27  (
    .EN(1'h1),
    .I(exu_i0_result_e1[27]),
    .O(\$iopadmap$exu_i0_result_e1 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_28  (
    .EN(1'h1),
    .I(exu_i0_result_e1[28]),
    .O(\$iopadmap$exu_i0_result_e1 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_29  (
    .EN(1'h1),
    .I(exu_i0_result_e1[29]),
    .O(\$iopadmap$exu_i0_result_e1 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_3  (
    .EN(1'h1),
    .I(exu_i0_result_e1[3]),
    .O(\$iopadmap$exu_i0_result_e1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_30  (
    .EN(1'h1),
    .I(exu_i0_result_e1[30]),
    .O(\$iopadmap$exu_i0_result_e1 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_31  (
    .EN(1'h1),
    .I(exu_i0_result_e1[31]),
    .O(\$iopadmap$exu_i0_result_e1 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_4  (
    .EN(1'h1),
    .I(exu_i0_result_e1[4]),
    .O(\$iopadmap$exu_i0_result_e1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_5  (
    .EN(1'h1),
    .I(exu_i0_result_e1[5]),
    .O(\$iopadmap$exu_i0_result_e1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_6  (
    .EN(1'h1),
    .I(exu_i0_result_e1[6]),
    .O(\$iopadmap$exu_i0_result_e1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_7  (
    .EN(1'h1),
    .I(exu_i0_result_e1[7]),
    .O(\$iopadmap$exu_i0_result_e1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_8  (
    .EN(1'h1),
    .I(exu_i0_result_e1[8]),
    .O(\$iopadmap$exu_i0_result_e1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e1_9  (
    .EN(1'h1),
    .I(exu_i0_result_e1[9]),
    .O(\$iopadmap$exu_i0_result_e1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4  (
    .EN(1'h1),
    .I(exu_i0_result_e4[0]),
    .O(\$iopadmap$exu_i0_result_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_1  (
    .EN(1'h1),
    .I(exu_i0_result_e4[1]),
    .O(\$iopadmap$exu_i0_result_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_10  (
    .EN(1'h1),
    .I(exu_i0_result_e4[10]),
    .O(\$iopadmap$exu_i0_result_e4 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_11  (
    .EN(1'h1),
    .I(exu_i0_result_e4[11]),
    .O(\$iopadmap$exu_i0_result_e4 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_12  (
    .EN(1'h1),
    .I(exu_i0_result_e4[12]),
    .O(\$iopadmap$exu_i0_result_e4 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_13  (
    .EN(1'h1),
    .I(exu_i0_result_e4[13]),
    .O(\$iopadmap$exu_i0_result_e4 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_14  (
    .EN(1'h1),
    .I(exu_i0_result_e4[14]),
    .O(\$iopadmap$exu_i0_result_e4 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_15  (
    .EN(1'h1),
    .I(exu_i0_result_e4[15]),
    .O(\$iopadmap$exu_i0_result_e4 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_16  (
    .EN(1'h1),
    .I(exu_i0_result_e4[16]),
    .O(\$iopadmap$exu_i0_result_e4 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_17  (
    .EN(1'h1),
    .I(exu_i0_result_e4[17]),
    .O(\$iopadmap$exu_i0_result_e4 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_18  (
    .EN(1'h1),
    .I(exu_i0_result_e4[18]),
    .O(\$iopadmap$exu_i0_result_e4 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_19  (
    .EN(1'h1),
    .I(exu_i0_result_e4[19]),
    .O(\$iopadmap$exu_i0_result_e4 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_2  (
    .EN(1'h1),
    .I(exu_i0_result_e4[2]),
    .O(\$iopadmap$exu_i0_result_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_20  (
    .EN(1'h1),
    .I(exu_i0_result_e4[20]),
    .O(\$iopadmap$exu_i0_result_e4 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_21  (
    .EN(1'h1),
    .I(exu_i0_result_e4[21]),
    .O(\$iopadmap$exu_i0_result_e4 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_22  (
    .EN(1'h1),
    .I(exu_i0_result_e4[22]),
    .O(\$iopadmap$exu_i0_result_e4 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_23  (
    .EN(1'h1),
    .I(exu_i0_result_e4[23]),
    .O(\$iopadmap$exu_i0_result_e4 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_24  (
    .EN(1'h1),
    .I(exu_i0_result_e4[24]),
    .O(\$iopadmap$exu_i0_result_e4 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_25  (
    .EN(1'h1),
    .I(exu_i0_result_e4[25]),
    .O(\$iopadmap$exu_i0_result_e4 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_26  (
    .EN(1'h1),
    .I(exu_i0_result_e4[26]),
    .O(\$iopadmap$exu_i0_result_e4 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_27  (
    .EN(1'h1),
    .I(exu_i0_result_e4[27]),
    .O(\$iopadmap$exu_i0_result_e4 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_28  (
    .EN(1'h1),
    .I(exu_i0_result_e4[28]),
    .O(\$iopadmap$exu_i0_result_e4 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_29  (
    .EN(1'h1),
    .I(exu_i0_result_e4[29]),
    .O(\$iopadmap$exu_i0_result_e4 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_3  (
    .EN(1'h1),
    .I(exu_i0_result_e4[3]),
    .O(\$iopadmap$exu_i0_result_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_30  (
    .EN(1'h1),
    .I(exu_i0_result_e4[30]),
    .O(\$iopadmap$exu_i0_result_e4 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_31  (
    .EN(1'h1),
    .I(exu_i0_result_e4[31]),
    .O(\$iopadmap$exu_i0_result_e4 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_4  (
    .EN(1'h1),
    .I(exu_i0_result_e4[4]),
    .O(\$iopadmap$exu_i0_result_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_5  (
    .EN(1'h1),
    .I(exu_i0_result_e4[5]),
    .O(\$iopadmap$exu_i0_result_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_6  (
    .EN(1'h1),
    .I(exu_i0_result_e4[6]),
    .O(\$iopadmap$exu_i0_result_e4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_7  (
    .EN(1'h1),
    .I(exu_i0_result_e4[7]),
    .O(\$iopadmap$exu_i0_result_e4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_8  (
    .EN(1'h1),
    .I(exu_i0_result_e4[8]),
    .O(\$iopadmap$exu_i0_result_e4 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i0_result_e4_9  (
    .EN(1'h1),
    .I(exu_i0_result_e4[9]),
    .O(\$iopadmap$exu_i0_result_e4 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_bank_e4  (
    .EN(1'h1),
    .I(exu_i1_br_bank_e4),
    .O(\$iopadmap$exu_i1_br_bank_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_error_e4  (
    .EN(1'h1),
    .I(exu_i1_br_error_e4),
    .O(\$iopadmap$exu_i1_br_error_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_fghr_e4  (
    .EN(1'h1),
    .I(exu_i1_br_fghr_e4[0]),
    .O(\$iopadmap$exu_i1_br_fghr_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_fghr_e4_1  (
    .EN(1'h1),
    .I(exu_i1_br_fghr_e4[1]),
    .O(\$iopadmap$exu_i1_br_fghr_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_fghr_e4_2  (
    .EN(1'h1),
    .I(exu_i1_br_fghr_e4[2]),
    .O(\$iopadmap$exu_i1_br_fghr_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_fghr_e4_3  (
    .EN(1'h1),
    .I(exu_i1_br_fghr_e4[3]),
    .O(\$iopadmap$exu_i1_br_fghr_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_fghr_e4_4  (
    .EN(1'h1),
    .I(exu_i1_br_fghr_e4[4]),
    .O(\$iopadmap$exu_i1_br_fghr_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_hist_e4  (
    .EN(1'h1),
    .I(exu_i1_br_hist_e4[0]),
    .O(\$iopadmap$exu_i1_br_hist_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_hist_e4_1  (
    .EN(1'h1),
    .I(exu_i1_br_hist_e4[1]),
    .O(\$iopadmap$exu_i1_br_hist_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_index_e4  (
    .EN(1'h1),
    .I(exu_i1_br_index_e4[4]),
    .O(\$iopadmap$exu_i1_br_index_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_index_e4_1  (
    .EN(1'h1),
    .I(exu_i1_br_index_e4[5]),
    .O(\$iopadmap$exu_i1_br_index_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_middle_e4  (
    .EN(1'h1),
    .I(exu_i1_br_middle_e4),
    .O(\$iopadmap$exu_i1_br_middle_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_mp_e4  (
    .EN(1'h1),
    .I(exu_i1_br_mp_e4),
    .O(\$iopadmap$exu_i1_br_mp_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_start_error_e4  (
    .EN(1'h1),
    .I(exu_i1_br_start_error_e4),
    .O(\$iopadmap$exu_i1_br_start_error_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_valid_e4  (
    .EN(1'h1),
    .I(exu_i1_br_valid_e4),
    .O(\$iopadmap$exu_i1_br_valid_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_br_way_e4  (
    .EN(1'h1),
    .I(exu_i1_br_way_e4),
    .O(\$iopadmap$exu_i1_br_way_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_final  (
    .EN(1'h1),
    .I(exu_i1_flush_final),
    .O(\$iopadmap$exu_i1_flush_final )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_lower_e4  (
    .EN(1'h1),
    .I(exu_i1_flush_lower_e4),
    .O(\$iopadmap$exu_i1_flush_lower_e4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[1]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_1  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[2]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_10  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[11]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_11  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[12]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_12  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[13]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_13  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[14]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_14  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[15]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_15  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[16]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_16  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[17]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_17  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[18]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_18  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[19]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_19  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[20]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_2  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[3]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_20  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[21]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_21  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[22]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_22  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[23]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_23  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[24]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_24  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[25]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_25  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[26]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_26  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[27]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_27  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[28]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_28  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[29]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_29  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[30]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_3  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[4]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_30  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[31]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_4  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[5]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_5  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[6]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_6  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[7]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_7  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[8]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_8  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[9]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_flush_path_e4_9  (
    .EN(1'h1),
    .I(exu_i1_flush_path_e4[10]),
    .O(\$iopadmap$exu_i1_flush_path_e4 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[1]),
    .O(\$iopadmap$exu_i1_pc_e1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_1  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[2]),
    .O(\$iopadmap$exu_i1_pc_e1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_10  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[11]),
    .O(\$iopadmap$exu_i1_pc_e1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_11  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[12]),
    .O(\$iopadmap$exu_i1_pc_e1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_12  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[13]),
    .O(\$iopadmap$exu_i1_pc_e1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_13  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[14]),
    .O(\$iopadmap$exu_i1_pc_e1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_14  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[15]),
    .O(\$iopadmap$exu_i1_pc_e1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_15  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[16]),
    .O(\$iopadmap$exu_i1_pc_e1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_16  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[17]),
    .O(\$iopadmap$exu_i1_pc_e1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_17  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[18]),
    .O(\$iopadmap$exu_i1_pc_e1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_18  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[19]),
    .O(\$iopadmap$exu_i1_pc_e1 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_19  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[20]),
    .O(\$iopadmap$exu_i1_pc_e1 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_2  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[3]),
    .O(\$iopadmap$exu_i1_pc_e1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_20  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[21]),
    .O(\$iopadmap$exu_i1_pc_e1 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_21  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[22]),
    .O(\$iopadmap$exu_i1_pc_e1 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_22  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[23]),
    .O(\$iopadmap$exu_i1_pc_e1 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_23  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[24]),
    .O(\$iopadmap$exu_i1_pc_e1 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_24  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[25]),
    .O(\$iopadmap$exu_i1_pc_e1 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_25  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[26]),
    .O(\$iopadmap$exu_i1_pc_e1 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_26  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[27]),
    .O(\$iopadmap$exu_i1_pc_e1 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_27  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[28]),
    .O(\$iopadmap$exu_i1_pc_e1 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_28  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[29]),
    .O(\$iopadmap$exu_i1_pc_e1 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_29  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[30]),
    .O(\$iopadmap$exu_i1_pc_e1 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_3  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[4]),
    .O(\$iopadmap$exu_i1_pc_e1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_30  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[31]),
    .O(\$iopadmap$exu_i1_pc_e1 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_4  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[5]),
    .O(\$iopadmap$exu_i1_pc_e1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_5  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[6]),
    .O(\$iopadmap$exu_i1_pc_e1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_6  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[7]),
    .O(\$iopadmap$exu_i1_pc_e1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_7  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[8]),
    .O(\$iopadmap$exu_i1_pc_e1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_8  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[9]),
    .O(\$iopadmap$exu_i1_pc_e1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_pc_e1_9  (
    .EN(1'h1),
    .I(exu_i1_pc_e1[10]),
    .O(\$iopadmap$exu_i1_pc_e1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1  (
    .EN(1'h1),
    .I(exu_i1_result_e1[0]),
    .O(\$iopadmap$exu_i1_result_e1 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_1  (
    .EN(1'h1),
    .I(exu_i1_result_e1[1]),
    .O(\$iopadmap$exu_i1_result_e1 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_10  (
    .EN(1'h1),
    .I(exu_i1_result_e1[10]),
    .O(\$iopadmap$exu_i1_result_e1 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_11  (
    .EN(1'h1),
    .I(exu_i1_result_e1[11]),
    .O(\$iopadmap$exu_i1_result_e1 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_12  (
    .EN(1'h1),
    .I(exu_i1_result_e1[12]),
    .O(\$iopadmap$exu_i1_result_e1 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_13  (
    .EN(1'h1),
    .I(exu_i1_result_e1[13]),
    .O(\$iopadmap$exu_i1_result_e1 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_14  (
    .EN(1'h1),
    .I(exu_i1_result_e1[14]),
    .O(\$iopadmap$exu_i1_result_e1 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_15  (
    .EN(1'h1),
    .I(exu_i1_result_e1[15]),
    .O(\$iopadmap$exu_i1_result_e1 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_16  (
    .EN(1'h1),
    .I(exu_i1_result_e1[16]),
    .O(\$iopadmap$exu_i1_result_e1 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_17  (
    .EN(1'h1),
    .I(exu_i1_result_e1[17]),
    .O(\$iopadmap$exu_i1_result_e1 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_18  (
    .EN(1'h1),
    .I(exu_i1_result_e1[18]),
    .O(\$iopadmap$exu_i1_result_e1 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_19  (
    .EN(1'h1),
    .I(exu_i1_result_e1[19]),
    .O(\$iopadmap$exu_i1_result_e1 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_2  (
    .EN(1'h1),
    .I(exu_i1_result_e1[2]),
    .O(\$iopadmap$exu_i1_result_e1 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_20  (
    .EN(1'h1),
    .I(exu_i1_result_e1[20]),
    .O(\$iopadmap$exu_i1_result_e1 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_21  (
    .EN(1'h1),
    .I(exu_i1_result_e1[21]),
    .O(\$iopadmap$exu_i1_result_e1 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_22  (
    .EN(1'h1),
    .I(exu_i1_result_e1[22]),
    .O(\$iopadmap$exu_i1_result_e1 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_23  (
    .EN(1'h1),
    .I(exu_i1_result_e1[23]),
    .O(\$iopadmap$exu_i1_result_e1 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_24  (
    .EN(1'h1),
    .I(exu_i1_result_e1[24]),
    .O(\$iopadmap$exu_i1_result_e1 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_25  (
    .EN(1'h1),
    .I(exu_i1_result_e1[25]),
    .O(\$iopadmap$exu_i1_result_e1 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_26  (
    .EN(1'h1),
    .I(exu_i1_result_e1[26]),
    .O(\$iopadmap$exu_i1_result_e1 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_27  (
    .EN(1'h1),
    .I(exu_i1_result_e1[27]),
    .O(\$iopadmap$exu_i1_result_e1 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_28  (
    .EN(1'h1),
    .I(exu_i1_result_e1[28]),
    .O(\$iopadmap$exu_i1_result_e1 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_29  (
    .EN(1'h1),
    .I(exu_i1_result_e1[29]),
    .O(\$iopadmap$exu_i1_result_e1 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_3  (
    .EN(1'h1),
    .I(exu_i1_result_e1[3]),
    .O(\$iopadmap$exu_i1_result_e1 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_30  (
    .EN(1'h1),
    .I(exu_i1_result_e1[30]),
    .O(\$iopadmap$exu_i1_result_e1 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_31  (
    .EN(1'h1),
    .I(exu_i1_result_e1[31]),
    .O(\$iopadmap$exu_i1_result_e1 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_4  (
    .EN(1'h1),
    .I(exu_i1_result_e1[4]),
    .O(\$iopadmap$exu_i1_result_e1 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_5  (
    .EN(1'h1),
    .I(exu_i1_result_e1[5]),
    .O(\$iopadmap$exu_i1_result_e1 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_6  (
    .EN(1'h1),
    .I(exu_i1_result_e1[6]),
    .O(\$iopadmap$exu_i1_result_e1 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_7  (
    .EN(1'h1),
    .I(exu_i1_result_e1[7]),
    .O(\$iopadmap$exu_i1_result_e1 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_8  (
    .EN(1'h1),
    .I(exu_i1_result_e1[8]),
    .O(\$iopadmap$exu_i1_result_e1 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e1_9  (
    .EN(1'h1),
    .I(exu_i1_result_e1[9]),
    .O(\$iopadmap$exu_i1_result_e1 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4  (
    .EN(1'h1),
    .I(exu_i1_result_e4[0]),
    .O(\$iopadmap$exu_i1_result_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_1  (
    .EN(1'h1),
    .I(exu_i1_result_e4[1]),
    .O(\$iopadmap$exu_i1_result_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_10  (
    .EN(1'h1),
    .I(exu_i1_result_e4[10]),
    .O(\$iopadmap$exu_i1_result_e4 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_11  (
    .EN(1'h1),
    .I(exu_i1_result_e4[11]),
    .O(\$iopadmap$exu_i1_result_e4 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_12  (
    .EN(1'h1),
    .I(exu_i1_result_e4[12]),
    .O(\$iopadmap$exu_i1_result_e4 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_13  (
    .EN(1'h1),
    .I(exu_i1_result_e4[13]),
    .O(\$iopadmap$exu_i1_result_e4 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_14  (
    .EN(1'h1),
    .I(exu_i1_result_e4[14]),
    .O(\$iopadmap$exu_i1_result_e4 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_15  (
    .EN(1'h1),
    .I(exu_i1_result_e4[15]),
    .O(\$iopadmap$exu_i1_result_e4 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_16  (
    .EN(1'h1),
    .I(exu_i1_result_e4[16]),
    .O(\$iopadmap$exu_i1_result_e4 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_17  (
    .EN(1'h1),
    .I(exu_i1_result_e4[17]),
    .O(\$iopadmap$exu_i1_result_e4 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_18  (
    .EN(1'h1),
    .I(exu_i1_result_e4[18]),
    .O(\$iopadmap$exu_i1_result_e4 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_19  (
    .EN(1'h1),
    .I(exu_i1_result_e4[19]),
    .O(\$iopadmap$exu_i1_result_e4 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_2  (
    .EN(1'h1),
    .I(exu_i1_result_e4[2]),
    .O(\$iopadmap$exu_i1_result_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_20  (
    .EN(1'h1),
    .I(exu_i1_result_e4[20]),
    .O(\$iopadmap$exu_i1_result_e4 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_21  (
    .EN(1'h1),
    .I(exu_i1_result_e4[21]),
    .O(\$iopadmap$exu_i1_result_e4 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_22  (
    .EN(1'h1),
    .I(exu_i1_result_e4[22]),
    .O(\$iopadmap$exu_i1_result_e4 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_23  (
    .EN(1'h1),
    .I(exu_i1_result_e4[23]),
    .O(\$iopadmap$exu_i1_result_e4 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_24  (
    .EN(1'h1),
    .I(exu_i1_result_e4[24]),
    .O(\$iopadmap$exu_i1_result_e4 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_25  (
    .EN(1'h1),
    .I(exu_i1_result_e4[25]),
    .O(\$iopadmap$exu_i1_result_e4 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_26  (
    .EN(1'h1),
    .I(exu_i1_result_e4[26]),
    .O(\$iopadmap$exu_i1_result_e4 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_27  (
    .EN(1'h1),
    .I(exu_i1_result_e4[27]),
    .O(\$iopadmap$exu_i1_result_e4 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_28  (
    .EN(1'h1),
    .I(exu_i1_result_e4[28]),
    .O(\$iopadmap$exu_i1_result_e4 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_29  (
    .EN(1'h1),
    .I(exu_i1_result_e4[29]),
    .O(\$iopadmap$exu_i1_result_e4 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_3  (
    .EN(1'h1),
    .I(exu_i1_result_e4[3]),
    .O(\$iopadmap$exu_i1_result_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_30  (
    .EN(1'h1),
    .I(exu_i1_result_e4[30]),
    .O(\$iopadmap$exu_i1_result_e4 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_31  (
    .EN(1'h1),
    .I(exu_i1_result_e4[31]),
    .O(\$iopadmap$exu_i1_result_e4 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_4  (
    .EN(1'h1),
    .I(exu_i1_result_e4[4]),
    .O(\$iopadmap$exu_i1_result_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_5  (
    .EN(1'h1),
    .I(exu_i1_result_e4[5]),
    .O(\$iopadmap$exu_i1_result_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_6  (
    .EN(1'h1),
    .I(exu_i1_result_e4[6]),
    .O(\$iopadmap$exu_i1_result_e4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_7  (
    .EN(1'h1),
    .I(exu_i1_result_e4[7]),
    .O(\$iopadmap$exu_i1_result_e4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_8  (
    .EN(1'h1),
    .I(exu_i1_result_e4[8]),
    .O(\$iopadmap$exu_i1_result_e4 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_i1_result_e4_9  (
    .EN(1'h1),
    .I(exu_i1_result_e4[9]),
    .O(\$iopadmap$exu_i1_result_e4 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3  (
    .EN(1'h1),
    .I(exu_mul_result_e3[0]),
    .O(\$iopadmap$exu_mul_result_e3 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_1  (
    .EN(1'h1),
    .I(exu_mul_result_e3[1]),
    .O(\$iopadmap$exu_mul_result_e3 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_10  (
    .EN(1'h1),
    .I(exu_mul_result_e3[10]),
    .O(\$iopadmap$exu_mul_result_e3 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_11  (
    .EN(1'h1),
    .I(exu_mul_result_e3[11]),
    .O(\$iopadmap$exu_mul_result_e3 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_12  (
    .EN(1'h1),
    .I(exu_mul_result_e3[12]),
    .O(\$iopadmap$exu_mul_result_e3 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_13  (
    .EN(1'h1),
    .I(exu_mul_result_e3[13]),
    .O(\$iopadmap$exu_mul_result_e3 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_14  (
    .EN(1'h1),
    .I(exu_mul_result_e3[14]),
    .O(\$iopadmap$exu_mul_result_e3 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_15  (
    .EN(1'h1),
    .I(exu_mul_result_e3[15]),
    .O(\$iopadmap$exu_mul_result_e3 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_16  (
    .EN(1'h1),
    .I(exu_mul_result_e3[16]),
    .O(\$iopadmap$exu_mul_result_e3 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_17  (
    .EN(1'h1),
    .I(exu_mul_result_e3[17]),
    .O(\$iopadmap$exu_mul_result_e3 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_18  (
    .EN(1'h1),
    .I(exu_mul_result_e3[18]),
    .O(\$iopadmap$exu_mul_result_e3 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_19  (
    .EN(1'h1),
    .I(exu_mul_result_e3[19]),
    .O(\$iopadmap$exu_mul_result_e3 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_2  (
    .EN(1'h1),
    .I(exu_mul_result_e3[2]),
    .O(\$iopadmap$exu_mul_result_e3 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_20  (
    .EN(1'h1),
    .I(exu_mul_result_e3[20]),
    .O(\$iopadmap$exu_mul_result_e3 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_21  (
    .EN(1'h1),
    .I(exu_mul_result_e3[21]),
    .O(\$iopadmap$exu_mul_result_e3 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_22  (
    .EN(1'h1),
    .I(exu_mul_result_e3[22]),
    .O(\$iopadmap$exu_mul_result_e3 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_23  (
    .EN(1'h1),
    .I(exu_mul_result_e3[23]),
    .O(\$iopadmap$exu_mul_result_e3 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_24  (
    .EN(1'h1),
    .I(exu_mul_result_e3[24]),
    .O(\$iopadmap$exu_mul_result_e3 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_25  (
    .EN(1'h1),
    .I(exu_mul_result_e3[25]),
    .O(\$iopadmap$exu_mul_result_e3 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_26  (
    .EN(1'h1),
    .I(exu_mul_result_e3[26]),
    .O(\$iopadmap$exu_mul_result_e3 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_27  (
    .EN(1'h1),
    .I(exu_mul_result_e3[27]),
    .O(\$iopadmap$exu_mul_result_e3 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_28  (
    .EN(1'h1),
    .I(exu_mul_result_e3[28]),
    .O(\$iopadmap$exu_mul_result_e3 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_29  (
    .EN(1'h1),
    .I(exu_mul_result_e3[29]),
    .O(\$iopadmap$exu_mul_result_e3 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_3  (
    .EN(1'h1),
    .I(exu_mul_result_e3[3]),
    .O(\$iopadmap$exu_mul_result_e3 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_30  (
    .EN(1'h1),
    .I(exu_mul_result_e3[30]),
    .O(\$iopadmap$exu_mul_result_e3 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_31  (
    .EN(1'h1),
    .I(exu_mul_result_e3[31]),
    .O(\$iopadmap$exu_mul_result_e3 [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_4  (
    .EN(1'h1),
    .I(exu_mul_result_e3[4]),
    .O(\$iopadmap$exu_mul_result_e3 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_5  (
    .EN(1'h1),
    .I(exu_mul_result_e3[5]),
    .O(\$iopadmap$exu_mul_result_e3 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_6  (
    .EN(1'h1),
    .I(exu_mul_result_e3[6]),
    .O(\$iopadmap$exu_mul_result_e3 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_7  (
    .EN(1'h1),
    .I(exu_mul_result_e3[7]),
    .O(\$iopadmap$exu_mul_result_e3 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_8  (
    .EN(1'h1),
    .I(exu_mul_result_e3[8]),
    .O(\$iopadmap$exu_mul_result_e3 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_mul_result_e3_9  (
    .EN(1'h1),
    .I(exu_mul_result_e3[9]),
    .O(\$iopadmap$exu_mul_result_e3 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4  (
    .EN(1'h1),
    .I(exu_npc_e4[0]),
    .O(\$iopadmap$exu_npc_e4 [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_1  (
    .EN(1'h1),
    .I(exu_npc_e4[1]),
    .O(\$iopadmap$exu_npc_e4 [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_10  (
    .EN(1'h1),
    .I(exu_npc_e4[10]),
    .O(\$iopadmap$exu_npc_e4 [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_11  (
    .EN(1'h1),
    .I(exu_npc_e4[11]),
    .O(\$iopadmap$exu_npc_e4 [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_12  (
    .EN(1'h1),
    .I(exu_npc_e4[12]),
    .O(\$iopadmap$exu_npc_e4 [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_13  (
    .EN(1'h1),
    .I(exu_npc_e4[13]),
    .O(\$iopadmap$exu_npc_e4 [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_14  (
    .EN(1'h1),
    .I(exu_npc_e4[14]),
    .O(\$iopadmap$exu_npc_e4 [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_15  (
    .EN(1'h1),
    .I(exu_npc_e4[15]),
    .O(\$iopadmap$exu_npc_e4 [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_16  (
    .EN(1'h1),
    .I(exu_npc_e4[16]),
    .O(\$iopadmap$exu_npc_e4 [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_17  (
    .EN(1'h1),
    .I(exu_npc_e4[17]),
    .O(\$iopadmap$exu_npc_e4 [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_18  (
    .EN(1'h1),
    .I(exu_npc_e4[18]),
    .O(\$iopadmap$exu_npc_e4 [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_19  (
    .EN(1'h1),
    .I(exu_npc_e4[19]),
    .O(\$iopadmap$exu_npc_e4 [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_2  (
    .EN(1'h1),
    .I(exu_npc_e4[2]),
    .O(\$iopadmap$exu_npc_e4 [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_20  (
    .EN(1'h1),
    .I(exu_npc_e4[20]),
    .O(\$iopadmap$exu_npc_e4 [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_21  (
    .EN(1'h1),
    .I(exu_npc_e4[21]),
    .O(\$iopadmap$exu_npc_e4 [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_22  (
    .EN(1'h1),
    .I(exu_npc_e4[22]),
    .O(\$iopadmap$exu_npc_e4 [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_23  (
    .EN(1'h1),
    .I(exu_npc_e4[23]),
    .O(\$iopadmap$exu_npc_e4 [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_24  (
    .EN(1'h1),
    .I(exu_npc_e4[24]),
    .O(\$iopadmap$exu_npc_e4 [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_25  (
    .EN(1'h1),
    .I(exu_npc_e4[25]),
    .O(\$iopadmap$exu_npc_e4 [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_26  (
    .EN(1'h1),
    .I(exu_npc_e4[26]),
    .O(\$iopadmap$exu_npc_e4 [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_27  (
    .EN(1'h1),
    .I(exu_npc_e4[27]),
    .O(\$iopadmap$exu_npc_e4 [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_28  (
    .EN(1'h1),
    .I(exu_npc_e4[28]),
    .O(\$iopadmap$exu_npc_e4 [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_29  (
    .EN(1'h1),
    .I(exu_npc_e4[29]),
    .O(\$iopadmap$exu_npc_e4 [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_3  (
    .EN(1'h1),
    .I(exu_npc_e4[3]),
    .O(\$iopadmap$exu_npc_e4 [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_30  (
    .EN(1'h1),
    .I(exu_npc_e4[30]),
    .O(\$iopadmap$exu_npc_e4 [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_4  (
    .EN(1'h1),
    .I(exu_npc_e4[4]),
    .O(\$iopadmap$exu_npc_e4 [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_5  (
    .EN(1'h1),
    .I(exu_npc_e4[5]),
    .O(\$iopadmap$exu_npc_e4 [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_6  (
    .EN(1'h1),
    .I(exu_npc_e4[6]),
    .O(\$iopadmap$exu_npc_e4 [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_7  (
    .EN(1'h1),
    .I(exu_npc_e4[7]),
    .O(\$iopadmap$exu_npc_e4 [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_8  (
    .EN(1'h1),
    .I(exu_npc_e4[8]),
    .O(\$iopadmap$exu_npc_e4 [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_npc_e4_9  (
    .EN(1'h1),
    .I(exu_npc_e4[9]),
    .O(\$iopadmap$exu_npc_e4 [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_pmu_i0_br_ataken  (
    .EN(1'h1),
    .I(exu_pmu_i0_br_ataken),
    .O(\$iopadmap$exu_pmu_i0_br_ataken )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_pmu_i0_br_misp  (
    .EN(1'h1),
    .I(exu_pmu_i0_br_misp),
    .O(\$iopadmap$exu_pmu_i0_br_misp )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_pmu_i0_pc4  (
    .EN(1'h1),
    .I(exu_pmu_i0_pc4),
    .O(\$iopadmap$exu_pmu_i0_pc4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_pmu_i1_br_ataken  (
    .EN(1'h1),
    .I(exu_pmu_i1_br_ataken),
    .O(\$iopadmap$exu_pmu_i1_br_ataken )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_pmu_i1_br_misp  (
    .EN(1'h1),
    .I(exu_pmu_i1_br_misp),
    .O(\$iopadmap$exu_pmu_i1_br_misp )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.exu_pmu_i1_pc4  (
    .EN(1'h1),
    .I(exu_pmu_i1_pc4),
    .O(\$iopadmap$exu_pmu_i1_pc4 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.flush_final_e3  (
    .I(\$iopadmap$flush_final_e3 ),
    .O(flush_final_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.free_clk  (
    .EN(1'h1),
    .I(free_clk),
    .O(\$iopadmap$free_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.free_l2clk  (
    .EN(1'h1),
    .I(free_l2clk),
    .O(\$iopadmap$free_l2clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d  (
    .I(\$iopadmap$gpr_i0_rs1_d [0]),
    .O(gpr_i0_rs1_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_1  (
    .I(\$iopadmap$gpr_i0_rs1_d [1]),
    .O(gpr_i0_rs1_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_10  (
    .I(\$iopadmap$gpr_i0_rs1_d [10]),
    .O(gpr_i0_rs1_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_11  (
    .I(\$iopadmap$gpr_i0_rs1_d [11]),
    .O(gpr_i0_rs1_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_12  (
    .I(\$iopadmap$gpr_i0_rs1_d [12]),
    .O(gpr_i0_rs1_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_13  (
    .I(\$iopadmap$gpr_i0_rs1_d [13]),
    .O(gpr_i0_rs1_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_14  (
    .I(\$iopadmap$gpr_i0_rs1_d [14]),
    .O(gpr_i0_rs1_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_15  (
    .I(\$iopadmap$gpr_i0_rs1_d [15]),
    .O(gpr_i0_rs1_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_16  (
    .I(\$iopadmap$gpr_i0_rs1_d [16]),
    .O(gpr_i0_rs1_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_17  (
    .I(\$iopadmap$gpr_i0_rs1_d [17]),
    .O(gpr_i0_rs1_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_18  (
    .I(\$iopadmap$gpr_i0_rs1_d [18]),
    .O(gpr_i0_rs1_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_19  (
    .I(\$iopadmap$gpr_i0_rs1_d [19]),
    .O(gpr_i0_rs1_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_2  (
    .I(\$iopadmap$gpr_i0_rs1_d [2]),
    .O(gpr_i0_rs1_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_20  (
    .I(\$iopadmap$gpr_i0_rs1_d [20]),
    .O(gpr_i0_rs1_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_21  (
    .I(\$iopadmap$gpr_i0_rs1_d [21]),
    .O(gpr_i0_rs1_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_22  (
    .I(\$iopadmap$gpr_i0_rs1_d [22]),
    .O(gpr_i0_rs1_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_23  (
    .I(\$iopadmap$gpr_i0_rs1_d [23]),
    .O(gpr_i0_rs1_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_24  (
    .I(\$iopadmap$gpr_i0_rs1_d [24]),
    .O(gpr_i0_rs1_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_25  (
    .I(\$iopadmap$gpr_i0_rs1_d [25]),
    .O(gpr_i0_rs1_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_26  (
    .I(\$iopadmap$gpr_i0_rs1_d [26]),
    .O(gpr_i0_rs1_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_27  (
    .I(\$iopadmap$gpr_i0_rs1_d [27]),
    .O(gpr_i0_rs1_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_28  (
    .I(\$iopadmap$gpr_i0_rs1_d [28]),
    .O(gpr_i0_rs1_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_29  (
    .I(\$iopadmap$gpr_i0_rs1_d [29]),
    .O(gpr_i0_rs1_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_3  (
    .I(\$iopadmap$gpr_i0_rs1_d [3]),
    .O(gpr_i0_rs1_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_30  (
    .I(\$iopadmap$gpr_i0_rs1_d [30]),
    .O(gpr_i0_rs1_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_31  (
    .I(\$iopadmap$gpr_i0_rs1_d [31]),
    .O(gpr_i0_rs1_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_4  (
    .I(\$iopadmap$gpr_i0_rs1_d [4]),
    .O(gpr_i0_rs1_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_5  (
    .I(\$iopadmap$gpr_i0_rs1_d [5]),
    .O(gpr_i0_rs1_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_6  (
    .I(\$iopadmap$gpr_i0_rs1_d [6]),
    .O(gpr_i0_rs1_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_7  (
    .I(\$iopadmap$gpr_i0_rs1_d [7]),
    .O(gpr_i0_rs1_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_8  (
    .I(\$iopadmap$gpr_i0_rs1_d [8]),
    .O(gpr_i0_rs1_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs1_d_9  (
    .I(\$iopadmap$gpr_i0_rs1_d [9]),
    .O(gpr_i0_rs1_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d  (
    .I(\$iopadmap$gpr_i0_rs2_d [0]),
    .O(gpr_i0_rs2_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_1  (
    .I(\$iopadmap$gpr_i0_rs2_d [1]),
    .O(gpr_i0_rs2_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_10  (
    .I(\$iopadmap$gpr_i0_rs2_d [10]),
    .O(gpr_i0_rs2_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_11  (
    .I(\$iopadmap$gpr_i0_rs2_d [11]),
    .O(gpr_i0_rs2_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_12  (
    .I(\$iopadmap$gpr_i0_rs2_d [12]),
    .O(gpr_i0_rs2_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_13  (
    .I(\$iopadmap$gpr_i0_rs2_d [13]),
    .O(gpr_i0_rs2_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_14  (
    .I(\$iopadmap$gpr_i0_rs2_d [14]),
    .O(gpr_i0_rs2_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_15  (
    .I(\$iopadmap$gpr_i0_rs2_d [15]),
    .O(gpr_i0_rs2_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_16  (
    .I(\$iopadmap$gpr_i0_rs2_d [16]),
    .O(gpr_i0_rs2_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_17  (
    .I(\$iopadmap$gpr_i0_rs2_d [17]),
    .O(gpr_i0_rs2_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_18  (
    .I(\$iopadmap$gpr_i0_rs2_d [18]),
    .O(gpr_i0_rs2_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_19  (
    .I(\$iopadmap$gpr_i0_rs2_d [19]),
    .O(gpr_i0_rs2_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_2  (
    .I(\$iopadmap$gpr_i0_rs2_d [2]),
    .O(gpr_i0_rs2_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_20  (
    .I(\$iopadmap$gpr_i0_rs2_d [20]),
    .O(gpr_i0_rs2_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_21  (
    .I(\$iopadmap$gpr_i0_rs2_d [21]),
    .O(gpr_i0_rs2_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_22  (
    .I(\$iopadmap$gpr_i0_rs2_d [22]),
    .O(gpr_i0_rs2_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_23  (
    .I(\$iopadmap$gpr_i0_rs2_d [23]),
    .O(gpr_i0_rs2_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_24  (
    .I(\$iopadmap$gpr_i0_rs2_d [24]),
    .O(gpr_i0_rs2_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_25  (
    .I(\$iopadmap$gpr_i0_rs2_d [25]),
    .O(gpr_i0_rs2_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_26  (
    .I(\$iopadmap$gpr_i0_rs2_d [26]),
    .O(gpr_i0_rs2_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_27  (
    .I(\$iopadmap$gpr_i0_rs2_d [27]),
    .O(gpr_i0_rs2_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_28  (
    .I(\$iopadmap$gpr_i0_rs2_d [28]),
    .O(gpr_i0_rs2_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_29  (
    .I(\$iopadmap$gpr_i0_rs2_d [29]),
    .O(gpr_i0_rs2_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_3  (
    .I(\$iopadmap$gpr_i0_rs2_d [3]),
    .O(gpr_i0_rs2_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_30  (
    .I(\$iopadmap$gpr_i0_rs2_d [30]),
    .O(gpr_i0_rs2_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_31  (
    .I(\$iopadmap$gpr_i0_rs2_d [31]),
    .O(gpr_i0_rs2_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_4  (
    .I(\$iopadmap$gpr_i0_rs2_d [4]),
    .O(gpr_i0_rs2_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_5  (
    .I(\$iopadmap$gpr_i0_rs2_d [5]),
    .O(gpr_i0_rs2_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_6  (
    .I(\$iopadmap$gpr_i0_rs2_d [6]),
    .O(gpr_i0_rs2_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_7  (
    .I(\$iopadmap$gpr_i0_rs2_d [7]),
    .O(gpr_i0_rs2_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_8  (
    .I(\$iopadmap$gpr_i0_rs2_d [8]),
    .O(gpr_i0_rs2_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i0_rs2_d_9  (
    .I(\$iopadmap$gpr_i0_rs2_d [9]),
    .O(gpr_i0_rs2_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d  (
    .I(\$iopadmap$gpr_i1_rs1_d [0]),
    .O(gpr_i1_rs1_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_1  (
    .I(\$iopadmap$gpr_i1_rs1_d [1]),
    .O(gpr_i1_rs1_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_10  (
    .I(\$iopadmap$gpr_i1_rs1_d [10]),
    .O(gpr_i1_rs1_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_11  (
    .I(\$iopadmap$gpr_i1_rs1_d [11]),
    .O(gpr_i1_rs1_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_12  (
    .I(\$iopadmap$gpr_i1_rs1_d [12]),
    .O(gpr_i1_rs1_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_13  (
    .I(\$iopadmap$gpr_i1_rs1_d [13]),
    .O(gpr_i1_rs1_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_14  (
    .I(\$iopadmap$gpr_i1_rs1_d [14]),
    .O(gpr_i1_rs1_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_15  (
    .I(\$iopadmap$gpr_i1_rs1_d [15]),
    .O(gpr_i1_rs1_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_16  (
    .I(\$iopadmap$gpr_i1_rs1_d [16]),
    .O(gpr_i1_rs1_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_17  (
    .I(\$iopadmap$gpr_i1_rs1_d [17]),
    .O(gpr_i1_rs1_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_18  (
    .I(\$iopadmap$gpr_i1_rs1_d [18]),
    .O(gpr_i1_rs1_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_19  (
    .I(\$iopadmap$gpr_i1_rs1_d [19]),
    .O(gpr_i1_rs1_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_2  (
    .I(\$iopadmap$gpr_i1_rs1_d [2]),
    .O(gpr_i1_rs1_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_20  (
    .I(\$iopadmap$gpr_i1_rs1_d [20]),
    .O(gpr_i1_rs1_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_21  (
    .I(\$iopadmap$gpr_i1_rs1_d [21]),
    .O(gpr_i1_rs1_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_22  (
    .I(\$iopadmap$gpr_i1_rs1_d [22]),
    .O(gpr_i1_rs1_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_23  (
    .I(\$iopadmap$gpr_i1_rs1_d [23]),
    .O(gpr_i1_rs1_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_24  (
    .I(\$iopadmap$gpr_i1_rs1_d [24]),
    .O(gpr_i1_rs1_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_25  (
    .I(\$iopadmap$gpr_i1_rs1_d [25]),
    .O(gpr_i1_rs1_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_26  (
    .I(\$iopadmap$gpr_i1_rs1_d [26]),
    .O(gpr_i1_rs1_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_27  (
    .I(\$iopadmap$gpr_i1_rs1_d [27]),
    .O(gpr_i1_rs1_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_28  (
    .I(\$iopadmap$gpr_i1_rs1_d [28]),
    .O(gpr_i1_rs1_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_29  (
    .I(\$iopadmap$gpr_i1_rs1_d [29]),
    .O(gpr_i1_rs1_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_3  (
    .I(\$iopadmap$gpr_i1_rs1_d [3]),
    .O(gpr_i1_rs1_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_30  (
    .I(\$iopadmap$gpr_i1_rs1_d [30]),
    .O(gpr_i1_rs1_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_31  (
    .I(\$iopadmap$gpr_i1_rs1_d [31]),
    .O(gpr_i1_rs1_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_4  (
    .I(\$iopadmap$gpr_i1_rs1_d [4]),
    .O(gpr_i1_rs1_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_5  (
    .I(\$iopadmap$gpr_i1_rs1_d [5]),
    .O(gpr_i1_rs1_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_6  (
    .I(\$iopadmap$gpr_i1_rs1_d [6]),
    .O(gpr_i1_rs1_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_7  (
    .I(\$iopadmap$gpr_i1_rs1_d [7]),
    .O(gpr_i1_rs1_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_8  (
    .I(\$iopadmap$gpr_i1_rs1_d [8]),
    .O(gpr_i1_rs1_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs1_d_9  (
    .I(\$iopadmap$gpr_i1_rs1_d [9]),
    .O(gpr_i1_rs1_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d  (
    .I(\$iopadmap$gpr_i1_rs2_d [0]),
    .O(gpr_i1_rs2_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_1  (
    .I(\$iopadmap$gpr_i1_rs2_d [1]),
    .O(gpr_i1_rs2_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_10  (
    .I(\$iopadmap$gpr_i1_rs2_d [10]),
    .O(gpr_i1_rs2_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_11  (
    .I(\$iopadmap$gpr_i1_rs2_d [11]),
    .O(gpr_i1_rs2_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_12  (
    .I(\$iopadmap$gpr_i1_rs2_d [12]),
    .O(gpr_i1_rs2_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_13  (
    .I(\$iopadmap$gpr_i1_rs2_d [13]),
    .O(gpr_i1_rs2_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_14  (
    .I(\$iopadmap$gpr_i1_rs2_d [14]),
    .O(gpr_i1_rs2_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_15  (
    .I(\$iopadmap$gpr_i1_rs2_d [15]),
    .O(gpr_i1_rs2_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_16  (
    .I(\$iopadmap$gpr_i1_rs2_d [16]),
    .O(gpr_i1_rs2_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_17  (
    .I(\$iopadmap$gpr_i1_rs2_d [17]),
    .O(gpr_i1_rs2_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_18  (
    .I(\$iopadmap$gpr_i1_rs2_d [18]),
    .O(gpr_i1_rs2_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_19  (
    .I(\$iopadmap$gpr_i1_rs2_d [19]),
    .O(gpr_i1_rs2_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_2  (
    .I(\$iopadmap$gpr_i1_rs2_d [2]),
    .O(gpr_i1_rs2_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_20  (
    .I(\$iopadmap$gpr_i1_rs2_d [20]),
    .O(gpr_i1_rs2_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_21  (
    .I(\$iopadmap$gpr_i1_rs2_d [21]),
    .O(gpr_i1_rs2_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_22  (
    .I(\$iopadmap$gpr_i1_rs2_d [22]),
    .O(gpr_i1_rs2_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_23  (
    .I(\$iopadmap$gpr_i1_rs2_d [23]),
    .O(gpr_i1_rs2_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_24  (
    .I(\$iopadmap$gpr_i1_rs2_d [24]),
    .O(gpr_i1_rs2_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_25  (
    .I(\$iopadmap$gpr_i1_rs2_d [25]),
    .O(gpr_i1_rs2_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_26  (
    .I(\$iopadmap$gpr_i1_rs2_d [26]),
    .O(gpr_i1_rs2_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_27  (
    .I(\$iopadmap$gpr_i1_rs2_d [27]),
    .O(gpr_i1_rs2_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_28  (
    .I(\$iopadmap$gpr_i1_rs2_d [28]),
    .O(gpr_i1_rs2_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_29  (
    .I(\$iopadmap$gpr_i1_rs2_d [29]),
    .O(gpr_i1_rs2_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_3  (
    .I(\$iopadmap$gpr_i1_rs2_d [3]),
    .O(gpr_i1_rs2_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_30  (
    .I(\$iopadmap$gpr_i1_rs2_d [30]),
    .O(gpr_i1_rs2_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_31  (
    .I(\$iopadmap$gpr_i1_rs2_d [31]),
    .O(gpr_i1_rs2_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_4  (
    .I(\$iopadmap$gpr_i1_rs2_d [4]),
    .O(gpr_i1_rs2_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_5  (
    .I(\$iopadmap$gpr_i1_rs2_d [5]),
    .O(gpr_i1_rs2_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_6  (
    .I(\$iopadmap$gpr_i1_rs2_d [6]),
    .O(gpr_i1_rs2_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_7  (
    .I(\$iopadmap$gpr_i1_rs2_d [7]),
    .O(gpr_i1_rs2_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_8  (
    .I(\$iopadmap$gpr_i1_rs2_d [8]),
    .O(gpr_i1_rs2_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.gpr_i1_rs2_d_9  (
    .I(\$iopadmap$gpr_i1_rs2_d [9]),
    .O(gpr_i1_rs2_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap  (
    .I(\$iopadmap$i0_ap [0]),
    .O(i0_ap[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_1  (
    .I(\$iopadmap$i0_ap [1]),
    .O(i0_ap[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_10  (
    .I(\$iopadmap$i0_ap [10]),
    .O(i0_ap[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_11  (
    .I(\$iopadmap$i0_ap [11]),
    .O(i0_ap[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_12  (
    .I(\$iopadmap$i0_ap [12]),
    .O(i0_ap[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_13  (
    .I(\$iopadmap$i0_ap [13]),
    .O(i0_ap[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_14  (
    .I(\$iopadmap$i0_ap [14]),
    .O(i0_ap[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_15  (
    .I(\$iopadmap$i0_ap [15]),
    .O(i0_ap[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_16  (
    .I(\$iopadmap$i0_ap [16]),
    .O(i0_ap[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_17  (
    .I(\$iopadmap$i0_ap [17]),
    .O(i0_ap[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_18  (
    .I(\$iopadmap$i0_ap [18]),
    .O(i0_ap[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_19  (
    .I(\$iopadmap$i0_ap [19]),
    .O(i0_ap[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_2  (
    .I(\$iopadmap$i0_ap [2]),
    .O(i0_ap[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_20  (
    .I(\$iopadmap$i0_ap [20]),
    .O(i0_ap[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_21  (
    .I(\$iopadmap$i0_ap [21]),
    .O(i0_ap[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_22  (
    .I(\$iopadmap$i0_ap [22]),
    .O(i0_ap[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_23  (
    .I(\$iopadmap$i0_ap [23]),
    .O(i0_ap[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_24  (
    .I(\$iopadmap$i0_ap [24]),
    .O(i0_ap[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_25  (
    .I(\$iopadmap$i0_ap [25]),
    .O(i0_ap[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_26  (
    .I(\$iopadmap$i0_ap [26]),
    .O(i0_ap[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_27  (
    .I(\$iopadmap$i0_ap [27]),
    .O(i0_ap[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_28  (
    .I(\$iopadmap$i0_ap [28]),
    .O(i0_ap[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_29  (
    .I(\$iopadmap$i0_ap [29]),
    .O(i0_ap[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_3  (
    .I(\$iopadmap$i0_ap [3]),
    .O(i0_ap[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_30  (
    .I(\$iopadmap$i0_ap [30]),
    .O(i0_ap[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_31  (
    .I(\$iopadmap$i0_ap [31]),
    .O(i0_ap[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_32  (
    .I(\$iopadmap$i0_ap [32]),
    .O(i0_ap[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_33  (
    .I(\$iopadmap$i0_ap [33]),
    .O(i0_ap[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_34  (
    .I(\$iopadmap$i0_ap [34]),
    .O(i0_ap[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_35  (
    .I(\$iopadmap$i0_ap [35]),
    .O(i0_ap[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_36  (
    .I(\$iopadmap$i0_ap [36]),
    .O(i0_ap[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_37  (
    .I(\$iopadmap$i0_ap [37]),
    .O(i0_ap[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_38  (
    .I(\$iopadmap$i0_ap [38]),
    .O(i0_ap[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_39  (
    .I(\$iopadmap$i0_ap [39]),
    .O(i0_ap[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_4  (
    .I(\$iopadmap$i0_ap [4]),
    .O(i0_ap[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_40  (
    .I(\$iopadmap$i0_ap [40]),
    .O(i0_ap[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_41  (
    .I(\$iopadmap$i0_ap [41]),
    .O(i0_ap[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_42  (
    .I(\$iopadmap$i0_ap [42]),
    .O(i0_ap[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_5  (
    .I(\$iopadmap$i0_ap [5]),
    .O(i0_ap[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_6  (
    .I(\$iopadmap$i0_ap [6]),
    .O(i0_ap[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_7  (
    .I(\$iopadmap$i0_ap [7]),
    .O(i0_ap[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_8  (
    .I(\$iopadmap$i0_ap [8]),
    .O(i0_ap[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_ap_9  (
    .I(\$iopadmap$i0_ap [9]),
    .O(i0_ap[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp  (
    .EN(1'h1),
    .I(i0_brp[0]),
    .O(\$iopadmap$i0_brp [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_1  (
    .EN(1'h1),
    .I(i0_brp[1]),
    .O(\$iopadmap$i0_brp [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_10  (
    .EN(1'h1),
    .I(i0_brp[10]),
    .O(\$iopadmap$i0_brp [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_11  (
    .EN(1'h1),
    .I(i0_brp[11]),
    .O(\$iopadmap$i0_brp [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_12  (
    .EN(1'h1),
    .I(i0_brp[12]),
    .O(\$iopadmap$i0_brp [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_13  (
    .EN(1'h1),
    .I(i0_brp[13]),
    .O(\$iopadmap$i0_brp [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_14  (
    .EN(1'h1),
    .I(i0_brp[14]),
    .O(\$iopadmap$i0_brp [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_15  (
    .EN(1'h1),
    .I(i0_brp[15]),
    .O(\$iopadmap$i0_brp [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_16  (
    .EN(1'h1),
    .I(i0_brp[16]),
    .O(\$iopadmap$i0_brp [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_17  (
    .EN(1'h1),
    .I(i0_brp[17]),
    .O(\$iopadmap$i0_brp [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_18  (
    .EN(1'h1),
    .I(i0_brp[18]),
    .O(\$iopadmap$i0_brp [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_19  (
    .EN(1'h1),
    .I(i0_brp[19]),
    .O(\$iopadmap$i0_brp [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_2  (
    .EN(1'h1),
    .I(i0_brp[2]),
    .O(\$iopadmap$i0_brp [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_20  (
    .EN(1'h1),
    .I(i0_brp[20]),
    .O(\$iopadmap$i0_brp [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_21  (
    .EN(1'h1),
    .I(i0_brp[21]),
    .O(\$iopadmap$i0_brp [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_22  (
    .EN(1'h1),
    .I(i0_brp[22]),
    .O(\$iopadmap$i0_brp [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_23  (
    .EN(1'h1),
    .I(i0_brp[23]),
    .O(\$iopadmap$i0_brp [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_24  (
    .EN(1'h1),
    .I(i0_brp[24]),
    .O(\$iopadmap$i0_brp [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_25  (
    .EN(1'h1),
    .I(i0_brp[25]),
    .O(\$iopadmap$i0_brp [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_26  (
    .EN(1'h1),
    .I(i0_brp[26]),
    .O(\$iopadmap$i0_brp [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_27  (
    .EN(1'h1),
    .I(i0_brp[27]),
    .O(\$iopadmap$i0_brp [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_28  (
    .EN(1'h1),
    .I(i0_brp[28]),
    .O(\$iopadmap$i0_brp [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_29  (
    .EN(1'h1),
    .I(i0_brp[29]),
    .O(\$iopadmap$i0_brp [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_3  (
    .EN(1'h1),
    .I(i0_brp[3]),
    .O(\$iopadmap$i0_brp [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_30  (
    .EN(1'h1),
    .I(i0_brp[30]),
    .O(\$iopadmap$i0_brp [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_31  (
    .EN(1'h1),
    .I(i0_brp[31]),
    .O(\$iopadmap$i0_brp [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_32  (
    .EN(1'h1),
    .I(i0_brp[32]),
    .O(\$iopadmap$i0_brp [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_33  (
    .EN(1'h1),
    .I(i0_brp[33]),
    .O(\$iopadmap$i0_brp [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_34  (
    .EN(1'h1),
    .I(i0_brp[34]),
    .O(\$iopadmap$i0_brp [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_35  (
    .EN(1'h1),
    .I(i0_brp[35]),
    .O(\$iopadmap$i0_brp [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_36  (
    .EN(1'h1),
    .I(i0_brp[36]),
    .O(\$iopadmap$i0_brp [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_37  (
    .EN(1'h1),
    .I(i0_brp[37]),
    .O(\$iopadmap$i0_brp [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_38  (
    .EN(1'h1),
    .I(i0_brp[38]),
    .O(\$iopadmap$i0_brp [38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_4  (
    .EN(1'h1),
    .I(i0_brp[4]),
    .O(\$iopadmap$i0_brp [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_5  (
    .EN(1'h1),
    .I(i0_brp[5]),
    .O(\$iopadmap$i0_brp [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_6  (
    .EN(1'h1),
    .I(i0_brp[6]),
    .O(\$iopadmap$i0_brp [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_7  (
    .EN(1'h1),
    .I(i0_brp[7]),
    .O(\$iopadmap$i0_brp [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_8  (
    .EN(1'h1),
    .I(i0_brp[8]),
    .O(\$iopadmap$i0_brp [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$eh2_dec.i0_brp_9  (
    .EN(1'h1),
    .I(i0_brp[9]),
    .O(\$iopadmap$i0_brp [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_flush_final_e3  (
    .I(\$iopadmap$i0_flush_final_e3 ),
    .O(i0_flush_final_e3)
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d  (
    .I(\$iopadmap$i0_predict_btag_d [0]),
    .O(i0_predict_btag_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_1  (
    .I(\$iopadmap$i0_predict_btag_d [1]),
    .O(i0_predict_btag_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_2  (
    .I(\$iopadmap$i0_predict_btag_d [2]),
    .O(i0_predict_btag_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_3  (
    .I(\$iopadmap$i0_predict_btag_d [3]),
    .O(i0_predict_btag_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_4  (
    .I(\$iopadmap$i0_predict_btag_d [4]),
    .O(i0_predict_btag_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_5  (
    .I(\$iopadmap$i0_predict_btag_d [5]),
    .O(i0_predict_btag_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_6  (
    .I(\$iopadmap$i0_predict_btag_d [6]),
    .O(i0_predict_btag_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_7  (
    .I(\$iopadmap$i0_predict_btag_d [7]),
    .O(i0_predict_btag_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_btag_d_8  (
    .I(\$iopadmap$i0_predict_btag_d [8]),
    .O(i0_predict_btag_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_fghr_d  (
    .I(\$iopadmap$i0_predict_fghr_d [0]),
    .O(i0_predict_fghr_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_fghr_d_1  (
    .I(\$iopadmap$i0_predict_fghr_d [1]),
    .O(i0_predict_fghr_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_fghr_d_2  (
    .I(\$iopadmap$i0_predict_fghr_d [2]),
    .O(i0_predict_fghr_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_fghr_d_3  (
    .I(\$iopadmap$i0_predict_fghr_d [3]),
    .O(i0_predict_fghr_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_fghr_d_4  (
    .I(\$iopadmap$i0_predict_fghr_d [4]),
    .O(i0_predict_fghr_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_index_d  (
    .I(\$iopadmap$i0_predict_index_d [4]),
    .O(i0_predict_index_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_index_d_1  (
    .I(\$iopadmap$i0_predict_index_d [5]),
    .O(i0_predict_index_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d  (
    .I(\$iopadmap$i0_predict_p_d [0]),
    .O(i0_predict_p_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_1  (
    .I(\$iopadmap$i0_predict_p_d [1]),
    .O(i0_predict_p_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_10  (
    .I(\$iopadmap$i0_predict_p_d [10]),
    .O(i0_predict_p_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_11  (
    .I(\$iopadmap$i0_predict_p_d [11]),
    .O(i0_predict_p_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_12  (
    .I(\$iopadmap$i0_predict_p_d [12]),
    .O(i0_predict_p_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_13  (
    .I(\$iopadmap$i0_predict_p_d [13]),
    .O(i0_predict_p_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_14  (
    .I(\$iopadmap$i0_predict_p_d [14]),
    .O(i0_predict_p_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_15  (
    .I(\$iopadmap$i0_predict_p_d [15]),
    .O(i0_predict_p_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_16  (
    .I(\$iopadmap$i0_predict_p_d [16]),
    .O(i0_predict_p_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_17  (
    .I(\$iopadmap$i0_predict_p_d [17]),
    .O(i0_predict_p_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_18  (
    .I(\$iopadmap$i0_predict_p_d [18]),
    .O(i0_predict_p_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_19  (
    .I(\$iopadmap$i0_predict_p_d [19]),
    .O(i0_predict_p_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_2  (
    .I(\$iopadmap$i0_predict_p_d [2]),
    .O(i0_predict_p_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_20  (
    .I(\$iopadmap$i0_predict_p_d [20]),
    .O(i0_predict_p_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_21  (
    .I(\$iopadmap$i0_predict_p_d [21]),
    .O(i0_predict_p_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_22  (
    .I(\$iopadmap$i0_predict_p_d [22]),
    .O(i0_predict_p_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_23  (
    .I(\$iopadmap$i0_predict_p_d [23]),
    .O(i0_predict_p_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_24  (
    .I(\$iopadmap$i0_predict_p_d [24]),
    .O(i0_predict_p_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_25  (
    .I(\$iopadmap$i0_predict_p_d [25]),
    .O(i0_predict_p_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_26  (
    .I(\$iopadmap$i0_predict_p_d [26]),
    .O(i0_predict_p_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_27  (
    .I(\$iopadmap$i0_predict_p_d [27]),
    .O(i0_predict_p_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_28  (
    .I(\$iopadmap$i0_predict_p_d [28]),
    .O(i0_predict_p_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_29  (
    .I(\$iopadmap$i0_predict_p_d [29]),
    .O(i0_predict_p_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_3  (
    .I(\$iopadmap$i0_predict_p_d [3]),
    .O(i0_predict_p_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_30  (
    .I(\$iopadmap$i0_predict_p_d [30]),
    .O(i0_predict_p_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_31  (
    .I(\$iopadmap$i0_predict_p_d [31]),
    .O(i0_predict_p_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_32  (
    .I(\$iopadmap$i0_predict_p_d [32]),
    .O(i0_predict_p_d[32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_33  (
    .I(\$iopadmap$i0_predict_p_d [33]),
    .O(i0_predict_p_d[33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_34  (
    .I(\$iopadmap$i0_predict_p_d [34]),
    .O(i0_predict_p_d[34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_35  (
    .I(\$iopadmap$i0_predict_p_d [35]),
    .O(i0_predict_p_d[35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_36  (
    .I(\$iopadmap$i0_predict_p_d [36]),
    .O(i0_predict_p_d[36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_37  (
    .I(\$iopadmap$i0_predict_p_d [37]),
    .O(i0_predict_p_d[37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_38  (
    .I(\$iopadmap$i0_predict_p_d [38]),
    .O(i0_predict_p_d[38])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_39  (
    .I(\$iopadmap$i0_predict_p_d [39]),
    .O(i0_predict_p_d[39])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_4  (
    .I(\$iopadmap$i0_predict_p_d [4]),
    .O(i0_predict_p_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_40  (
    .I(\$iopadmap$i0_predict_p_d [40]),
    .O(i0_predict_p_d[40])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_41  (
    .I(\$iopadmap$i0_predict_p_d [41]),
    .O(i0_predict_p_d[41])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_42  (
    .I(\$iopadmap$i0_predict_p_d [42]),
    .O(i0_predict_p_d[42])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_43  (
    .I(\$iopadmap$i0_predict_p_d [43]),
    .O(i0_predict_p_d[43])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_44  (
    .I(\$iopadmap$i0_predict_p_d [44]),
    .O(i0_predict_p_d[44])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_5  (
    .I(\$iopadmap$i0_predict_p_d [5]),
    .O(i0_predict_p_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_6  (
    .I(\$iopadmap$i0_predict_p_d [6]),
    .O(i0_predict_p_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_7  (
    .I(\$iopadmap$i0_predict_p_d [7]),
    .O(i0_predict_p_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_8  (
    .I(\$iopadmap$i0_predict_p_d [8]),
    .O(i0_predict_p_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_p_d_9  (
    .I(\$iopadmap$i0_predict_p_d [9]),
    .O(i0_predict_p_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d  (
    .I(\$iopadmap$i0_predict_toffset_d [0]),
    .O(i0_predict_toffset_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_1  (
    .I(\$iopadmap$i0_predict_toffset_d [1]),
    .O(i0_predict_toffset_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_10  (
    .I(\$iopadmap$i0_predict_toffset_d [10]),
    .O(i0_predict_toffset_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_11  (
    .I(\$iopadmap$i0_predict_toffset_d [11]),
    .O(i0_predict_toffset_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_12  (
    .I(\$iopadmap$i0_predict_toffset_d [12]),
    .O(i0_predict_toffset_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_13  (
    .I(\$iopadmap$i0_predict_toffset_d [13]),
    .O(i0_predict_toffset_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_14  (
    .I(\$iopadmap$i0_predict_toffset_d [14]),
    .O(i0_predict_toffset_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_15  (
    .I(\$iopadmap$i0_predict_toffset_d [15]),
    .O(i0_predict_toffset_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_16  (
    .I(\$iopadmap$i0_predict_toffset_d [16]),
    .O(i0_predict_toffset_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_17  (
    .I(\$iopadmap$i0_predict_toffset_d [17]),
    .O(i0_predict_toffset_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_18  (
    .I(\$iopadmap$i0_predict_toffset_d [18]),
    .O(i0_predict_toffset_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_19  (
    .I(\$iopadmap$i0_predict_toffset_d [19]),
    .O(i0_predict_toffset_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_2  (
    .I(\$iopadmap$i0_predict_toffset_d [2]),
    .O(i0_predict_toffset_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_3  (
    .I(\$iopadmap$i0_predict_toffset_d [3]),
    .O(i0_predict_toffset_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_4  (
    .I(\$iopadmap$i0_predict_toffset_d [4]),
    .O(i0_predict_toffset_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_5  (
    .I(\$iopadmap$i0_predict_toffset_d [5]),
    .O(i0_predict_toffset_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_6  (
    .I(\$iopadmap$i0_predict_toffset_d [6]),
    .O(i0_predict_toffset_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_7  (
    .I(\$iopadmap$i0_predict_toffset_d [7]),
    .O(i0_predict_toffset_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_8  (
    .I(\$iopadmap$i0_predict_toffset_d [8]),
    .O(i0_predict_toffset_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_predict_toffset_d_9  (
    .I(\$iopadmap$i0_predict_toffset_d [9]),
    .O(i0_predict_toffset_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2  (
    .I(\$iopadmap$i0_result_e2 [0]),
    .O(i0_result_e2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_1  (
    .I(\$iopadmap$i0_result_e2 [1]),
    .O(i0_result_e2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_10  (
    .I(\$iopadmap$i0_result_e2 [10]),
    .O(i0_result_e2[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_11  (
    .I(\$iopadmap$i0_result_e2 [11]),
    .O(i0_result_e2[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_12  (
    .I(\$iopadmap$i0_result_e2 [12]),
    .O(i0_result_e2[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_13  (
    .I(\$iopadmap$i0_result_e2 [13]),
    .O(i0_result_e2[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_14  (
    .I(\$iopadmap$i0_result_e2 [14]),
    .O(i0_result_e2[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_15  (
    .I(\$iopadmap$i0_result_e2 [15]),
    .O(i0_result_e2[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_16  (
    .I(\$iopadmap$i0_result_e2 [16]),
    .O(i0_result_e2[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_17  (
    .I(\$iopadmap$i0_result_e2 [17]),
    .O(i0_result_e2[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_18  (
    .I(\$iopadmap$i0_result_e2 [18]),
    .O(i0_result_e2[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_19  (
    .I(\$iopadmap$i0_result_e2 [19]),
    .O(i0_result_e2[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_2  (
    .I(\$iopadmap$i0_result_e2 [2]),
    .O(i0_result_e2[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_20  (
    .I(\$iopadmap$i0_result_e2 [20]),
    .O(i0_result_e2[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_21  (
    .I(\$iopadmap$i0_result_e2 [21]),
    .O(i0_result_e2[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_22  (
    .I(\$iopadmap$i0_result_e2 [22]),
    .O(i0_result_e2[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_23  (
    .I(\$iopadmap$i0_result_e2 [23]),
    .O(i0_result_e2[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_24  (
    .I(\$iopadmap$i0_result_e2 [24]),
    .O(i0_result_e2[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_25  (
    .I(\$iopadmap$i0_result_e2 [25]),
    .O(i0_result_e2[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_26  (
    .I(\$iopadmap$i0_result_e2 [26]),
    .O(i0_result_e2[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_27  (
    .I(\$iopadmap$i0_result_e2 [27]),
    .O(i0_result_e2[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_28  (
    .I(\$iopadmap$i0_result_e2 [28]),
    .O(i0_result_e2[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_29  (
    .I(\$iopadmap$i0_result_e2 [29]),
    .O(i0_result_e2[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_3  (
    .I(\$iopadmap$i0_result_e2 [3]),
    .O(i0_result_e2[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_30  (
    .I(\$iopadmap$i0_result_e2 [30]),
    .O(i0_result_e2[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_31  (
    .I(\$iopadmap$i0_result_e2 [31]),
    .O(i0_result_e2[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_4  (
    .I(\$iopadmap$i0_result_e2 [4]),
    .O(i0_result_e2[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_5  (
    .I(\$iopadmap$i0_result_e2 [5]),
    .O(i0_result_e2[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_6  (
    .I(\$iopadmap$i0_result_e2 [6]),
    .O(i0_result_e2[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_7  (
    .I(\$iopadmap$i0_result_e2 [7]),
    .O(i0_result_e2[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_8  (
    .I(\$iopadmap$i0_result_e2 [8]),
    .O(i0_result_e2[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e2_9  (
    .I(\$iopadmap$i0_result_e2 [9]),
    .O(i0_result_e2[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff  (
    .I(\$iopadmap$i0_result_e4_eff [0]),
    .O(i0_result_e4_eff[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_1  (
    .I(\$iopadmap$i0_result_e4_eff [1]),
    .O(i0_result_e4_eff[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_10  (
    .I(\$iopadmap$i0_result_e4_eff [10]),
    .O(i0_result_e4_eff[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_11  (
    .I(\$iopadmap$i0_result_e4_eff [11]),
    .O(i0_result_e4_eff[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_12  (
    .I(\$iopadmap$i0_result_e4_eff [12]),
    .O(i0_result_e4_eff[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_13  (
    .I(\$iopadmap$i0_result_e4_eff [13]),
    .O(i0_result_e4_eff[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_14  (
    .I(\$iopadmap$i0_result_e4_eff [14]),
    .O(i0_result_e4_eff[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_15  (
    .I(\$iopadmap$i0_result_e4_eff [15]),
    .O(i0_result_e4_eff[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_16  (
    .I(\$iopadmap$i0_result_e4_eff [16]),
    .O(i0_result_e4_eff[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_17  (
    .I(\$iopadmap$i0_result_e4_eff [17]),
    .O(i0_result_e4_eff[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_18  (
    .I(\$iopadmap$i0_result_e4_eff [18]),
    .O(i0_result_e4_eff[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_19  (
    .I(\$iopadmap$i0_result_e4_eff [19]),
    .O(i0_result_e4_eff[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_2  (
    .I(\$iopadmap$i0_result_e4_eff [2]),
    .O(i0_result_e4_eff[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_20  (
    .I(\$iopadmap$i0_result_e4_eff [20]),
    .O(i0_result_e4_eff[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_21  (
    .I(\$iopadmap$i0_result_e4_eff [21]),
    .O(i0_result_e4_eff[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_22  (
    .I(\$iopadmap$i0_result_e4_eff [22]),
    .O(i0_result_e4_eff[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_23  (
    .I(\$iopadmap$i0_result_e4_eff [23]),
    .O(i0_result_e4_eff[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_24  (
    .I(\$iopadmap$i0_result_e4_eff [24]),
    .O(i0_result_e4_eff[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_25  (
    .I(\$iopadmap$i0_result_e4_eff [25]),
    .O(i0_result_e4_eff[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_26  (
    .I(\$iopadmap$i0_result_e4_eff [26]),
    .O(i0_result_e4_eff[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_27  (
    .I(\$iopadmap$i0_result_e4_eff [27]),
    .O(i0_result_e4_eff[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_28  (
    .I(\$iopadmap$i0_result_e4_eff [28]),
    .O(i0_result_e4_eff[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_29  (
    .I(\$iopadmap$i0_result_e4_eff [29]),
    .O(i0_result_e4_eff[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_3  (
    .I(\$iopadmap$i0_result_e4_eff [3]),
    .O(i0_result_e4_eff[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_30  (
    .I(\$iopadmap$i0_result_e4_eff [30]),
    .O(i0_result_e4_eff[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_31  (
    .I(\$iopadmap$i0_result_e4_eff [31]),
    .O(i0_result_e4_eff[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_4  (
    .I(\$iopadmap$i0_result_e4_eff [4]),
    .O(i0_result_e4_eff[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_5  (
    .I(\$iopadmap$i0_result_e4_eff [5]),
    .O(i0_result_e4_eff[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_6  (
    .I(\$iopadmap$i0_result_e4_eff [6]),
    .O(i0_result_e4_eff[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_7  (
    .I(\$iopadmap$i0_result_e4_eff [7]),
    .O(i0_result_e4_eff[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_8  (
    .I(\$iopadmap$i0_result_e4_eff [8]),
    .O(i0_result_e4_eff[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_result_e4_eff_9  (
    .I(\$iopadmap$i0_result_e4_eff [9]),
    .O(i0_result_e4_eff[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [0]),
    .O(i0_rs1_bypass_data_d[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_1  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [1]),
    .O(i0_rs1_bypass_data_d[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_10  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [10]),
    .O(i0_rs1_bypass_data_d[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_11  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [11]),
    .O(i0_rs1_bypass_data_d[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_12  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [12]),
    .O(i0_rs1_bypass_data_d[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_13  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [13]),
    .O(i0_rs1_bypass_data_d[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_14  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [14]),
    .O(i0_rs1_bypass_data_d[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_15  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [15]),
    .O(i0_rs1_bypass_data_d[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_16  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [16]),
    .O(i0_rs1_bypass_data_d[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_17  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [17]),
    .O(i0_rs1_bypass_data_d[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_18  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [18]),
    .O(i0_rs1_bypass_data_d[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_19  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [19]),
    .O(i0_rs1_bypass_data_d[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_2  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [2]),
    .O(i0_rs1_bypass_data_d[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_20  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [20]),
    .O(i0_rs1_bypass_data_d[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_21  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [21]),
    .O(i0_rs1_bypass_data_d[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_22  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [22]),
    .O(i0_rs1_bypass_data_d[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_23  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [23]),
    .O(i0_rs1_bypass_data_d[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_24  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [24]),
    .O(i0_rs1_bypass_data_d[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_25  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [25]),
    .O(i0_rs1_bypass_data_d[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_26  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [26]),
    .O(i0_rs1_bypass_data_d[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_27  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [27]),
    .O(i0_rs1_bypass_data_d[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_28  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [28]),
    .O(i0_rs1_bypass_data_d[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_29  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [29]),
    .O(i0_rs1_bypass_data_d[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_3  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [3]),
    .O(i0_rs1_bypass_data_d[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_30  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [30]),
    .O(i0_rs1_bypass_data_d[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_31  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [31]),
    .O(i0_rs1_bypass_data_d[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_4  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [4]),
    .O(i0_rs1_bypass_data_d[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_5  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [5]),
    .O(i0_rs1_bypass_data_d[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_6  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [6]),
    .O(i0_rs1_bypass_data_d[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_7  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [7]),
    .O(i0_rs1_bypass_data_d[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_8  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [8]),
    .O(i0_rs1_bypass_data_d[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_d_9  (
    .I(\$iopadmap$i0_rs1_bypass_data_d [9]),
    .O(i0_rs1_bypass_data_d[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [0]),
    .O(i0_rs1_bypass_data_e2[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_1  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [1]),
    .O(i0_rs1_bypass_data_e2[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_10  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [10]),
    .O(i0_rs1_bypass_data_e2[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_11  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [11]),
    .O(i0_rs1_bypass_data_e2[11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_12  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [12]),
    .O(i0_rs1_bypass_data_e2[12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_13  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [13]),
    .O(i0_rs1_bypass_data_e2[13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_14  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [14]),
    .O(i0_rs1_bypass_data_e2[14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_15  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [15]),
    .O(i0_rs1_bypass_data_e2[15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_16  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [16]),
    .O(i0_rs1_bypass_data_e2[16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_17  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [17]),
    .O(i0_rs1_bypass_data_e2[17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_18  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [18]),
    .O(i0_rs1_bypass_data_e2[18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_19  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [19]),
    .O(i0_rs1_bypass_data_e2[19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_2  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [2]),
    .O(i0_rs1_bypass_data_e2[2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_20  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [20]),
    .O(i0_rs1_bypass_data_e2[20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_21  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [21]),
    .O(i0_rs1_bypass_data_e2[21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_22  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [22]),
    .O(i0_rs1_bypass_data_e2[22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_23  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [23]),
    .O(i0_rs1_bypass_data_e2[23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_24  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [24]),
    .O(i0_rs1_bypass_data_e2[24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_25  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [25]),
    .O(i0_rs1_bypass_data_e2[25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_26  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [26]),
    .O(i0_rs1_bypass_data_e2[26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_27  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [27]),
    .O(i0_rs1_bypass_data_e2[27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_28  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [28]),
    .O(i0_rs1_bypass_data_e2[28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_29  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [29]),
    .O(i0_rs1_bypass_data_e2[29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_3  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [3]),
    .O(i0_rs1_bypass_data_e2[3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_30  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [30]),
    .O(i0_rs1_bypass_data_e2[30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_31  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [31]),
    .O(i0_rs1_bypass_data_e2[31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_4  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [4]),
    .O(i0_rs1_bypass_data_e2[4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_5  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [5]),
    .O(i0_rs1_bypass_data_e2[5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_6  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [6]),
    .O(i0_rs1_bypass_data_e2[6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_7  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [7]),
    .O(i0_rs1_bypass_data_e2[7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_8  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [8]),
    .O(i0_rs1_bypass_data_e2[8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e2_9  (
    .I(\$iopadmap$i0_rs1_bypass_data_e2 [9]),
    .O(i0_rs1_bypass_data_e2[9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [0]),
    .O(i0_rs1_bypass_data_e3[0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_1  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [1]),
    .O(i0_rs1_bypass_data_e3[1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_10  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [10]),
    .O(i0_rs1_bypass_data_e3[10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$eh2_dec.i0_rs1_bypass_data_e3_11  (
    .I(\$iopadmap$i0_rs1_bypass_data_e3 [11]),
    .O(i0_rs1_bypass_data_e3[11])
  );
endmodule
