# 365DaysOfRTLDesign

Hi, I am Abhijit Gadekar, an Electronics Engineer with passion of advancing semiconductor and VLSI design focusing on RTL using VHDL as well as Verilog HDL.
Software Used: Xilinx Vivado 2023.2

Here is the list of the learnings:
--------------------------------------------------------------------------------------------------------------------------------------------------------

Week 1: Fundamentals

Day 1:

