# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../power_play.srcs/sources_1/new/power_play_test.vhd" \
"../../../../power_play.srcs/sim_1/new/tb_powerplay_test.vhd" \

# Do not sort compile order
nosort
