cc_test - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+----------------------------------------------------------------------------------------------------------------------+
| Report Information                                                                                                   |
+--------------------+-------------------------------------------------------------------------------------------------+
| Project            | K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\synth/                      |
| Compiler Settings  | cc_test                                                                                         |
| Quartus II Version | 2.2 Build 176 02/04/2003 SP 1 SJ Full Version                                                   |
+--------------------+-------------------------------------------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "cc_test" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            State Machines
                cmd_state
                s_led:led_fault_state|led_state
                s_led:led_status_state|led_state
                s_led:led_power_state|led_state
                s_idle:idle_state|rx_state
            Logic Options
            Synthesis Section
                Resource Utilization by Entity
            Device Options
            Equations
            Floorplan View
            Pin-Out File
            Resource Section
                Resource Usage Summary
                Resource Utilization by Entity
                Input Pins
                Output Pins
                Delay Chain Summary
                I/O Bank Usage
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Non-Global High Fan-Out Signals
                Output Pin Load For Reported TCO
                LAB and Routing Section
                    Interconnect Usage Summary
                    LAB Logic Elements
                    LAB-wide Signals
                    LAB Signals Sourced
                    LAB Signals Sourced Out
                    LAB Distinct Inputs
            Timing Analyses
                Timing Settings
                Clock Requirement: 'clk' ( 25.0 MHz )
                Clock Requirement: 'async_clk:aclock|txclk_o~reg0' ( 0.06 MHz, 14.282 ns )
                Clock Requirement: 'async_clk:aclock|rxclk_o~reg0' ( 0.46 MHz, 9.803 ns )
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+---------------------+
| Option            | Setting             |
+-------------------+---------------------+
| Start date & time | 03/06/2004 23:49:34 |
| Main task         | Compilation         |
| Settings name     | cc_test             |
+-------------------+---------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+-----------------------------------------------+
| Processing status                   | Fitting Successful - Sat Mar 06 23:55:45 2004 |
| Timing requirements/analysis status | Requirements met                              |
| Chip name                           | cc_test                                       |
| Device for compilation              | EP1S30F780C6                                  |
| Total logic elements                | 325 / 32,470 ( 1 % )                          |
| Total pins                          | 7 / 597 ( 1 % )                               |
| Total memory bits                   | 0 / 3,317,184 ( 0 % )                         |
| DSP block 9-bit elements            | 0 / 96 ( 0 % )                                |
| Total PLLs                          | 0 / 10 ( 0 % )                                |
| Device for timing analysis          | EP1S30F780C6                                  |
+-------------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+--------------------+
| Option                                                   | Setting            |
+----------------------------------------------------------+--------------------+
| Chip name                                                | cc_test            |
| Family name                                              | Stratix            |
| Focus entity name                                        | |cc_test           |
| Device                                                   | EP1S30F780C6       |
| Disk space/compilation speed tradeoff                    | Normal             |
| Preserve fewer node names                                | On                 |
| Optimize timing                                          | Normal Compilation |
| Optimize IOC register placement for timing               | On                 |
| Fast Fit compilation                                     | Off                |
| Perform WYSIWYG primitive resynthesis                    | Off                |
| Perform gate-level register retiming                     | Off                |
| Use Fitter timing information during synthesis           | Off                |
| Duplicate logic elements during fitting                  | Off                |
| Duplicate logic elements/resythesize LUTs during fitting | Off                |
| SignalProbe compilation                                  | Off                |
| Generate compressed bitstreams                           | Off                |
+----------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\io_led\source\pack\io_pack.vhd
  Info: Found design unit 1: io_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\io_led\source\rtl\io_led.vhd
  Info: Found design unit 1: io_led-behaviour
  Info: Found entity 1: io_led
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\pack\async_pack.vhd
  Info: Found design unit 1: async_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_tx.vhd
  Info: Found design unit 1: async_tx-behaviour
  Info: Found entity 1: async_tx
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_mux.vhd
  Info: Found design unit 1: async_mux-behaviour
  Info: Found entity 1: async_mux
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_rx.vhd
  Info: Found design unit 1: async_rx-behaviour
  Info: Found entity 1: async_rx
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\all_cards\async\source\rtl\async_clk.vhd
  Info: Found design unit 1: async_clk-behaviour
  Info: Found entity 1: async_clk
Info: Found 1 design units and 0 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_pack.vhd
  Info: Found design unit 1: s_pack
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_idle.vhd
  Info: Found design unit 1: s_idle-behaviour
  Info: Found entity 1: s_idle
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_led.vhd
  Info: Found design unit 1: s_led-behaviour
  Info: Found entity 1: s_led
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\s_reset.vhd
  Info: Found design unit 1: s_reset-behaviour
  Info: Found entity 1: s_reset
Info: Found 2 design units and 1 entities in source file K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\source\rtl\cc_test.vhd
  Info: Found design unit 1: cc_test-behaviour
  Info: Found entity 1: cc_test
Warning: Reduced register s_reset:reset_state|tx_data_o[7]~reg0 with stuck data_in port to stuck value GND
Warning: Reduced register s_idle:idle_state|tx_tbuf[7] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_fault_state|dat_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_status_state|dat_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_power_state|dat_o[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_fault_state|io_led:led|led_reg[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_status_state|io_led:led|led_reg[1] with stuck data_in port to stuck value GND
Warning: Reduced register s_led:led_power_state|io_led:led|led_reg[1] with stuck data_in port to stuck value GND
Info: State machine |cc_test|cmd_state contains 4 states and 0 state bits
Info: State machine |cc_test|s_led:led_fault_state|led_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_led:led_status_state|led_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_led:led_power_state|led_state contains 5 states and 0 state bits
Info: State machine |cc_test|s_idle:idle_state|rx_state contains 11 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |cc_test|cmd_state
Info: Encoding result for state machine |cc_test|cmd_state
  Info: Completed encoding using 4 state bits
    Info: Encoded state bit cmd_state~11
    Info: Encoded state bit cmd_state~10
    Info: Encoded state bit cmd_state~9
    Info: Encoded state bit cmd_state~8
  Info: State |cc_test|cmd_reset uses code string 0000
  Info: State |cc_test|cmd_wait uses code string 0011
  Info: State |cc_test|cmd_decode uses code string 0101
  Info: State |cc_test|cmd_execute uses code string 1001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_led:led_fault_state|led_state
Info: Encoding result for state machine |cc_test|s_led:led_fault_state|led_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_led:led_fault_state|led_state~12
    Info: Encoded state bit s_led:led_fault_state|led_state~11
    Info: Encoded state bit s_led:led_fault_state|led_state~10
    Info: Encoded state bit s_led:led_fault_state|led_state~9
    Info: Encoded state bit s_led:led_fault_state|led_state~8
  Info: State |cc_test|s_led:led_fault_state|led_read uses code string 00000
  Info: State |cc_test|s_led:led_fault_state|led_read_wait uses code string 00011
  Info: State |cc_test|s_led:led_fault_state|led_write uses code string 00101
  Info: State |cc_test|s_led:led_fault_state|led_write_wait uses code string 01001
  Info: State |cc_test|s_led:led_fault_state|led_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_led:led_status_state|led_state
Info: Encoding result for state machine |cc_test|s_led:led_status_state|led_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_led:led_status_state|led_state~12
    Info: Encoded state bit s_led:led_status_state|led_state~11
    Info: Encoded state bit s_led:led_status_state|led_state~10
    Info: Encoded state bit s_led:led_status_state|led_state~9
    Info: Encoded state bit s_led:led_status_state|led_state~8
  Info: State |cc_test|s_led:led_status_state|led_read uses code string 00000
  Info: State |cc_test|s_led:led_status_state|led_read_wait uses code string 00011
  Info: State |cc_test|s_led:led_status_state|led_write uses code string 00101
  Info: State |cc_test|s_led:led_status_state|led_write_wait uses code string 01001
  Info: State |cc_test|s_led:led_status_state|led_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_led:led_power_state|led_state
Info: Encoding result for state machine |cc_test|s_led:led_power_state|led_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit s_led:led_power_state|led_state~12
    Info: Encoded state bit s_led:led_power_state|led_state~11
    Info: Encoded state bit s_led:led_power_state|led_state~10
    Info: Encoded state bit s_led:led_power_state|led_state~9
    Info: Encoded state bit s_led:led_power_state|led_state~8
  Info: State |cc_test|s_led:led_power_state|led_read uses code string 00000
  Info: State |cc_test|s_led:led_power_state|led_read_wait uses code string 00011
  Info: State |cc_test|s_led:led_power_state|led_write uses code string 00101
  Info: State |cc_test|s_led:led_power_state|led_write_wait uses code string 01001
  Info: State |cc_test|s_led:led_power_state|led_idle uses code string 10001
Info: Selected Auto state machine encoding method for state machine |cc_test|s_idle:idle_state|rx_state
Info: Encoding result for state machine |cc_test|s_idle:idle_state|rx_state
  Info: Completed encoding using 11 state bits
    Info: Encoded state bit s_idle:idle_state|rx_state~18
    Info: Encoded state bit s_idle:idle_state|rx_state~17
    Info: Encoded state bit s_idle:idle_state|rx_state~16
    Info: Encoded state bit s_idle:idle_state|rx_state~15
    Info: Encoded state bit s_idle:idle_state|rx_state~14
    Info: Encoded state bit s_idle:idle_state|rx_state~13
    Info: Encoded state bit s_idle:idle_state|rx_state~12
    Info: Encoded state bit s_idle:idle_state|rx_state~11
    Info: Encoded state bit s_idle:idle_state|rx_state~10
    Info: Encoded state bit s_idle:idle_state|rx_state~9
    Info: Encoded state bit s_idle:idle_state|rx_state~8
  Info: State |cc_test|s_idle:idle_state|rx_wait_tx uses code string 00000000000
  Info: State |cc_test|s_idle:idle_state|rx_wait1 uses code string 00000000011
  Info: State |cc_test|s_idle:idle_state|rx_done uses code string 00000000101
  Info: State |cc_test|s_idle:idle_state|rx_error uses code string 00000001001
  Info: State |cc_test|s_idle:idle_state|rx_power uses code string 00000010001
  Info: State |cc_test|s_idle:idle_state|rx_id uses code string 00000100001
  Info: State |cc_test|s_idle:idle_state|rx_rx uses code string 00001000001
  Info: State |cc_test|s_idle:idle_state|rx_tx uses code string 00010000001
  Info: State |cc_test|s_idle:idle_state|rx_fibre uses code string 00100000001
  Info: State |cc_test|s_idle:idle_state|rx_led uses code string 01000000001
  Info: State |cc_test|s_idle:idle_state|rx_sram uses code string 10000000001
Info: Ignored 90 buffer(s)
  Info: Ignored 90 SOFT buffer(s)
Info: Duplicate registers merged to single register
  Info: Duplicate registers merged to single register s_led:led_fault_state|io_led:led|led_reg[0], power-up level has changed
  Info: Duplicate registers merged to single register s_led:led_status_state|io_led:led|led_reg[0], power-up level has changed
  Info: Duplicate registers merged to single register s_led:led_power_state|io_led:led|led_reg[0], power-up level has changed
  Info: Duplicate registers merged to single register s_idle:idle_state|tx_tbuf[2]
  Info: Duplicate registers merged to single register s_idle:idle_state|tx_tbuf[0], power-up level has changed
  Info: Duplicate registers merged to single register s_idle:idle_state|tx_tbuf[1]
Info: Registers with preset signals will power up high
Warning: LCELL atom txclk_o~reg0 has regout port that feeds clock signal input port of another atom
Warning: LCELL atom rxclk has regout port that feeds clock signal input port of another atom
Warning: LCELL atom busy_o~reg0 has regout port that feeds clock signal input port of another atom
Warning: LCELL atom flag_o~reg0 has regout port that feeds clock signal input port of another atom
Warning: LCELL atom rxcount[9] has regout port that feeds clock signal input port of another atom
Warning: LCELL atom rxclk_o~reg0 has regout port that feeds clock signal input port of another atom
Info: Implemented 354 device resources
  Info: Implemented 3 input pins
  Info: Implemented 4 output pins
  Info: Implemented 347 logic cells
Info: Selected device EP1S30F780C6 for design cc_test
Info: Smart compilation specified to OFF -- SignalProbe information will not be saved
Info: Automatically promoted signal clk to use Global clock
Info: Pin clk drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal async_clk:aclock|rxclk_o~reg0 to use Global clock
Info: Automatically promoted signal async_clk:aclock|txclk_o~reg0 to use Global clock
Info: Automatically promoted some destinations of signal async_tx:transmitter|busy_o~reg0 to use Global clock
  Info: Destination s_reset:reset_state|tx_we_o~reg0 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~538 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~503 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|rx_state~31 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|rx_state~389 may be non-global or may not use global clock
Info: Automatically promoted signal async_clk:aclock|rxclk to use Global clock
Info: Automatically promoted some destinations of signal async_rx:receiver|rxcount[9] to use Global clock
  Info: Destination async_rx:receiver|rxcount[9] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxclock[7] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|data[7]~1 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|i~111 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxcount[7] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|data[7]~1251 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxclock[6] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|i~859 may be non-global or may not use global clock
  Info: Destination async_rx:receiver|rxcount[6] may be non-global or may not use global clock
  Info: Destination async_rx:receiver|i~129 may be non-global or may not use global clock
  Info: Limited to 10 non-global destinations
Info: Automatically promoted some destinations of signal async_rx:receiver|flag_o~reg0 to use Global clock
  Info: Destination s_idle:idle_state|tx_we_o~reg0 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|tx_strobe may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|rx_stb_o~reg0 may be non-global or may not use global clock
Info: Automatically promoted some destinations of signal reset_n to use Global clock
  Info: Destination async_tx:transmitter|sreg[9] may be non-global or may not use global clock
  Info: Destination async_tx:transmitter|sreg[8] may be non-global or may not use global clock
  Info: Destination async_clk:aclock|rxclk may be non-global or may not use global clock
  Info: Destination s_led:led_fault_state|i~1 may be non-global or may not use global clock
  Info: Destination s_led:led_status_state|i~1 may be non-global or may not use global clock
  Info: Destination s_led:led_power_state|i~1 may be non-global or may not use global clock
  Info: Destination async_tx:transmitter|sreg[7] may be non-global or may not use global clock
  Info: Destination s_reset:reset_state|i~1 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~28 may be non-global or may not use global clock
  Info: Destination async_tx:transmitter|sreg[6] may be non-global or may not use global clock
  Info: Limited to 10 non-global destinations
Info: Pin reset_n drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted signal s_idle:idle_state|i~28 to use Global clock
Info: Automatically promoted signal s_reset:reset_state|i~1 to use Global clock
Info: Automatically promoted signal s_led:led_power_state|i~1 to use Global clock
Info: Automatically promoted signal s_led:led_status_state|i~1 to use Global clock
Info: Automatically promoted signal s_led:led_fault_state|i~1 to use Global clock
Info: Automatically promoted signal s_idle:idle_state|i~142 to use Global clock
Info: Automatically promoted signal s_idle:idle_state|i~0 to use Global clock
Info: Automatically promoted some destinations of signal s_idle:idle_state|error to use Global clock
  Info: Destination s_idle:idle_state|error may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~0 may be non-global or may not use global clock
  Info: Destination s_idle:idle_state|i~142 may be non-global or may not use global clock
Warning: Following nodes are assigned to locations or regions, but do not exist in design
  Warning: Node sw[2] is assigned to location or region, but does not exist in design
  Warning: Node sw[3] is assigned to location or region, but does not exist in design
  Warning: Node sw[4] is assigned to location or region, but does not exist in design
Info: Fitter placement was successful
Info: Estimated most critical path is register to register delay of 0.695 ns
  Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y2; REG Node = 's_idle:idle_state|rx_stb_o~reg0'
  Info: 2: + IC(0.112 ns) + CELL(0.583 ns) = 0.695 ns; Loc. = LAB_X51_Y2; REG Node = 'async_rx:receiver|stb_sync'
  Info: Total cell delay = 0.583 ns
  Info: Total interconnect delay = 0.112 ns
Warning: Timing characteristics of device EP1S30F780C6 are preliminary
Info: Global signals use non-global resources to route global signals
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~1
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~2
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~3
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~4
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~5
  Info: Global signal reset_n uses non-global resources to destination async_clk:aclock|add_22~6
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|dat_o[0]
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|stb
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|we
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|dat_o[0]
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|stb
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|we
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|dat_o[0]
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|stb
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|we
  Info: Global signal s_reset:reset_state|i~1 uses non-global resources to destination s_reset:reset_state|tx_we_o~reg0
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~9
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~10
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~12
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~11
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|led_state~8
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|led_state~9
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|led_state~10
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|led_state~12
  Info: Global signal s_led:led_status_state|i~1 uses non-global resources to destination s_led:led_status_state|led_state~11
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|led_state~9
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|led_state~10
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|led_state~12
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|led_state~11
  Info: Global signal s_led:led_power_state|i~1 uses non-global resources to destination s_led:led_power_state|led_state~8
  Info: Global signal s_reset:reset_state|i~1 uses non-global resources to destination s_reset:reset_state|done
  Info: Global signal s_idle:idle_state|i~0 uses non-global resources to destination s_idle:idle_state|tx_done
  Info: Global signal s_led:led_fault_state|i~1 uses non-global resources to destination s_led:led_fault_state|done_o~reg0
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|done
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|cmd2_o[0]~reg0
  Info: Global signal s_reset:reset_state|i~1 uses non-global resources to destination s_reset:reset_state|tx_word_pos[2]
  Info: Global signal s_reset:reset_state|i~1 uses non-global resources to destination s_reset:reset_state|tx_word_pos[3]
  Info: Global signal s_idle:idle_state|i~142 uses non-global resources to destination s_idle:idle_state|transmit_ptr[0]
  Info: Global signal s_idle:idle_state|i~0 uses non-global resources to destination s_idle:idle_state|transmit_ptr[1]
  Info: Global signal s_idle:idle_state|i~28 uses non-global resources to destination s_idle:idle_state|rx_stb_o~reg0
  Info: Global signal s_reset:reset_state|i~1 uses non-global resources to destination s_reset:reset_state|tx_data_o[3]~reg0
  Info: Global signal s_idle:idle_state|i~142 uses non-global resources to destination s_idle:idle_state|tx_tbuf[3]
  Info: Global signal s_reset:reset_state|i~1 uses non-global resources to destination s_reset:reset_state|tx_data_o[4]~reg0
  Info: Global signal s_idle:idle_state|i~0 uses non-global resources to destination s_idle:idle_state|tx_tbuf[4]
  Info: Global signal s_idle:idle_state|error uses non-global resources to destination s_idle:idle_state|tx_tbuf[5]
Info: Found complex timing assignments. Calculating slack delays instead of fmax.
Info: Using auto detected offset of 14.28 ns between base clock clk and derived clock async_clk:aclock|txclk_o~reg0 because no offset is specified
Info: Using auto detected offset of 9.8 ns between base clock clk and derived clock async_clk:aclock|rxclk_o~reg0 because no offset is specified
Info: Slack time is 16.529 ns for clock clk between source register s_idle:idle_state|rx_newdata and destination register s_idle:idle_state|rx_state~13
  Info: + Largest register to register requirement is 20.939 ns
    Info: + Setup relationship between source and destination is 30.197 ns
      Info: + Latch edge is 40.000 ns
        Info: Clock period of Destination clock clk is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 9.803 ns
        Info: Clock period of Source clock async_clk:aclock|rxclk_o~reg0 is 2160.000 ns with  offset of 9.803 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -9.072 ns
      Info: + Shortest clock path from clock clk to destination register is 9.843 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_J17; CLK Node = 'clk'
        Info: 2: + IC(8.307 ns) + CELL(0.560 ns) = 9.843 ns; Loc. = LC_X49_Y5_N9; REG Node = 's_idle:idle_state|rx_state~13'
        Info: Total cell delay = 1.536 ns
        Info: Total interconnect delay = 8.307 ns
      Info: - Longest clock path from clock async_clk:aclock|rxclk_o~reg0 to source register is 18.915 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X56_Y2_N6; CLK Node = 'async_clk:aclock|rxclk_o~reg0'
        Info: 2: + IC(5.700 ns) + CELL(0.736 ns) = 6.436 ns; Loc. = LC_X49_Y2_N9; REG Node = 'async_rx:receiver|rxcount[9]'
        Info: 3: + IC(5.263 ns) + CELL(0.736 ns) = 12.435 ns; Loc. = LC_X50_Y2_N2; REG Node = 'async_rx:receiver|flag_o~reg0'
        Info: 4: + IC(5.920 ns) + CELL(0.560 ns) = 18.915 ns; Loc. = LC_X49_Y5_N3; REG Node = 's_idle:idle_state|rx_newdata'
        Info: Total cell delay = 2.032 ns
        Info: Total interconnect delay = 16.883 ns
    Info: - Micro clock to output delay of source is 0.176 ns
    Info: - Micro setup delay of destination is 0.010 ns
  Info: - Longest register to register delay is 4.410 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y5_N3; REG Node = 's_idle:idle_state|rx_newdata'
    Info: 2: + IC(1.266 ns) + CELL(0.213 ns) = 1.479 ns; Loc. = LC_X48_Y4_N8; COMB Node = 's_idle:idle_state|cmd1_o[7]~127'
    Info: 3: + IC(1.174 ns) + CELL(0.087 ns) = 2.740 ns; Loc. = LC_X48_Y3_N1; COMB Node = 's_idle:idle_state|Select_598~15'
    Info: 4: + IC(1.087 ns) + CELL(0.583 ns) = 4.410 ns; Loc. = LC_X49_Y5_N9; REG Node = 's_idle:idle_state|rx_state~13'
    Info: Total cell delay = 0.883 ns
    Info: Total interconnect delay = 3.527 ns
Info: Slack time is 7.796 ns for clock async_clk:aclock|txclk_o~reg0 between source register async_mux:amux|out_o_stb~reg0 and destination register async_tx:transmitter|tx_o~reg0
  Info: + Largest register to register requirement is 10.079 ns
    Info: + Setup relationship between source and destination is 14.282 ns
      Info: + Latch edge is 14.282 ns
        Info: Clock period of Destination clock async_clk:aclock|txclk_o~reg0 is 17280.000 ns with  offset of 14.282 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 0.000 ns
        Info: Clock period of Source clock clk is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -4.017 ns
      Info: + Shortest clock path from clock async_clk:aclock|txclk_o~reg0 to destination register is 5.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X53_Y4_N8; CLK Node = 'async_clk:aclock|txclk_o~reg0'
        Info: 2: + IC(5.273 ns) + CELL(0.560 ns) = 5.833 ns; Loc. = LC_X47_Y6_N9; REG Node = 'async_tx:transmitter|tx_o~reg0'
        Info: Total cell delay = 0.560 ns
        Info: Total interconnect delay = 5.273 ns
      Info: - Longest clock path from clock clk to source register is 9.850 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_J17; CLK Node = 'clk'
        Info: 2: + IC(8.314 ns) + CELL(0.560 ns) = 9.850 ns; Loc. = LC_X49_Y6_N1; REG Node = 'async_mux:amux|out_o_stb~reg0'
        Info: Total cell delay = 1.536 ns
        Info: Total interconnect delay = 8.314 ns
    Info: - Micro clock to output delay of source is 0.176 ns
    Info: - Micro setup delay of destination is 0.010 ns
  Info: - Longest register to register delay is 2.283 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X49_Y6_N1; REG Node = 'async_mux:amux|out_o_stb~reg0'
    Info: 2: + IC(0.479 ns) + CELL(0.213 ns) = 0.692 ns; Loc. = LC_X49_Y6_N0; COMB Node = 'async_tx:transmitter|tx_o~0'
    Info: 3: + IC(0.865 ns) + CELL(0.726 ns) = 2.283 ns; Loc. = LC_X47_Y6_N9; REG Node = 'async_tx:transmitter|tx_o~reg0'
    Info: Total cell delay = 0.939 ns
    Info: Total interconnect delay = 1.344 ns
Info: Slack time is 5.396 ns for clock async_clk:aclock|rxclk_o~reg0 between source register s_idle:idle_state|rx_stb_o~reg0 and destination register async_rx:receiver|stb_sync
  Info: + Largest register to register requirement is 6.069 ns
    Info: + Setup relationship between source and destination is 9.803 ns
      Info: + Latch edge is 9.803 ns
        Info: Clock period of Destination clock async_clk:aclock|rxclk_o~reg0 is 2160.000 ns with  offset of 9.803 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 0.000 ns
        Info: Clock period of Source clock clk is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -3.548 ns
      Info: + Shortest clock path from clock async_clk:aclock|rxclk_o~reg0 to destination register is 6.260 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X56_Y2_N6; CLK Node = 'async_clk:aclock|rxclk_o~reg0'
        Info: 2: + IC(5.700 ns) + CELL(0.560 ns) = 6.260 ns; Loc. = LC_X51_Y2_N5; REG Node = 'async_rx:receiver|stb_sync'
        Info: Total cell delay = 0.560 ns
        Info: Total interconnect delay = 5.700 ns
      Info: - Longest clock path from clock clk to source register is 9.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_J17; CLK Node = 'clk'
        Info: 2: + IC(8.272 ns) + CELL(0.560 ns) = 9.808 ns; Loc. = LC_X51_Y2_N2; REG Node = 's_idle:idle_state|rx_stb_o~reg0'
        Info: Total cell delay = 1.536 ns
        Info: Total interconnect delay = 8.272 ns
    Info: - Micro clock to output delay of source is 0.176 ns
    Info: - Micro setup delay of destination is 0.010 ns
  Info: - Longest register to register delay is 0.673 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X51_Y2_N2; REG Node = 's_idle:idle_state|rx_stb_o~reg0'
    Info: 2: + IC(0.438 ns) + CELL(0.235 ns) = 0.673 ns; Loc. = LC_X51_Y2_N5; REG Node = 'async_rx:receiver|stb_sync'
    Info: Total cell delay = 0.235 ns
    Info: Total interconnect delay = 0.438 ns
Info: All timing requirements were met. See Report window for more details.

+-----------------------------------------------------------------------------+
| Hierarchy                                                                   |
+-----------------------------------------------------------------------------+
Hierarchy
  cc_test
    async_clk:aclock
      rx_clock:rxcount
      tx_clock:txcount
    async_mux:amux
    s_idle:idle_state
      transmit:ptr
    s_led:led_fault_state
      io_led:led
    s_led:led_power_state
      io_led:led
    s_led:led_status_state
      io_led:led
    async_rx:receiver
    s_reset:reset_state
      tx_word:pos
    async_tx:transmitter

+-----------------------------------------------------------------------------+
| cmd_state                                                                   |
+-----------------------------------------------------------------------------+
+-------------+--------------+--------------+-------------+-------------+
| Name        | cmd_state~11 | cmd_state~10 | cmd_state~9 | cmd_state~8 |
+-------------+--------------+--------------+-------------+-------------+
| cmd_reset   | 0            | 0            | 0           | 0           |
| cmd_wait    | 0            | 0            | 1           | 1           |
| cmd_decode  | 0            | 1            | 0           | 1           |
| cmd_execute | 1            | 0            | 0           | 1           |
+-------------+--------------+--------------+-------------+-------------+

+-----------------------------------------------------------------------------+
| s_led:led_fault_state|led_state                                             |
+-----------------------------------------------------------------------------+
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| Name                                 | s_led:led_fault_state|led_state~12 | s_led:led_fault_state|led_state~11 | s_led:led_fault_state|led_state~10 | s_led:led_fault_state|led_state~9 | s_led:led_fault_state|led_state~8 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| s_led:led_fault_state|led_read       | 0                                  | 0                                  | 0                                  | 0                                 | 0                                 |
| s_led:led_fault_state|led_read_wait  | 0                                  | 0                                  | 0                                  | 1                                 | 1                                 |
| s_led:led_fault_state|led_write      | 0                                  | 0                                  | 1                                  | 0                                 | 1                                 |
| s_led:led_fault_state|led_write_wait | 0                                  | 1                                  | 0                                  | 0                                 | 1                                 |
| s_led:led_fault_state|led_idle       | 1                                  | 0                                  | 0                                  | 0                                 | 1                                 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------+
| s_led:led_status_state|led_state                                            |
+-----------------------------------------------------------------------------+
+---------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+
| Name                                  | s_led:led_status_state|led_state~12 | s_led:led_status_state|led_state~11 | s_led:led_status_state|led_state~10 | s_led:led_status_state|led_state~9 | s_led:led_status_state|led_state~8 |
+---------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+
| s_led:led_status_state|led_read       | 0                                   | 0                                   | 0                                   | 0                                  | 0                                  |
| s_led:led_status_state|led_read_wait  | 0                                   | 0                                   | 0                                   | 1                                  | 1                                  |
| s_led:led_status_state|led_write      | 0                                   | 0                                   | 1                                   | 0                                  | 1                                  |
| s_led:led_status_state|led_write_wait | 0                                   | 1                                   | 0                                   | 0                                  | 1                                  |
| s_led:led_status_state|led_idle       | 1                                   | 0                                   | 0                                   | 0                                  | 1                                  |
+---------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+------------------------------------+------------------------------------+

+-----------------------------------------------------------------------------+
| s_led:led_power_state|led_state                                             |
+-----------------------------------------------------------------------------+
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| Name                                 | s_led:led_power_state|led_state~12 | s_led:led_power_state|led_state~11 | s_led:led_power_state|led_state~10 | s_led:led_power_state|led_state~9 | s_led:led_power_state|led_state~8 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+
| s_led:led_power_state|led_read       | 0                                  | 0                                  | 0                                  | 0                                 | 0                                 |
| s_led:led_power_state|led_read_wait  | 0                                  | 0                                  | 0                                  | 1                                 | 1                                 |
| s_led:led_power_state|led_write      | 0                                  | 0                                  | 1                                  | 0                                 | 1                                 |
| s_led:led_power_state|led_write_wait | 0                                  | 1                                  | 0                                  | 0                                 | 1                                 |
| s_led:led_power_state|led_idle       | 1                                  | 0                                  | 0                                  | 0                                 | 1                                 |
+--------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+

+-----------------------------------------------------------------------------+
| s_idle:idle_state|rx_state                                                  |
+-----------------------------------------------------------------------------+
+------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+
| Name                         | s_idle:idle_state|rx_state~18 | s_idle:idle_state|rx_state~17 | s_idle:idle_state|rx_state~16 | s_idle:idle_state|rx_state~15 | s_idle:idle_state|rx_state~14 | s_idle:idle_state|rx_state~13 | s_idle:idle_state|rx_state~12 | s_idle:idle_state|rx_state~11 | s_idle:idle_state|rx_state~10 | s_idle:idle_state|rx_state~9 | s_idle:idle_state|rx_state~8 |
+------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+
| s_idle:idle_state|rx_wait_tx | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 0                            |
| s_idle:idle_state|rx_wait1   | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                            | 1                            |
| s_idle:idle_state|rx_done    | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                            | 1                            |
| s_idle:idle_state|rx_error   | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_power   | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_id      | 0                             | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_rx      | 0                             | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_tx      | 0                             | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_fibre   | 0                             | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_led     | 0                             | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
| s_idle:idle_state|rx_sram    | 1                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                             | 0                            | 1                            |
+------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| Logic Options                                                               |
+-----------------------------------------------------------------------------+
+-----------------------------------+-------+
| Name                              | Value |
+-----------------------------------+-------+
| Optimization Technique -- Stratix | Speed |
| Power-Up Don't Care               | On    |
+-----------------------------------+-------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+-----------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------+
| Compilation Hierarchy Node  | Logic Cells | Registers | Memory Bits | DSP Elements | DSP 9x9 | DSP 18x18 | DSP 36x36 | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                        |
+-----------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------+
| |cc_test                    | 347 (29)    | 189       | 0           | 0            | 0       | 0         | 0         | 7    | 0            | 158 (20)     | 49 (0)            | 140 (9)          | |cc_test                                   |
|    |async_clk:aclock|       | 14 (14)     | 12        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (2)        | 3 (3)             | 9 (9)            | |cc_test|async_clk:aclock                  |
|    |async_mux:amux|         | 20 (20)     | 10        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (10)      | 0 (0)             | 10 (10)          | |cc_test|async_mux:amux                    |
|    |async_rx:receiver|      | 57 (57)     | 41        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 16 (16)      | 21 (21)           | 20 (20)          | |cc_test|async_rx:receiver                 |
|    |async_tx:transmitter|   | 33 (33)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (10)      | 3 (3)             | 20 (20)          | |cc_test|async_tx:transmitter              |
|    |s_idle:idle_state|      | 135 (135)   | 48        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 87 (87)      | 10 (10)           | 38 (38)          | |cc_test|s_idle:idle_state                 |
|    |s_led:led_fault_state|  | 15 (12)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 4 (3)        | 4 (2)             | 7 (7)            | |cc_test|s_led:led_fault_state             |
|       |io_led:led|          | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 0 (0)            | |cc_test|s_led:led_fault_state|io_led:led  |
|    |s_led:led_power_state|  | 15 (12)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 4 (3)        | 4 (2)             | 7 (7)            | |cc_test|s_led:led_power_state             |
|       |io_led:led|          | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 0 (0)            | |cc_test|s_led:led_power_state|io_led:led  |
|    |s_led:led_status_state| | 15 (12)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 4 (3)        | 4 (2)             | 7 (7)            | |cc_test|s_led:led_status_state            |
|       |io_led:led|          | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 0 (0)            | |cc_test|s_led:led_status_state|io_led:led |
|    |s_reset:reset_state|    | 14 (14)     | 13        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 0 (0)             | 13 (13)          | |cc_test|s_reset:reset_state               |
+-----------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------+

+-----------------------------------------------------------------------------+
| Device Options                                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------+--------------------------+
| Option                                                           | Setting                  |
+------------------------------------------------------------------+--------------------------+
| Auto-restart configuration after error                           | Off                      |
| Release clears before tri-states                                 | Off                      |
| Enable user-supplied start-up clock (CLKUSR)                     | Off                      |
| Enable device-wide reset (DEV_CLRn)                              | Off                      |
| Enable device-wide output enable (DEV_OE)                        | Off                      |
| Enable INIT_DONE output                                          | Off                      |
| Auto-increment JTAG user code for multiple configuration devices | On                       |
| Disable CONF_DONE and nSTATUS pull-ups on configuration device   | Off                      |
| Generate compressed bitstreams                                   | Off                      |
| Generate Tabular Text File (.ttf)                                | Off                      |
| Generate Raw Binary File (.rbf)                                  | Off                      |
| Generate Hexadecimal Output File (.hexout)                       | Off                      |
| Configuration scheme                                             | Passive Serial           |
| Hexadecimal Output File count direction                          | Up                       |
| Hexadecimal Output File start address                            | 0                        |
| Reserve all unused pins                                          | As output driving ground |
| Configuration device                                             | EPC2                     |
| Base pin-out file on sameframe device                            | Off                      |
| Auto user code                                                   | Off                      |
| Configuration device auto user code                              | Off                      |
| JTAG user code for target device                                 | 0XFFFFFFFF               |
| JTAG user code for configuration device                          | 0XFFFFFFFF               |
+------------------------------------------------------------------+--------------------------+

+-----------------------------------------------------------------------------+
| Equations                                                                   |
+-----------------------------------------------------------------------------+
The equations can be found in K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\synth\cc_test.eqn.htm.

+-----------------------------------------------------------------------------+
| Floorplan View                                                              |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
| Pin-Out File                                                                |
+-----------------------------------------------------------------------------+
The pin-out file can be found in K:\projects\Scuba2\hdl\cvs\scuba2_repository\cards\clk_card\cc_test\synth\cc_test.pin.

+-----------------------------------------------------------------------------+
| Resource Usage Summary                                                      |
+-----------------------------------------------------------------------------+
+----------------------------+------------------------+
| Resource                   | Usage                  |
+----------------------------+------------------------+
| Logic cells                | 325 / 32,470 ( 1 % )   |
| Registers                  | 189 / 34,261 ( < 1 % ) |
| User inserted logic cells  | 0                      |
| I/O pins                   | 7 / 597 ( 1 % )        |
| Clock pins                 | 0                      |
| Dedicated input pins       | 0                      |
| Global signals             | 16                     |
| M512s                      | 0 / 295 ( 0 % )        |
| M4Ks                       | 0 / 171 ( 0 % )        |
| M-RAMs                     | 0 / 4 ( 0 % )          |
| Total memory bits          | 0 / 3,317,184 ( 0 % )  |
| Total RAM block bits       | 0 / 3,317,184 ( 0 % )  |
| DSP block 9-bit elements   | 0 / 96 ( 0 % )         |
| PLLs                       | 0 / 10 ( 0 % )         |
| Global clocks              | 16 / 16 ( 100 % )      |
| Regional clocks            | 0 / 16 ( 0 % )         |
| Fast regional clocks       | 0 / 32 ( 0 % )         |
| DIFFIOCLKs                 | 0 / 32 ( 0 % )         |
| SERDES transmitters        | 0 / 82 ( 0 % )         |
| SERDES receivers           | 0 / 82 ( 0 % )         |
| Maximum fan-out node       | clk                    |
| Maximum fan-out            | 102                    |
| Total fan-out              | 1415                   |
| Average fan-out            | 4.25                   |
+----------------------------+------------------------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+-----------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------+
| Compilation Hierarchy Node  | Logic Cells | Registers | Memory Bits | DSP Elements | DSP 9x9 | DSP 18x18 | DSP 36x36 | Pins | Virtual Pins | LUT-Only LCs | Register-Only LCs | LUT/Register LCs | Full Hierarchy Name                        |
+-----------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------+
| |cc_test                    | 325 (24)    | 189       | 0           | 0            | 0       | 0         | 0         | 8    | 0            | 136 (15)     | 27 (0)            | 162 (9)          | |cc_test                                   |
|    |async_clk:aclock|       | 13 (13)     | 12        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 2 (2)             | 10 (10)          | |cc_test|async_clk:aclock                  |
|    |async_mux:amux|         | 20 (20)     | 10        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (10)      | 0 (0)             | 10 (10)          | |cc_test|async_mux:amux                    |
|    |async_rx:receiver|      | 57 (57)     | 41        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 16 (16)      | 13 (13)           | 28 (28)          | |cc_test|async_rx:receiver                 |
|    |async_tx:transmitter|   | 33 (33)     | 23        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 10 (10)      | 1 (1)             | 22 (22)          | |cc_test|async_tx:transmitter              |
|    |s_idle:idle_state|      | 125 (125)   | 48        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 77 (77)      | 5 (5)             | 43 (43)          | |cc_test|s_idle:idle_state                 |
|    |s_led:led_fault_state|  | 13 (10)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (1)        | 2 (1)             | 9 (8)            | |cc_test|s_led:led_fault_state             |
|       |io_led:led|          | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 1 (1)             | 1 (1)            | |cc_test|s_led:led_fault_state|io_led:led  |
|    |s_led:led_power_state|  | 13 (10)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (1)        | 2 (1)             | 9 (8)            | |cc_test|s_led:led_power_state             |
|       |io_led:led|          | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 1 (1)             | 1 (1)            | |cc_test|s_led:led_power_state|io_led:led  |
|    |s_led:led_status_state| | 13 (10)     | 11        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 2 (1)        | 2 (1)             | 9 (8)            | |cc_test|s_led:led_status_state            |
|       |io_led:led|          | 3 (3)       | 2         | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 1 (1)             | 1 (1)            | |cc_test|s_led:led_status_state|io_led:led |
|    |s_reset:reset_state|    | 14 (14)     | 13        | 0           | 0            | 0       | 0         | 0         | 0    | 0            | 1 (1)        | 0 (0)             | 13 (13)          | |cc_test|s_reset:reset_state               |
+-----------------------------+-------------+-----------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------+

+-----------------------------------------------------------------------------+
| Input Pins                                                                  |
+-----------------------------------------------------------------------------+
+---------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+
| Name    | Pin # | X coordinate | Y coordinate | Cell number | Combinational Fan-Out | Registered Fan-Out | Global | Input Register | Power Up High | PCI I/O Enabled | Bus Hold | Weak Pull Up | I/O Standard | Termination |
+---------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+
| clk     | J17   | 36           | 58           | 3           | 102                   | 0                  | yes    | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| reset_n | AC9   | 62           | 0            | 5           | 98                    | 0                  | yes    | no             | no            | no              | no       | Off          | LVTTL        | Off         |
| rxd     | AG22  | 9            | 0            | 5           | 1                     | 0                  | no     | no             | no            | no              | no       | Off          | LVTTL        | Off         |
+---------+-------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+

+-----------------------------------------------------------------------------+
| Output Pins                                                                 |
+-----------------------------------------------------------------------------+
+--------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| Name   | Pin # | X coordinate | Y coordinate | Cell number | Output Register | Output Enable Register | Power Up High | Slow Slew Rate | PCI I/O Enabled | Open Drain | Bus Hold | Weak Pull Up | Turbo Bit | I/O Standard | Current Strength | Termination |
+--------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+
| led[0] | AC24  | 1            | 0            | 1           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| led[1] | AC23  | 1            | 0            | 3           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| led[2] | AB22  | 3            | 0            | 1           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
| txd    | AH22  | 9            | 0            | 2           | no              | no                     | no            | no             | no              | no         | no       | Off          | no        | LVTTL        | 24mA             | Off         |
+--------+-------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+-----------+--------------+------------------+-------------+

+-----------------------------------------------------------------------------+
| Delay Chain Summary                                                         |
+-----------------------------------------------------------------------------+
+---------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
| Name    | Pin Type | Pad to Core 0 | Pad to Core 1 | Pad to Input Register | Core to Output Register | Clock Enable to Output Enable Register | Clock Enable to Output Register | Clock Enable to Input Register | TCO | TCOE | Falling Edge Output Enable |
+---------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
| reset_n | Input    | ON            | ON            | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| clk     | Input    | ON            | ON            | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| rxd     | Input    | ON            | ON            | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| txd     | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| led[2]  | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| led[1]  | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
| led[0]  | Output   | OFF           | OFF           | OFF                   | OFF                     | OFF                                    | OFF                             | OFF                            | OFF | OFF  | OFF                        |
+---------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+

+-----------------------------------------------------------------------------+
| I/O Bank Usage                                                              |
+-----------------------------------------------------------------------------+
+--------+----------------+
| Bank # | Usage          |
+--------+----------------+
| 1      | 0 / 70 ( 0 % ) |
| 2      | 0 / 74 ( 0 % ) |
| 3      | 1 / 70 ( 1 % ) |
| 4      | 1 / 74 ( 1 % ) |
| 5      | 0 / 74 ( 0 % ) |
| 6      | 0 / 70 ( 0 % ) |
| 7      | 1 / 74 ( 1 % ) |
| 8      | 5 / 71 ( 7 % ) |
| 9      | 0 / 6 ( 0 % )  |
| 10     | 0 / 4 ( 0 % )  |
| 11     | 0 / 6 ( 0 % )  |
| 12     | 0 / 4 ( 0 % )  |
+--------+----------------+

+-----------------------------------------------------------------------------+
| All Package Pins                                                            |
+-----------------------------------------------------------------------------+
+-------+--------+---------------+--------------+---------+------------+-------------+
| Pin # | Bank # | Usage         | I/O Standard | Voltage | I/O Type   | Termination |
+-------+--------+---------------+--------------+---------+------------+-------------+
| A2    | 4      | VCCIO4        |              | 3.3V    | --         | --          |
| A3    | 4      | GND*          |              |         | Column I/O | --          |
| A4    | 4      | GND*          |              |         | Column I/O | --          |
| A5    | 4      | GND*          |              |         | Column I/O | --          |
| A6    | 4      | GND*          |              |         | Column I/O | --          |
| A7    | 4      | GND*          |              |         | Column I/O | --          |
| A8    | 4      | GND*          |              |         | Column I/O | --          |
| A9    | 4      | GND*          |              |         | Column I/O | --          |
| A10   | 4      | GND*          |              |         | Column I/O | --          |
| A11   | 4      | GND*          |              |         | Column I/O | --          |
| A12   | 4      | VCCIO4        |              | 3.3V    | --         | --          |
| A13   | 4      | GND*          |              |         | Column I/O | --          |
| A14   | 1      | GND           |              |         | --         | --          |
| A15   | 1      | GND           |              |         | --         | --          |
| A16   | 3      | GND*          |              |         | Column I/O | --          |
| A17   | 3      | VCCIO3        |              | 3.3V    | --         | --          |
| A18   | 3      | GND*          |              |         | Column I/O | --          |
| A19   | 3      | GND*          |              |         | Column I/O | --          |
| A20   | 3      | GND*          |              |         | Column I/O | --          |
| A21   | 3      | GND*          |              |         | Column I/O | --          |
| A22   | 3      | GND*          |              |         | Column I/O | --          |
| A23   | 3      | GND*          |              |         | Column I/O | --          |
| A24   | 3      | GND*          |              |         | Column I/O | --          |
| A25   | 3      | GND*          |              |         | Column I/O | --          |
| A26   | 3      | GND*          |              |         | Column I/O | --          |
| A27   | 3      | VCCIO3        |              | 3.3V    | --         | --          |
| AA1   | 6      | GND*          |              |         | Row I/O    | --          |
| AA2   | 6      | GND*          |              |         | Row I/O    | --          |
| AA3   | 6      | GND*          |              |         | Row I/O    | --          |
| AA4   | 6      | GND*          |              |         | Row I/O    | --          |
| AA5   | 6      | GND*          |              |         | Row I/O    | --          |
| AA6   | 6      | GND*          |              |         | Row I/O    | --          |
| AA7   | 6      | GND*          |              |         | Row I/O    | --          |
| AA8   | 6      | GND*          |              |         | Row I/O    | --          |
| AA9   | 7      | GND*          |              |         | Column I/O | --          |
| AA10  | 7      | GND*          |              |         | Column I/O | --          |
| AA11  | 7      | GND*          |              |         | Column I/O | --          |
| AA12  | 7      | ^VCCSEL       |              |         | --         | --          |
| AA13  | 1      | VCCG_PLL6     |              | 1.5V    | --         | --          |
| AA14  | 11     | GND*          |              |         | Column I/O | --          |
| AA15  | 11     | GND*          |              |         | Column I/O | --          |
| AA16  | 1      | GND           |              |         | --         | --          |
| AA17  | 8      | GND+          |              |         | Column I/O | --          |
| AA18  | 8      | GND*          |              |         | Column I/O | --          |
| AA19  | 8      | GND*          |              |         | Column I/O | --          |
| AA20  | 8      | GND*          |              |         | Column I/O | --          |
| AA21  | 1      | GND*          |              |         | Row I/O    | --          |
| AA22  | 1      | GND*          |              |         | Row I/O    | --          |
| AA23  | 1      | GND*          |              |         | Row I/O    | --          |
| AA24  | 1      | GND*          |              |         | Row I/O    | --          |
| AA25  | 1      | GND*          |              |         | Row I/O    | --          |
| AA26  | 1      | GND*          |              |         | Row I/O    | --          |
| AA27  | 1      | GND*          |              |         | Row I/O    | --          |
| AA28  | 1      | GND*          |              |         | Row I/O    | --          |
| AB1   | 6      | GND*          |              |         | Row I/O    | --          |
| AB2   | 6      | GND*          |              |         | Row I/O    | --          |
| AB3   | 6      | GND*          |              |         | Row I/O    | --          |
| AB4   | 6      | GND*          |              |         | Row I/O    | --          |
| AB5   | 6      | GND*          |              |         | Row I/O    | --          |
| AB6   | 6      | GND*          |              |         | Row I/O    | --          |
| AB7   | 7      | GND*          |              |         | Column I/O | --          |
| AB8   | 7      | GND*          |              |         | Column I/O | --          |
| AB9   | 7      | GND*          |              |         | Column I/O | --          |
| AB10  | 7      | GND*          |              |         | Column I/O | --          |
| AB11  | 7      | GND*          |              |         | Column I/O | --          |
| AB12  | 7      | GND*          |              |         | Column I/O | --          |
| AB13  | 7      | ^nCE          |              |         | --         | --          |
| AB14  | 1      | GNDG_PLL6     |              |         | --         | --          |
| AB15  | 8      | ^MSEL2        |              |         | --         | --          |
| AB16  | 12     | VCC_PLL6_OUTB |              | 3.3V    | --         | --          |
| AB17  | 8      | GND*          |              |         | Column I/O | --          |
| AB18  | 8      | GND*          |              |         | Column I/O | --          |
| AB19  | 8      | GND*          |              |         | Column I/O | --          |
| AB20  | 8      | GND*          |              |         | Column I/O | --          |
| AB21  | 8      | GND*          |              |         | Column I/O | --          |
| AB22  | 8      | led[2]        | LVTTL        |         | Column I/O | Off         |
| AB23  | 1      | GND*          |              |         | Row I/O    | --          |
| AB24  | 1      | GND*          |              |         | Row I/O    | --          |
| AB25  | 1      | GND*          |              |         | Row I/O    | --          |
| AB26  | 1      | GND*          |              |         | Row I/O    | --          |
| AB27  | 1      | GND*          |              |         | Row I/O    | --          |
| AB28  | 1      | GND*          |              |         | Row I/O    | --          |
| AC1   | 6      | GND*          |              |         | Row I/O    | --          |
| AC2   | 6      | GND*          |              |         | Row I/O    | --          |
| AC3   | 1      | NC            |              |         | --         | --          |
| AC4   | 1      | NC            |              |         | --         | --          |
| AC5   | 7      | GND*          |              |         | Column I/O | --          |
| AC6   | 7      | GND*          |              |         | Column I/O | --          |
| AC7   | 7      | GND*          |              |         | Column I/O | --          |
| AC8   | 7      | GND*          |              |         | Column I/O | --          |
| AC9   | 7      | reset_n       | LVTTL        |         | Column I/O | Off         |
| AC10  | 7      | GND*          |              |         | Column I/O | --          |
| AC11  | 7      | GND*          |              |         | Column I/O | --          |
| AC12  | 7      | ^PORSEL       |              |         | --         | --          |
| AC13  | 7      | ^nCEO         |              |         | --         | --          |
| AC14  | 11     | VCC_PLL6_OUTA |              | 3.3V    | --         | --          |
| AC15  | 1      | GND           |              |         | --         | --          |
| AC16  | 8      | ^MSEL0        |              |         | --         | --          |
| AC17  | 8      | GND+          |              |         | Column I/O | --          |
| AC18  | 8      | PLL_ENA       |              |         | --         | --          |
| AC19  | 8      | GND*          |              |         | Column I/O | --          |
| AC20  | 8      | GND*          |              |         | Column I/O | --          |
| AC21  | 8      | GND*          |              |         | Column I/O | --          |
| AC22  | 8      | GND*          |              |         | Column I/O | --          |
| AC23  | 8      | led[1]        | LVTTL        |         | Column I/O | Off         |
| AC24  | 8      | led[0]        | LVTTL        |         | Column I/O | Off         |
| AC25  | 1      | NC            |              |         | --         | --          |
| AC26  | 1      | NC            |              |         | --         | --          |
| AC27  | 1      | GND*          |              |         | Row I/O    | --          |
| AC28  | 1      | GND*          |              |         | Row I/O    | --          |
| AD1   | 6      | GND*          |              |         | Row I/O    | --          |
| AD2   | 6      | GND*          |              |         | Row I/O    | --          |
| AD3   | 1      | NC            |              |         | --         | --          |
| AD4   | 1      | NC            |              |         | --         | --          |
| AD5   | 7      | GND*          |              |         | Column I/O | --          |
| AD6   | 7      | GND*          |              |         | Column I/O | --          |
| AD7   | 7      | GND           |              |         | --         | --          |
| AD8   | 7      | GND*          |              |         | Column I/O | --          |
| AD9   | 7      | GND           |              |         | --         | --          |
| AD10  | 7      | GND*          |              |         | Column I/O | --          |
| AD11  | 7      | GND           |              |         | --         | --          |
| AD12  | 7      | GND*          |              |         | Column I/O | --          |
| AD13  | 7      | GND*          |              |         | Column I/O | --          |
| AD14  | 7      | GND+          |              |         | Column I/O | --          |
| AD15  | 11     | GND*          |              |         | Column I/O | --          |
| AD16  | 8      | GND*          |              |         | Column I/O | --          |
| AD17  | 8      | GND*          |              |         | Column I/O | --          |
| AD18  | 8      | GND*          |              |         | Column I/O | --          |
| AD19  | 8      | GND*          |              |         | Column I/O | --          |
| AD20  | 8      | GND           |              |         | --         | --          |
| AD21  | 8      | GND*          |              |         | Column I/O | --          |
| AD22  | 8      | GND           |              |         | --         | --          |
| AD23  | 8      | GND*          |              |         | Column I/O | --          |
| AD24  | 8      | GND*          |              |         | Column I/O | --          |
| AD25  | 1      | NC            |              |         | --         | --          |
| AD26  | 1      | NC            |              |         | --         | --          |
| AD27  | 1      | GND*          |              |         | Row I/O    | --          |
| AD28  | 1      | GND*          |              |         | Row I/O    | --          |
| AE1   | 6      | GND*          |              |         | Row I/O    | --          |
| AE2   | 6      | GND*          |              |         | Row I/O    | --          |
| AE3   | 6      | GND           |              |         | --         | --          |
| AE4   | 7      | GND*          |              |         | Column I/O | --          |
| AE5   | 7      | GND*          |              |         | Column I/O | --          |
| AE6   | 7      | GND*          |              |         | Column I/O | --          |
| AE7   | 7      | GND*          |              |         | Column I/O | --          |
| AE8   | 7      | GND*          |              |         | Column I/O | --          |
| AE9   | 7      | GND*          |              |         | Column I/O | --          |
| AE10  | 7      | GND*          |              |         | Column I/O | --          |
| AE11  | 7      | GND*          |              |         | Column I/O | --          |
| AE12  | 7      | GND*          |              |         | Column I/O | --          |
| AE13  | 7      | GND*          |              |         | Column I/O | --          |
| AE14  | 7      | GND*          |              |         | Column I/O | --          |
| AE15  | 11     | GND*          |              |         | Column I/O | --          |
| AE16  | 8      | GND*          |              |         | Column I/O | --          |
| AE17  | 8      | GND*          |              |         | Column I/O | --          |
| AE18  | 8      | GND*          |              |         | Column I/O | --          |
| AE19  | 8      | GND*          |              |         | Column I/O | --          |
| AE20  | 8      | GND*          |              |         | Column I/O | --          |
| AE21  | 8      | GND*          |              |         | Column I/O | --          |
| AE22  | 8      | GND*          |              |         | Column I/O | --          |
| AE23  | 8      | GND*          |              |         | Column I/O | --          |
| AE24  | 8      | GND*          |              |         | Column I/O | --          |
| AE25  | 8      | GND*          |              |         | Column I/O | --          |
| AE26  | 1      | GND           |              |         | --         | --          |
| AE27  | 1      | GND*          |              |         | Row I/O    | --          |
| AE28  | 1      | GND*          |              |         | Row I/O    | --          |
| AF1   | 6      | GND*          |              |         | Row I/O    | --          |
| AF2   | 6      | GND*          |              |         | Row I/O    | --          |
| AF3   | 1      | GND           |              |         | --         | --          |
| AF4   | 7      | GND*          |              |         | Column I/O | --          |
| AF5   | 7      | GND*          |              |         | Column I/O | --          |
| AF6   | 7      | GND*          |              |         | Column I/O | --          |
| AF7   | 7      | GND*          |              |         | Column I/O | --          |
| AF8   | 7      | GND*          |              |         | Column I/O | --          |
| AF9   | 7      | GND*          |              |         | Column I/O | --          |
| AF10  | 7      | GND*          |              |         | Column I/O | --          |
| AF11  | 7      | GND*          |              |         | Column I/O | --          |
| AF12  | 7      | GND*          |              |         | Column I/O | --          |
| AF13  | 7      | GND*          |              |         | Column I/O | --          |
| AF14  | 1      | GNDA_PLL6     |              |         | --         | --          |
| AF15  | 12     | GND*          |              |         | Column I/O | --          |
| AF16  | 8      | GND*          |              |         | Column I/O | --          |
| AF17  | 8      | GND*          |              |         | Column I/O | --          |
| AF18  | 8      | GND*          |              |         | Column I/O | --          |
| AF19  | 8      | GND*          |              |         | Column I/O | --          |
| AF20  | 8      | GND*          |              |         | Column I/O | --          |
| AF21  | 8      | GND*          |              |         | Column I/O | --          |
| AF22  | 8      | GND*          |              |         | Column I/O | --          |
| AF23  | 8      | GND*          |              |         | Column I/O | --          |
| AF24  | 8      | GND*          |              |         | Column I/O | --          |
| AF25  | 8      | GND*          |              |         | Column I/O | --          |
| AF26  | 1      | GND           |              |         | --         | --          |
| AF27  | 1      | GND*          |              |         | Row I/O    | --          |
| AF28  | 1      | GND*          |              |         | Row I/O    | --          |
| AG1   | 6      | VCCIO6        |              | 3.3V    | --         | --          |
| AG2   | 1      | GND           |              |         | --         | --          |
| AG3   | 7      | GND*          |              |         | Column I/O | --          |
| AG4   | 7      | GND*          |              |         | Column I/O | --          |
| AG5   | 7      | GND*          |              |         | Column I/O | --          |
| AG6   | 7      | GND*          |              |         | Column I/O | --          |
| AG7   | 7      | GND*          |              |         | Column I/O | --          |
| AG8   | 7      | GND*          |              |         | Column I/O | --          |
| AG9   | 7      | GND*          |              |         | Column I/O | --          |
| AG10  | 7      | GND*          |              |         | Column I/O | --          |
| AG11  | 7      | GND*          |              |         | Column I/O | --          |
| AG12  | 7      | GND*          |              |         | Column I/O | --          |
| AG13  | 7      | GND*          |              |         | Column I/O | --          |
| AG14  | 1      | VCCA_PLL6     |              | 1.5V    | --         | --          |
| AG15  | 12     | GND*          |              |         | Column I/O | --          |
| AG16  | 8      | GND*          |              |         | Column I/O | --          |
| AG17  | 8      | GND*          |              |         | Column I/O | --          |
| AG18  | 8      | GND*          |              |         | Column I/O | --          |
| AG19  | 8      | GND*          |              |         | Column I/O | --          |
| AG20  | 8      | GND*          |              |         | Column I/O | --          |
| AG21  | 8      | GND*          |              |         | Column I/O | --          |
| AG22  | 8      | rxd           | LVTTL        |         | Column I/O | Off         |
| AG23  | 8      | GND*          |              |         | Column I/O | --          |
| AG24  | 8      | GND*          |              |         | Column I/O | --          |
| AG25  | 8      | GND*          |              |         | Column I/O | --          |
| AG26  | 8      | GND*          |              |         | Column I/O | --          |
| AG27  | 1      | GND           |              |         | --         | --          |
| AG28  | 1      | VCCIO1        |              | 3.3V    | --         | --          |
| AH2   | 7      | VCCIO7        |              | 3.3V    | --         | --          |
| AH3   | 7      | GND*          |              |         | Column I/O | --          |
| AH4   | 7      | GND*          |              |         | Column I/O | --          |
| AH5   | 7      | GND*          |              |         | Column I/O | --          |
| AH6   | 7      | GND*          |              |         | Column I/O | --          |
| AH7   | 7      | GND*          |              |         | Column I/O | --          |
| AH8   | 7      | GND*          |              |         | Column I/O | --          |
| AH9   | 7      | GND*          |              |         | Column I/O | --          |
| AH10  | 7      | GND*          |              |         | Column I/O | --          |
| AH11  | 7      | GND*          |              |         | Column I/O | --          |
| AH12  | 7      | VCCIO7        |              | 3.3V    | --         | --          |
| AH13  | 7      | GND*          |              |         | Column I/O | --          |
| AH14  | 1      | GND           |              |         | --         | --          |
| AH15  | 1      | GND           |              |         | --         | --          |
| AH16  | 8      | GND*          |              |         | Column I/O | --          |
| AH17  | 8      | VCCIO8        |              | 3.3V    | --         | --          |
| AH18  | 8      | GND           |              |         | --         | --          |
| AH19  | 8      | GND*          |              |         | Column I/O | --          |
| AH20  | 8      | GND*          |              |         | Column I/O | --          |
| AH21  | 8      | GND*          |              |         | Column I/O | --          |
| AH22  | 8      | txd           | LVTTL        |         | Column I/O | Off         |
| AH23  | 8      | GND*          |              |         | Column I/O | --          |
| AH24  | 8      | GND*          |              |         | Column I/O | --          |
| AH25  | 8      | GND*          |              |         | Column I/O | --          |
| AH26  | 8      | GND*          |              |         | Column I/O | --          |
| AH27  | 8      | VCCIO8        |              | 3.3V    | --         | --          |
| B1    | 5      | VCCIO5        |              | 3.3V    | --         | --          |
| B2    | 1      | GND           |              |         | --         | --          |
| B3    | 4      | GND*          |              |         | Column I/O | --          |
| B4    | 4      | GND*          |              |         | Column I/O | --          |
| B5    | 4      | GND*          |              |         | Column I/O | --          |
| B6    | 4      | GND*          |              |         | Column I/O | --          |
| B7    | 4      | GND*          |              |         | Column I/O | --          |
| B8    | 4      | GND*          |              |         | Column I/O | --          |
| B9    | 4      | GND*          |              |         | Column I/O | --          |
| B10   | 4      | GND*          |              |         | Column I/O | --          |
| B11   | 4      | GND*          |              |         | Column I/O | --          |
| B12   | 4      | GND*          |              |         | Column I/O | --          |
| B13   | 4      | GND*          |              |         | Column I/O | --          |
| B14   | 1      | DIODEH        |              |         | --         | --          |
| B15   | 10     | GND*          |              |         | Column I/O | --          |
| B16   | 3      | GND*          |              |         | Column I/O | --          |
| B17   | 3      | GND*          |              |         | Column I/O | --          |
| B18   | 3      | GND*          |              |         | Column I/O | --          |
| B19   | 3      | GND*          |              |         | Column I/O | --          |
| B20   | 3      | GND*          |              |         | Column I/O | --          |
| B21   | 3      | GND*          |              |         | Column I/O | --          |
| B22   | 3      | GND*          |              |         | Column I/O | --          |
| B23   | 3      | GND*          |              |         | Column I/O | --          |
| B24   | 3      | GND*          |              |         | Column I/O | --          |
| B25   | 3      | GND*          |              |         | Column I/O | --          |
| B26   | 3      | GND*          |              |         | Column I/O | --          |
| B27   | 1      | GND           |              |         | --         | --          |
| B28   | 2      | VCCIO2        |              | 3.3V    | --         | --          |
| C1    | 5      | GND*          |              |         | Row I/O    | --          |
| C2    | 5      | GND*          |              |         | Row I/O    | --          |
| C3    | 1      | GND           |              |         | --         | --          |
| C4    | 4      | GND*          |              |         | Column I/O | --          |
| C5    | 4      | GND*          |              |         | Column I/O | --          |
| C6    | 4      | GND*          |              |         | Column I/O | --          |
| C7    | 4      | GND*          |              |         | Column I/O | --          |
| C8    | 4      | GND*          |              |         | Column I/O | --          |
| C9    | 4      | GND*          |              |         | Column I/O | --          |
| C10   | 4      | GND*          |              |         | Column I/O | --          |
| C11   | 4      | GND*          |              |         | Column I/O | --          |
| C12   | 4      | GND*          |              |         | Column I/O | --          |
| C13   | 4      | GND*          |              |         | Column I/O | --          |
| C14   | 1      | DIODEL        |              |         | --         | --          |
| C15   | 10     | GND*          |              |         | Column I/O | --          |
| C16   | 3      | GND*          |              |         | Column I/O | --          |
| C17   | 3      | GND*          |              |         | Column I/O | --          |
| C18   | 3      | GND*          |              |         | Column I/O | --          |
| C19   | 3      | GND*          |              |         | Column I/O | --          |
| C20   | 3      | GND*          |              |         | Column I/O | --          |
| C21   | 3      | GND*          |              |         | Column I/O | --          |
| C22   | 3      | GND*          |              |         | Column I/O | --          |
| C23   | 3      | GND*          |              |         | Column I/O | --          |
| C24   | 3      | GND*          |              |         | Column I/O | --          |
| C25   | 3      | GND*          |              |         | Column I/O | --          |
| C26   | 1      | GND           |              |         | --         | --          |
| C27   | 2      | GND*          |              |         | Row I/O    | --          |
| C28   | 2      | GND*          |              |         | Row I/O    | --          |
| D1    | 5      | GND*          |              |         | Row I/O    | --          |
| D2    | 5      | GND*          |              |         | Row I/O    | --          |
| D3    | 1      | NC            |              |         | --         | --          |
| D4    | 1      | NC            |              |         | --         | --          |
| D5    | 4      | GND*          |              |         | Column I/O | --          |
| D6    | 4      | GND*          |              |         | Column I/O | --          |
| D7    | 4      | GND*          |              |         | Column I/O | --          |
| D8    | 4      | GND*          |              |         | Column I/O | --          |
| D9    | 4      | GND*          |              |         | Column I/O | --          |
| D10   | 4      | GND*          |              |         | Column I/O | --          |
| D11   | 4      | GND*          |              |         | Column I/O | --          |
| D12   | 4      | GND*          |              |         | Column I/O | --          |
| D13   | 4      | GND*          |              |         | Column I/O | --          |
| D14   | 1      | VCCG_PLL5     |              | 1.5V    | --         | --          |
| D15   | 9      | GND*          |              |         | Column I/O | --          |
| D16   | 3      | GND*          |              |         | Column I/O | --          |
| D17   | 3      | GND*          |              |         | Column I/O | --          |
| D18   | 3      | GND*          |              |         | Column I/O | --          |
| D19   | 3      | GND*          |              |         | Column I/O | --          |
| D20   | 3      | GND*          |              |         | Column I/O | --          |
| D21   | 3      | GND*          |              |         | Column I/O | --          |
| D22   | 3      | GND*          |              |         | Column I/O | --          |
| D23   | 3      | GND*          |              |         | Column I/O | --          |
| D24   | 3      | GND*          |              |         | Column I/O | --          |
| D25   | 1      | NC            |              |         | --         | --          |
| D26   | 1      | NC            |              |         | --         | --          |
| D27   | 2      | GND*          |              |         | Row I/O    | --          |
| D28   | 2      | GND*          |              |         | Row I/O    | --          |
| E1    | 5      | GND*          |              |         | Row I/O    | --          |
| E2    | 5      | GND*          |              |         | Row I/O    | --          |
| E3    | 1      | NC            |              |         | --         | --          |
| E4    | 1      | NC            |              |         | --         | --          |
| E5    | 5      | GND           |              |         | --         | --          |
| E6    | 4      | GND*          |              |         | Column I/O | --          |
| E7    | 4      | GND           |              |         | --         | --          |
| E8    | 4      | GND*          |              |         | Column I/O | --          |
| E9    | 4      | GND           |              |         | --         | --          |
| E10   | 4      | GND*          |              |         | Column I/O | --          |
| E11   | 4      | GND           |              |         | --         | --          |
| E12   | 4      | GND*          |              |         | Column I/O | --          |
| E13   | 4      | GND*          |              |         | Column I/O | --          |
| E14   | 1      | GNDG_PLL5     |              |         | --         | --          |
| E15   | 9      | GND*          |              |         | Column I/O | --          |
| E16   | 3      | GND*          |              |         | Column I/O | --          |
| E17   | 3      | GND*          |              |         | Column I/O | --          |
| E18   | 3      | GND           |              |         | --         | --          |
| E19   | 3      | GND*          |              |         | Column I/O | --          |
| E20   | 3      | GND           |              |         | --         | --          |
| E21   | 3      | GND*          |              |         | Column I/O | --          |
| E22   | 3      | GND           |              |         | --         | --          |
| E23   | 3      | GND*          |              |         | Column I/O | --          |
| E24   | 2      | GND           |              |         | --         | --          |
| E25   | 1      | NC            |              |         | --         | --          |
| E26   | 1      | NC            |              |         | --         | --          |
| E27   | 2      | GND*          |              |         | Row I/O    | --          |
| E28   | 2      | GND*          |              |         | Row I/O    | --          |
| F1    | 5      | GND*          |              |         | Row I/O    | --          |
| F2    | 5      | GND*          |              |         | Row I/O    | --          |
| F3    | 5      | GND*          |              |         | Row I/O    | --          |
| F4    | 5      | GND*          |              |         | Row I/O    | --          |
| F5    | 5      | GND*          |              |         | Row I/O    | --          |
| F6    | 5      | GND*          |              |         | Row I/O    | --          |
| F7    | 4      | GND*          |              |         | Column I/O | --          |
| F8    | 4      | GND*          |              |         | Column I/O | --          |
| F9    | 4      | GND*          |              |         | Column I/O | --          |
| F10   | 4      | GND*          |              |         | Column I/O | --          |
| F11   | 4      | GND*          |              |         | Column I/O | --          |
| F12   | 4      | GND*          |              |         | Column I/O | --          |
| F13   | 4      | #TMS          |              |         | --         | --          |
| F14   | 1      | VCCA_PLL5     |              | 1.5V    | --         | --          |
| F15   | 9      | VCC_PLL5_OUTA |              | 3.3V    | --         | --          |
| F16   | 3      | ^DCLK         |              |         | --         | --          |
| F17   | 3      | GND*          |              |         | Column I/O | --          |
| F18   | 3      | GND*          |              |         | Column I/O | --          |
| F19   | 3      | GND*          |              |         | Column I/O | --          |
| F20   | 3      | GND*          |              |         | Column I/O | --          |
| F21   | 3      | GND*          |              |         | Column I/O | --          |
| F22   | 3      | GND*          |              |         | Column I/O | --          |
| F23   | 2      | GND*          |              |         | Row I/O    | --          |
| F24   | 2      | GND*          |              |         | Row I/O    | --          |
| F25   | 2      | GND*          |              |         | Row I/O    | --          |
| F26   | 2      | GND*          |              |         | Row I/O    | --          |
| F27   | 2      | GND*          |              |         | Row I/O    | --          |
| F28   | 2      | GND*          |              |         | Row I/O    | --          |
| G1    | 5      | GND*          |              |         | Row I/O    | --          |
| G2    | 5      | GND*          |              |         | Row I/O    | --          |
| G3    | 5      | GND*          |              |         | Row I/O    | --          |
| G4    | 5      | GND*          |              |         | Row I/O    | --          |
| G5    | 5      | GND*          |              |         | Row I/O    | --          |
| G6    | 5      | GND*          |              |         | Row I/O    | --          |
| G7    | 4      | GND*          |              |         | Column I/O | --          |
| G8    | 4      | GND*          |              |         | Column I/O | --          |
| G9    | 4      | GND*          |              |         | Column I/O | --          |
| G10   | 4      | GND*          |              |         | Column I/O | --          |
| G11   | 4      | GND*          |              |         | Column I/O | --          |
| G12   | 4      | GND*          |              |         | Column I/O | --          |
| G13   | 4      | #TDI          |              |         | --         | --          |
| G14   | 1      | GNDA_PLL5     |              |         | --         | --          |
| G15   | 1      | GND           |              |         | --         | --          |
| G16   | 10     | VCC_PLL5_OUTB |              | 3.3V    | --         | --          |
| G17   | 3      | ^CONF_DONE    |              |         | --         | --          |
| G18   | 3      | GND*          |              |         | Column I/O | --          |
| G19   | 3      | GND*          |              |         | Column I/O | --          |
| G20   | 1      | GND           |              |         | --         | --          |
| G21   | 3      | GND*          |              |         | Column I/O | --          |
| G22   | 3      | GND*          |              |         | Column I/O | --          |
| G23   | 2      | GND*          |              |         | Row I/O    | --          |
| G24   | 2      | GND*          |              |         | Row I/O    | --          |
| G25   | 2      | GND*          |              |         | Row I/O    | --          |
| G26   | 2      | GND*          |              |         | Row I/O    | --          |
| G27   | 2      | GND*          |              |         | Row I/O    | --          |
| G28   | 2      | GND*          |              |         | Row I/O    | --          |
| H1    | 5      | GND*          |              |         | Row I/O    | --          |
| H2    | 5      | GND*          |              |         | Row I/O    | --          |
| H3    | 5      | GND*          |              |         | Row I/O    | --          |
| H4    | 5      | GND*          |              |         | Row I/O    | --          |
| H5    | 5      | GND*          |              |         | Row I/O    | --          |
| H6    | 5      | GND*          |              |         | Row I/O    | --          |
| H7    | 5      | GND*          |              |         | Row I/O    | --          |
| H8    | 5      | GND*          |              |         | Row I/O    | --          |
| H9    | 4      | GND*          |              |         | Column I/O | --          |
| H10   | 4      | GND*          |              |         | Column I/O | --          |
| H11   | 4      | GND*          |              |         | Column I/O | --          |
| H12   | 4      | +~DATA0~      | LVTTL        |         | Column I/O | Off         |
| H13   | 4      | #TDO          |              |         | --         | --          |
| H14   | 9      | GND*          |              |         | Column I/O | --          |
| H15   | 9      | GND*          |              |         | Column I/O | --          |
| H16   | 1      | GND           |              |         | --         | --          |
| H17   | 3      | GND*          |              |         | Column I/O | --          |
| H18   | 3      | GND*          |              |         | Column I/O | --          |
| H19   | 3      | GND*          |              |         | Column I/O | --          |
| H20   | 3      | GND*          |              |         | Column I/O | --          |
| H21   | 2      | GND*          |              |         | Row I/O    | --          |
| H22   | 2      | GND*          |              |         | Row I/O    | --          |
| H23   | 2      | GND*          |              |         | Row I/O    | --          |
| H24   | 2      | GND*          |              |         | Row I/O    | --          |
| H25   | 2      | GND*          |              |         | Row I/O    | --          |
| H26   | 2      | GND*          |              |         | Row I/O    | --          |
| H27   | 2      | GND*          |              |         | Row I/O    | --          |
| H28   | 2      | GND*          |              |         | Row I/O    | --          |
| J1    | 5      | GND*          |              |         | Row I/O    | --          |
| J2    | 5      | GND*          |              |         | Row I/O    | --          |
| J3    | 5      | GND*          |              |         | Row I/O    | --          |
| J4    | 5      | GND*          |              |         | Row I/O    | --          |
| J5    | 5      | GND*          |              |         | Row I/O    | --          |
| J6    | 5      | GND*          |              |         | Row I/O    | --          |
| J7    | 5      | GND*          |              |         | Row I/O    | --          |
| J8    | 5      | GND*          |              |         | Row I/O    | --          |
| J9    | 4      | GND*          |              |         | Column I/O | --          |
| J10   | 4      | GND*          |              |         | Column I/O | --          |
| J11   | 4      | GND*          |              |         | Column I/O | --          |
| J12   | 4      | GND*          |              |         | Column I/O | --          |
| J13   | 4      | GND*          |              |         | Column I/O | --          |
| J14   | 4      | VCCIO4        |              | 3.3V    | --         | --          |
| J15   | 3      | VCCIO3        |              | 3.3V    | --         | --          |
| J16   | 10     | GND*          |              |         | Column I/O | --          |
| J17   | 3      | clk           | LVTTL        |         | Column I/O | Off         |
| J18   | 3      | GND*          |              |         | Column I/O | --          |
| J19   | 3      | GND*          |              |         | Column I/O | --          |
| J20   | 3      | GND*          |              |         | Column I/O | --          |
| J21   | 2      | GND*          |              |         | Row I/O    | --          |
| J22   | 2      | GND*          |              |         | Row I/O    | --          |
| J23   | 2      | GND*          |              |         | Row I/O    | --          |
| J24   | 2      | GND*          |              |         | Row I/O    | --          |
| J25   | 2      | GND*          |              |         | Row I/O    | --          |
| J26   | 2      | GND*          |              |         | Row I/O    | --          |
| J27   | 2      | GND*          |              |         | Row I/O    | --          |
| J28   | 2      | GND*          |              |         | Row I/O    | --          |
| K1    | 5      | GND*          |              |         | Row I/O    | --          |
| K2    | 5      | GND*          |              |         | Row I/O    | --          |
| K3    | 5      | GND*          |              |         | Row I/O    | --          |
| K4    | 5      | GND*          |              |         | Row I/O    | --          |
| K5    | 5      | GND*          |              |         | Row I/O    | --          |
| K6    | 5      | GND*          |              |         | Row I/O    | --          |
| K7    | 5      | GND*          |              |         | Row I/O    | --          |
| K8    | 5      | GND*          |              |         | Row I/O    | --          |
| K9    | 5      | GND           |              |         | --         | --          |
| K10   | 4      | GND*          |              |         | Column I/O | --          |
| K11   | 4      | GND*          |              |         | Column I/O | --          |
| K12   | 4      | #TCK          |              |         | --         | --          |
| K13   | 4      | GND+          |              |         | Column I/O | --          |
| K14   | 9      | GND*          |              |         | Column I/O | --          |
| K15   | 9      | GND*          |              |         | Column I/O | --          |
| K16   | 10     | GND*          |              |         | Column I/O | --          |
| K17   | 3      | GND+          |              |         | Column I/O | --          |
| K18   | 3      | GND*          |              |         | Column I/O | --          |
| K19   | 3      | GND*          |              |         | Column I/O | --          |
| K20   | 2      | GND           |              |         | --         | --          |
| K21   | 2      | GND*          |              |         | Row I/O    | --          |
| K22   | 2      | GND*          |              |         | Row I/O    | --          |
| K23   | 2      | GND*          |              |         | Row I/O    | --          |
| K24   | 2      | GND*          |              |         | Row I/O    | --          |
| K25   | 2      | GND*          |              |         | Row I/O    | --          |
| K26   | 2      | GND*          |              |         | Row I/O    | --          |
| K27   | 2      | GND*          |              |         | Row I/O    | --          |
| K28   | 2      | GND*          |              |         | Row I/O    | --          |
| L1    | 5      | GND*          |              |         | Row I/O    | --          |
| L2    | 5      | GND*          |              |         | Row I/O    | --          |
| L3    | 5      | GND*          |              |         | Row I/O    | --          |
| L4    | 5      | GND*          |              |         | Row I/O    | --          |
| L5    | 5      | GND*          |              |         | Row I/O    | --          |
| L6    | 5      | GND*          |              |         | Row I/O    | --          |
| L7    | 5      | GND*          |              |         | Row I/O    | --          |
| L8    | 5      | GND*          |              |         | Row I/O    | --          |
| L9    | 5      | GND*          |              |         | Row I/O    | --          |
| L10   | 5      | GND*          |              |         | Row I/O    | --          |
| L11   | 4      | GND*          |              |         | Column I/O | --          |
| L12   | 4      | #TRST         |              |         | --         | --          |
| L13   | 4      | GND*          |              |         | Column I/O | --          |
| L14   | 1      | GND           |              |         | --         | --          |
| L15   | 1      | GND           |              |         | --         | --          |
| L16   | 3      | ^nCONFIG      |              |         | --         | --          |
| L17   | 3      | GND*          |              |         | Column I/O | --          |
| L18   | 3      | GND*          |              |         | Column I/O | --          |
| L19   | 2      | GND*          |              |         | Row I/O    | --          |
| L20   | 2      | GND*          |              |         | Row I/O    | --          |
| L21   | 2      | GND*          |              |         | Row I/O    | --          |
| L22   | 2      | GND*          |              |         | Row I/O    | --          |
| L23   | 2      | GND*          |              |         | Row I/O    | --          |
| L24   | 2      | GND*          |              |         | Row I/O    | --          |
| L25   | 2      | GND*          |              |         | Row I/O    | --          |
| L26   | 2      | GND*          |              |         | Row I/O    | --          |
| L27   | 2      | GND*          |              |         | Row I/O    | --          |
| L28   | 2      | GND*          |              |         | Row I/O    | --          |
| M1    | 5      | VCCIO5        |              | 3.3V    | --         | --          |
| M2    | 5      | GND*          |              |         | Row I/O    | --          |
| M3    | 5      | GND*          |              |         | Row I/O    | --          |
| M4    | 5      | GND*          |              |         | Row I/O    | --          |
| M5    | 5      | GND*          |              |         | Row I/O    | --          |
| M6    | 5      | GND*          |              |         | Row I/O    | --          |
| M7    | 5      | GND*          |              |         | Row I/O    | --          |
| M8    | 5      | GND*          |              |         | Row I/O    | --          |
| M9    | 5      | GND*          |              |         | Row I/O    | --          |
| M10   | 5      | GND*          |              |         | Row I/O    | --          |
| M11   | 4      | GND*          |              |         | Column I/O | --          |
| M12   | 4      | GND*          |              |         | Column I/O | --          |
| M13   | 4      | GND+          |              |         | Column I/O | --          |
| M14   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| M15   | 1      | GND           |              |         | --         | --          |
| M16   | 3      | ^nSTATUS      |              |         | --         | --          |
| M17   | 3      | GND+          |              |         | Column I/O | --          |
| M18   | 3      | GND*          |              |         | Column I/O | --          |
| M19   | 2      | GND*          |              |         | Row I/O    | --          |
| M20   | 2      | GND*          |              |         | Row I/O    | --          |
| M21   | 2      | GND*          |              |         | Row I/O    | --          |
| M22   | 2      | GND*          |              |         | Row I/O    | --          |
| M23   | 2      | GND*          |              |         | Row I/O    | --          |
| M24   | 2      | GND*          |              |         | Row I/O    | --          |
| M25   | 2      | GND*          |              |         | Row I/O    | --          |
| M26   | 2      | GND*          |              |         | Row I/O    | --          |
| M27   | 2      | GND*          |              |         | Row I/O    | --          |
| M28   | 2      | VCCIO2        |              | 3.3V    | --         | --          |
| N1    | 5      | GND*          |              |         | Row I/O    | --          |
| N2    | 5      | GND+          |              |         | Row I/O    | --          |
| N3    | 5      | GND*          |              |         | Row I/O    | --          |
| N4    | 5      | GND*          |              |         | Row I/O    | --          |
| N5    | 5      | GND*          |              |         | Row I/O    | --          |
| N6    | 5      | GND*          |              |         | Row I/O    | --          |
| N7    | 5      | GND*          |              |         | Row I/O    | --          |
| N8    | 5      | GND*          |              |         | Row I/O    | --          |
| N9    | 5      | GND*          |              |         | Row I/O    | --          |
| N10   | 5      | GND*          |              |         | Row I/O    | --          |
| N11   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| N12   | 1      | GND           |              |         | --         | --          |
| N13   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| N14   | 1      | GND           |              |         | --         | --          |
| N15   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| N16   | 1      | GND           |              |         | --         | --          |
| N17   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| N18   | 1      | GND           |              |         | --         | --          |
| N19   | 2      | GND*          |              |         | Row I/O    | --          |
| N20   | 2      | GND*          |              |         | Row I/O    | --          |
| N21   | 2      | GND*          |              |         | Row I/O    | --          |
| N22   | 2      | GND*          |              |         | Row I/O    | --          |
| N23   | 2      | GND*          |              |         | Row I/O    | --          |
| N24   | 2      | GND*          |              |         | Row I/O    | --          |
| N25   | 2      | GND*          |              |         | Row I/O    | --          |
| N26   | 2      | GND*          |              |         | Row I/O    | --          |
| N27   | 2      | GND+          |              |         | Row I/O    | --          |
| N28   | 2      | GND*          |              |         | Row I/O    | --          |
| P1    | 1      | GND           |              |         | --         | --          |
| P2    | 5      | GND+          |              |         | Row I/O    | --          |
| P3    | 5      | GND*          |              |         | Row I/O    | --          |
| P4    | 5      | GND+          |              |         | Row I/O    | --          |
| P5    | 1      | GNDA_PLL4     |              |         | --         | --          |
| P6    | 1      | VCCA_PLL4     |              | 1.5V    | --         | --          |
| P7    | 1      | GNDG_PLL4     |              |         | --         | --          |
| P8    | 1      | VCCG_PLL4     |              | 1.5V    | --         | --          |
| P9    | 5      | VCCIO5        |              | 3.3V    | --         | --          |
| P10   | 5      | GND           |              |         | --         | --          |
| P11   | 1      | GND           |              |         | --         | --          |
| P12   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| P13   | 1      | GND           |              |         | --         | --          |
| P14   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| P15   | 1      | GND           |              |         | --         | --          |
| P16   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| P17   | 1      | GND           |              |         | --         | --          |
| P18   | 1      | GND           |              |         | --         | --          |
| P19   | 2      | GND           |              |         | --         | --          |
| P20   | 2      | VCCIO2        |              | 3.3V    | --         | --          |
| P21   | 1      | VCCG_PLL1     |              | 1.5V    | --         | --          |
| P22   | 1      | GNDG_PLL1     |              |         | --         | --          |
| P23   | 1      | VCCA_PLL1     |              | 1.5V    | --         | --          |
| P24   | 1      | GNDA_PLL1     |              |         | --         | --          |
| P25   | 2      | GND+          |              |         | Row I/O    | --          |
| P26   | 2      | GND*          |              |         | Row I/O    | --          |
| P27   | 2      | GND+          |              |         | Row I/O    | --          |
| P28   | 1      | GND           |              |         | --         | --          |
| R1    | 1      | GND           |              |         | --         | --          |
| R2    | 6      | GND+          |              |         | Row I/O    | --          |
| R3    | 6      | GND*          |              |         | Row I/O    | --          |
| R4    | 6      | GND+          |              |         | Row I/O    | --          |
| R5    | 1      | GNDA_PLL3     |              |         | --         | --          |
| R6    | 1      | VCCA_PLL3     |              | 1.5V    | --         | --          |
| R7    | 1      | GNDG_PLL3     |              |         | --         | --          |
| R8    | 1      | VCCG_PLL3     |              | 1.5V    | --         | --          |
| R9    | 6      | VCCIO6        |              | 3.3V    | --         | --          |
| R10   | 6      | GND           |              |         | --         | --          |
| R11   | 1      | GND           |              |         | --         | --          |
| R12   | 1      | GND           |              |         | --         | --          |
| R13   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| R14   | 1      | GND           |              |         | --         | --          |
| R15   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| R16   | 1      | GND           |              |         | --         | --          |
| R17   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| R18   | 1      | GND           |              |         | --         | --          |
| R19   | 1      | GND           |              |         | --         | --          |
| R20   | 1      | VCCIO1        |              | 3.3V    | --         | --          |
| R21   | 1      | VCCG_PLL2     |              | 1.5V    | --         | --          |
| R22   | 1      | GNDG_PLL2     |              |         | --         | --          |
| R23   | 1      | VCCA_PLL2     |              | 1.5V    | --         | --          |
| R24   | 1      | GNDA_PLL2     |              |         | --         | --          |
| R25   | 1      | GND+          |              |         | Row I/O    | --          |
| R26   | 1      | GND*          |              |         | Row I/O    | --          |
| R27   | 1      | GND+          |              |         | Row I/O    | --          |
| R28   | 1      | GND           |              |         | --         | --          |
| T1    | 6      | GND*          |              |         | Row I/O    | --          |
| T2    | 6      | GND+          |              |         | Row I/O    | --          |
| T3    | 6      | GND*          |              |         | Row I/O    | --          |
| T4    | 6      | GND*          |              |         | Row I/O    | --          |
| T5    | 6      | GND*          |              |         | Row I/O    | --          |
| T6    | 6      | GND*          |              |         | Row I/O    | --          |
| T7    | 6      | GND*          |              |         | Row I/O    | --          |
| T8    | 6      | GND*          |              |         | Row I/O    | --          |
| T9    | 6      | GND*          |              |         | Row I/O    | --          |
| T10   | 6      | GND*          |              |         | Row I/O    | --          |
| T11   | 1      | GND           |              |         | --         | --          |
| T12   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| T13   | 1      | GND           |              |         | --         | --          |
| T14   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| T15   | 1      | GND           |              |         | --         | --          |
| T16   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| T17   | 1      | GND           |              |         | --         | --          |
| T18   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| T19   | 1      | GND*          |              |         | Row I/O    | --          |
| T20   | 1      | GND*          |              |         | Row I/O    | --          |
| T21   | 1      | GND*          |              |         | Row I/O    | --          |
| T22   | 1      | GND*          |              |         | Row I/O    | --          |
| T23   | 1      | GND*          |              |         | Row I/O    | --          |
| T24   | 1      | GND*          |              |         | Row I/O    | --          |
| T25   | 1      | GND*          |              |         | Row I/O    | --          |
| T26   | 1      | GND*          |              |         | Row I/O    | --          |
| T27   | 1      | GND+          |              |         | Row I/O    | --          |
| T28   | 1      | GND*          |              |         | Row I/O    | --          |
| U1    | 6      | VCCIO6        |              | 3.3V    | --         | --          |
| U2    | 6      | GND*          |              |         | Row I/O    | --          |
| U3    | 6      | GND*          |              |         | Row I/O    | --          |
| U4    | 6      | GND*          |              |         | Row I/O    | --          |
| U5    | 6      | GND*          |              |         | Row I/O    | --          |
| U6    | 6      | GND*          |              |         | Row I/O    | --          |
| U7    | 6      | GND*          |              |         | Row I/O    | --          |
| U8    | 6      | GND*          |              |         | Row I/O    | --          |
| U9    | 6      | GND*          |              |         | Row I/O    | --          |
| U10   | 6      | GND*          |              |         | Row I/O    | --          |
| U11   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| U12   | 1      | GND           |              |         | --         | --          |
| U13   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| U14   | 1      | GND           |              |         | --         | --          |
| U15   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| U16   | 1      | GND           |              |         | --         | --          |
| U17   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| U18   | 1      | GND           |              |         | --         | --          |
| U19   | 1      | GND*          |              |         | Row I/O    | --          |
| U20   | 1      | GND*          |              |         | Row I/O    | --          |
| U21   | 1      | GND*          |              |         | Row I/O    | --          |
| U22   | 1      | GND*          |              |         | Row I/O    | --          |
| U23   | 1      | GND*          |              |         | Row I/O    | --          |
| U24   | 1      | GND*          |              |         | Row I/O    | --          |
| U25   | 1      | GND*          |              |         | Row I/O    | --          |
| U26   | 1      | GND*          |              |         | Row I/O    | --          |
| U27   | 1      | GND*          |              |         | Row I/O    | --          |
| U28   | 1      | VCCIO1        |              | 3.3V    | --         | --          |
| V1    | 6      | GND*          |              |         | Row I/O    | --          |
| V2    | 6      | GND*          |              |         | Row I/O    | --          |
| V3    | 6      | GND*          |              |         | Row I/O    | --          |
| V4    | 6      | GND*          |              |         | Row I/O    | --          |
| V5    | 6      | GND*          |              |         | Row I/O    | --          |
| V6    | 6      | GND*          |              |         | Row I/O    | --          |
| V7    | 6      | GND*          |              |         | Row I/O    | --          |
| V8    | 6      | GND*          |              |         | Row I/O    | --          |
| V9    | 6      | GND*          |              |         | Row I/O    | --          |
| V10   | 6      | GND*          |              |         | Row I/O    | --          |
| V11   | 7      | GND*          |              |         | Column I/O | --          |
| V12   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| V13   | 1      | GND           |              |         | --         | --          |
| V14   | 1      | GND           |              |         | --         | --          |
| V15   | 1      | GND           |              |         | --         | --          |
| V16   | 1      | VCCINT        |              | 1.5V    | --         | --          |
| V17   | 1      | GND           |              |         | --         | --          |
| V18   | 8      | GND*          |              |         | Column I/O | --          |
| V19   | 1      | GND*          |              |         | Row I/O    | --          |
| V20   | 1      | GND*          |              |         | Row I/O    | --          |
| V21   | 1      | GND*          |              |         | Row I/O    | --          |
| V22   | 1      | GND*          |              |         | Row I/O    | --          |
| V23   | 1      | GND*          |              |         | Row I/O    | --          |
| V24   | 1      | GND*          |              |         | Row I/O    | --          |
| V25   | 1      | GND*          |              |         | Row I/O    | --          |
| V26   | 1      | GND*          |              |         | Row I/O    | --          |
| V27   | 1      | GND*          |              |         | Row I/O    | --          |
| V28   | 1      | GND*          |              |         | Row I/O    | --          |
| W1    | 6      | GND*          |              |         | Row I/O    | --          |
| W2    | 6      | GND*          |              |         | Row I/O    | --          |
| W3    | 6      | GND*          |              |         | Row I/O    | --          |
| W4    | 6      | GND*          |              |         | Row I/O    | --          |
| W5    | 6      | GND*          |              |         | Row I/O    | --          |
| W6    | 6      | GND*          |              |         | Row I/O    | --          |
| W7    | 6      | GND*          |              |         | Row I/O    | --          |
| W8    | 6      | GND*          |              |         | Row I/O    | --          |
| W9    | 6      | GND           |              |         | --         | --          |
| W10   | 7      | GND*          |              |         | Column I/O | --          |
| W11   | 7      | GND*          |              |         | Column I/O | --          |
| W12   | 7      | GND*          |              |         | Column I/O | --          |
| W13   | 7      | GND+          |              |         | Column I/O | --          |
| W14   | 11     | GND*          |              |         | Column I/O | --          |
| W15   | 11     | GND*          |              |         | Column I/O | --          |
| W16   | 12     | GND*          |              |         | Column I/O | --          |
| W17   | 8      | ^MSEL1        |              |         | --         | --          |
| W18   | 8      | GND*          |              |         | Column I/O | --          |
| W19   | 8      | GND*          |              |         | Column I/O | --          |
| W20   | 1      | GND           |              |         | --         | --          |
| W21   | 1      | GND*          |              |         | Row I/O    | --          |
| W22   | 1      | GND*          |              |         | Row I/O    | --          |
| W23   | 1      | GND*          |              |         | Row I/O    | --          |
| W24   | 1      | GND*          |              |         | Row I/O    | --          |
| W25   | 1      | GND*          |              |         | Row I/O    | --          |
| W26   | 1      | GND*          |              |         | Row I/O    | --          |
| W27   | 1      | GND*          |              |         | Row I/O    | --          |
| W28   | 1      | GND*          |              |         | Row I/O    | --          |
| Y1    | 6      | GND*          |              |         | Row I/O    | --          |
| Y2    | 6      | GND*          |              |         | Row I/O    | --          |
| Y3    | 6      | GND*          |              |         | Row I/O    | --          |
| Y4    | 6      | GND*          |              |         | Row I/O    | --          |
| Y5    | 6      | GND*          |              |         | Row I/O    | --          |
| Y6    | 6      | GND*          |              |         | Row I/O    | --          |
| Y7    | 6      | GND*          |              |         | Row I/O    | --          |
| Y8    | 6      | GND*          |              |         | Row I/O    | --          |
| Y9    | 7      | GND*          |              |         | Column I/O | --          |
| Y10   | 7      | GND*          |              |         | Column I/O | --          |
| Y11   | 7      | GND*          |              |         | Column I/O | --          |
| Y12   | 7      | ^nIO_PULLUP   |              |         | --         | --          |
| Y13   | 7      | GND*          |              |         | Column I/O | --          |
| Y14   | 7      | VCCIO7        |              | 3.3V    | --         | --          |
| Y15   | 8      | VCCIO8        |              | 3.3V    | --         | --          |
| Y16   | 12     | GND*          |              |         | Column I/O | --          |
| Y17   | 8      | GND*          |              |         | Column I/O | --          |
| Y18   | 8      | GND*          |              |         | Column I/O | --          |
| Y19   | 8      | GND*          |              |         | Column I/O | --          |
| Y20   | 8      | GND*          |              |         | Column I/O | --          |
| Y21   | 1      | GND*          |              |         | Row I/O    | --          |
| Y22   | 1      | GND*          |              |         | Row I/O    | --          |
| Y23   | 1      | GND*          |              |         | Row I/O    | --          |
| Y24   | 1      | GND*          |              |         | Row I/O    | --          |
| Y25   | 1      | GND*          |              |         | Row I/O    | --          |
| Y26   | 1      | GND*          |              |         | Row I/O    | --          |
| Y27   | 1      | GND*          |              |         | Row I/O    | --          |
| Y28   | 1      | GND*          |              |         | Row I/O    | --          |
+-------+--------+---------------+--------------+---------+------------+-------------+

+-----------------------------------------------------------------------------+
| Control Signals                                                             |
+-----------------------------------------------------------------------------+
+---------------------------------------------+--------------+---------+-----------------------------------------+--------+----------------------+
| Name                                        | Location     | Fan-Out | Usage                                   | Global | Global Resource Used |
+---------------------------------------------+--------------+---------+-----------------------------------------+--------+----------------------+
| async_clk:aclock|reduce_nor_20              | LC_X53_Y2_N8 | 7       | Sync. load                              | no     | --                   |
| async_clk:aclock|rxclk                      | LC_X53_Y2_N8 | 4       | Clock                                   | yes    | Global clock         |
| async_clk:aclock|rxclk_o~reg0               | LC_X56_Y2_N6 | 40      | Clock                                   | yes    | Global clock         |
| async_clk:aclock|txclk_o~reg0               | LC_X53_Y4_N8 | 23      | Clock                                   | yes    | Global clock         |
| async_rx:receiver|data[7]~1                 | LC_X49_Y2_N2 | 8       | Clock enable                            | no     | --                   |
| async_rx:receiver|data[7]~1251              | LC_X47_Y2_N5 | 9       | Clock enable                            | no     | --                   |
| async_rx:receiver|flag_o~reg0               | LC_X50_Y2_N2 | 4       | Clock                                   | yes    | Global clock         |
| async_rx:receiver|rxcount[9]                | LC_X49_Y2_N9 | 33      | Clock                                   | yes    | Global clock         |
| async_rx:receiver|stb_sync                  | LC_X51_Y2_N5 | 1       | Async. clear                            | no     | --                   |
| async_tx:transmitter|busy_o~reg0            | LC_X47_Y6_N7 | 22      | Clock                                   | yes    | Global clock         |
| async_tx:transmitter|tx_o~0                 | LC_X49_Y6_N0 | 1       | Clock enable                            | no     | --                   |
| clk                                         | J17          | 102     | Clock                                   | yes    | Global clock         |
| reset_n                                     | AC9          | 98      | Async. clear, Async. load, Clock enable | yes    | Global clock         |
| s_idle:idle_state|cmd1_o[7]~127             | LC_X48_Y4_N8 | 12      | Clock enable                            | no     | --                   |
| s_idle:idle_state|error                     | LC_X49_Y5_N1 | 6       | Async. clear, Async. load               | yes    | Global clock         |
| s_idle:idle_state|i~0                       | LC_X52_Y5_N5 | 3       | Async. clear                            | yes    | Global clock         |
| s_idle:idle_state|i~142                     | LC_X52_Y5_N4 | 3       | Async. clear, Async. load               | yes    | Global clock         |
| s_idle:idle_state|i~26                      | LC_X49_Y5_N2 | 1       | Async. clear                            | no     | --                   |
| s_idle:idle_state|i~28                      | LC_X46_Y2_N1 | 33      | Async. clear                            | yes    | Global clock         |
| s_idle:idle_state|i~503                     | LC_X47_Y6_N8 | 1       | Clock enable                            | no     | --                   |
| s_led:led_fault_state|dat_o[0]~0            | LC_X45_Y5_N7 | 1       | Clock enable                            | no     | --                   |
| s_led:led_fault_state|io_led:led|led_bit~0  | LC_X45_Y5_N4 | 1       | Clock enable                            | no     | --                   |
| s_led:led_fault_state|i~1                   | LC_X46_Y5_N9 | 9       | Async. clear                            | yes    | Global clock         |
| s_led:led_fault_state|led_state~12          | LC_X45_Y5_N0 | 3       | Clock enable                            | no     | --                   |
| s_led:led_power_state|dat_o[0]~0            | LC_X38_Y4_N2 | 1       | Clock enable                            | no     | --                   |
| s_led:led_power_state|io_led:led|led_bit~0  | LC_X38_Y4_N5 | 1       | Clock enable                            | no     | --                   |
| s_led:led_power_state|i~1                   | LC_X46_Y6_N7 | 9       | Async. clear                            | yes    | Global clock         |
| s_led:led_power_state|led_state~12          | LC_X38_Y4_N4 | 3       | Clock enable                            | no     | --                   |
| s_led:led_status_state|dat_o[0]~0           | LC_X46_Y2_N6 | 1       | Clock enable                            | no     | --                   |
| s_led:led_status_state|io_led:led|led_bit~0 | LC_X46_Y2_N7 | 1       | Clock enable                            | no     | --                   |
| s_led:led_status_state|i~1                  | LC_X46_Y6_N5 | 9       | Async. clear                            | yes    | Global clock         |
| s_led:led_status_state|led_state~12         | LC_X46_Y2_N8 | 3       | Clock enable                            | no     | --                   |
| s_reset:reset_state|i~1                     | LC_X50_Y4_N2 | 13      | Async. clear                            | yes    | Global clock         |
+---------------------------------------------+--------------+---------+-----------------------------------------+--------+----------------------+

+-----------------------------------------------------------------------------+
| Global & Other Fast Signals                                                 |
+-----------------------------------------------------------------------------+
+----------------------------------+--------------+---------+----------------------+
| Name                             | Location     | Fan-Out | Global Resource Used |
+----------------------------------+--------------+---------+----------------------+
| async_clk:aclock|rxclk           | LC_X53_Y2_N8 | 4       | Global clock         |
| async_clk:aclock|rxclk_o~reg0    | LC_X56_Y2_N6 | 40      | Global clock         |
| async_clk:aclock|txclk_o~reg0    | LC_X53_Y4_N8 | 23      | Global clock         |
| async_rx:receiver|flag_o~reg0    | LC_X50_Y2_N2 | 4       | Global clock         |
| async_rx:receiver|rxcount[9]     | LC_X49_Y2_N9 | 33      | Global clock         |
| async_tx:transmitter|busy_o~reg0 | LC_X47_Y6_N7 | 22      | Global clock         |
| clk                              | J17          | 102     | Global clock         |
| reset_n                          | AC9          | 98      | Global clock         |
| s_idle:idle_state|error          | LC_X49_Y5_N1 | 6       | Global clock         |
| s_idle:idle_state|i~0            | LC_X52_Y5_N5 | 3       | Global clock         |
| s_idle:idle_state|i~142          | LC_X52_Y5_N4 | 3       | Global clock         |
| s_idle:idle_state|i~28           | LC_X46_Y2_N1 | 33      | Global clock         |
| s_led:led_fault_state|i~1        | LC_X46_Y5_N9 | 9       | Global clock         |
| s_led:led_power_state|i~1        | LC_X46_Y6_N7 | 9       | Global clock         |
| s_led:led_status_state|i~1       | LC_X46_Y6_N5 | 9       | Global clock         |
| s_reset:reset_state|i~1          | LC_X50_Y4_N2 | 13      | Global clock         |
+----------------------------------+--------------+---------+----------------------+

+-----------------------------------------------------------------------------+
| Non-Global High Fan-Out Signals                                             |
+-----------------------------------------------------------------------------+
+----------------------------------------------+---------+
| Name                                         | Fan-Out |
+----------------------------------------------+---------+
| async_rx:receiver|rxclock[7]                 | 26      |
| async_rx:receiver|data[2]                    | 23      |
| async_tx:transmitter|txcount[9]              | 22      |
| async_rx:receiver|data[1]                    | 20      |
| s_idle:idle_state|rx_newdata                 | 20      |
| async_rx:receiver|rxbit                      | 19      |
| sel_vec[0]                                   | 19      |
| async_rx:receiver|data[0]                    | 18      |
| async_rx:receiver|data[4]                    | 18      |
| async_rx:receiver|data[5]                    | 16      |
| sel_vec[1]                                   | 16      |
| async_rx:receiver|data[3]                    | 15      |
| async_mux:amux|out_o_stb~reg0                | 14      |
| async_mux:amux|out_o_we~reg0                 | 13      |
| async_rx:receiver|data[6]                    | 12      |
| s_idle:idle_state|rx_state~18                | 12      |
| s_idle:idle_state|cmd1_o[7]~127              | 12      |
| s_reset:reset_state|tx_word_pos[3]           | 12      |
| s_reset:reset_state|tx_word_pos[2]           | 12      |
| s_reset:reset_state|tx_word_pos[1]           | 12      |
| s_reset:reset_state|tx_word_pos[0]           | 12      |
| s_idle:idle_state|tx_done                    | 12      |
| s_idle:idle_state|rx_state~8                 | 11      |
| async_rx:receiver|data[7]                    | 10      |
| s_idle:idle_state|reduce_or_625~2            | 10      |
| async_rx:receiver|data[7]~1251               | 9       |
| s_idle:idle_state|Select_626~201             | 9       |
| async_mux:amux|i~718                         | 9       |
| async_tx:transmitter|i~1                     | 9       |
| async_rx:receiver|data[7]~1                  | 8       |
| s_idle:idle_state|Select_626~200             | 8       |
| s_idle:idle_state|rx_state~9                 | 8       |
| s_idle:idle_state|rx_state~17                | 7       |
| async_clk:aclock|rxclk                       | 7       |
| s_idle:idle_state|rx_state~14                | 6       |
| async_tx:transmitter|ack_o~reg0              | 6       |
| s_idle:idle_state|transmit_ptr[1]            | 6       |
| cmd_state~10                                 | 6       |
| Select_87~1                                  | 6       |
| s_reset:reset_state|done                     | 6       |
| s_led:led_power_state|io_led:led|ack_o~reg0  | 6       |
| s_led:led_status_state|io_led:led|ack_o~reg0 | 6       |
| s_led:led_fault_state|io_led:led|ack_o~reg0  | 6       |
| s_idle:idle_state|rx_state~16                | 5       |
| s_idle:idle_state|rx_state~13                | 5       |
| s_idle:idle_state|transmit_ptr[0]            | 5       |
| Select_89~8                                  | 5       |
| s_idle:idle_state|done                       | 5       |
| s_idle:idle_state|tx_strobe                  | 5       |
| s_idle:idle_state|Select_596~1337            | 4       |
+----------------------------------------------+---------+

+-----------------------------------------------------------------------------+
| Output Pin Load For Reported TCO                                            |
+-----------------------------------------------------------------------------+
+---------------------------------------------+-------+------------------------------------+
| I/O Standard                                | Load  | Termination Resistance             |
+---------------------------------------------+-------+------------------------------------+
| LVTTL                                       | 10 pF | Not Available                      |
| LVCMOS                                      | 10 pF | Not Available                      |
| 2.5 V                                       | 10 pF | Not Available                      |
| 1.8 V                                       | 10 pF | Not Available                      |
| 1.5 V                                       | 10 pF | Not Available                      |
| GTL                                         | 30 pF | 25 Ohm                             |
| GTL+                                        | 30 pF | 25 Ohm                             |
| 3.3-V PCI                                   | 10 pF | 25 Ohm                             |
| 3.3-V PCI-X                                 | 8 pF  | 25 Ohm                             |
| Compact PCI                                 | 10 pF | 25 Ohm                             |
| AGP 1X                                      | 10 pF | Not Available                      |
| AGP 2X                                      | 10 pF | Not Available                      |
| CTT                                         | 30 pF | 50 Ohm                             |
| SSTL-3 Class I                              | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-3 Class II                             | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-2 Class I                              | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-2 Class II                             | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-18 Class I                             | 30 pF | 50 Ohm (Parallel), 25 Ohm (Serial) |
| SSTL-18 Class II                            | 30 pF | 25 Ohm (Parallel), 25 Ohm (Serial) |
| 1.5-V HSTL Class I                          | 20 pF | 50 Ohm                             |
| 1.5-V HSTL Class II                         | 20 pF | 25 Ohm                             |
| LVDS                                        | 4 pF  | 100 Ohm                            |
| Differential LVPECL                         | 4 pF  | 100 Ohm                            |
| 3.3-V PCML                                  | 4 pF  | 50 Ohm                             |
| HyperTransport                              | 4 pF  | 100 Ohm                            |
| Differential SSTL-2 (PLL CLK_OUT pins only) | 30 pF | (See SSTL-2)                       |
+---------------------------------------------+-------+------------------------------------+

+-----------------------------------------------------------------------------+
| Interconnect Usage Summary                                                  |
+-----------------------------------------------------------------------------+
+-----------------------------+-------------------------+
| Interconnect Resource Type  | Usage                   |
+-----------------------------+-------------------------+
| C16 interconnects           | 27 / 5,872 ( < 1 % )    |
| C4 interconnects            | 107 / 89,120 ( < 1 % )  |
| C8 interconnects            | 21 / 19,904 ( < 1 % )   |
| DIFFIOCLKs                  | 0 / 32 ( 0 % )          |
| DQS bus muxes               | 0 / 102 ( 0 % )         |
| DQS-16 I/O buses            | 0 / 8 ( 0 % )           |
| DQS-32 I/O buses            | 0 / 4 ( 0 % )           |
| DQS-8 I/O buses             | 0 / 20 ( 0 % )          |
| Direct links                | 94 / 131,860 ( < 1 % )  |
| Fast regional clocks        | 0 / 32 ( 0 % )          |
| Global clocks               | 16 / 16 ( 100 % )       |
| I/O buses                   | 5 / 364 ( 1 % )         |
| LUT chains                  | 17 / 29,223 ( < 1 % )   |
| Local routing interconnects | 218 / 32,470 ( < 1 % )  |
| R24 interconnects           | 16 / 6,156 ( < 1 % )    |
| R4 interconnects            | 113 / 181,920 ( < 1 % ) |
| R8 interconnects            | 14 / 29,904 ( < 1 % )   |
| Regional clocks             | 0 / 16 ( 0 % )          |
+-----------------------------+-------------------------+

+-----------------------------------------------------------------------------+
| LAB Logic Elements                                                          |
+-----------------------------------------------------------------------------+
+--------------------------------------------+------------------------------+
| Number of Logic Elements  (Average = 7.56) | Number of LABs  (Total = 43) |
+--------------------------------------------+------------------------------+
| 1                                          | 5                            |
| 2                                          | 3                            |
| 3                                          | 1                            |
| 4                                          | 1                            |
| 5                                          | 0                            |
| 6                                          | 3                            |
| 7                                          | 1                            |
| 8                                          | 1                            |
| 9                                          | 6                            |
| 10                                         | 22                           |
+--------------------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| LAB-wide Signals                                                            |
+-----------------------------------------------------------------------------+
+------------------------------------+------------------------------+
| LAB-wide Signals  (Average = 2.09) | Number of LABs  (Total = 43) |
+------------------------------------+------------------------------+
| 1 Async. clear                     | 26                           |
| 1 Async. load                      | 2                            |
| 1 Clock                            | 32                           |
| 1 Clock enable                     | 9                            |
| 2 Async. clears                    | 9                            |
| 2 Clock enables                    | 4                            |
| 2 Clocks                           | 8                            |
+------------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| LAB Signals Sourced                                                         |
+-----------------------------------------------------------------------------+
+---------------------------------------------+------------------------------+
| Number of Signals Sourced  (Average = 8.05) | Number of LABs  (Total = 43) |
+---------------------------------------------+------------------------------+
| 0                                           | 0                            |
| 1                                           | 5                            |
| 2                                           | 3                            |
| 3                                           | 1                            |
| 4                                           | 1                            |
| 5                                           | 0                            |
| 6                                           | 3                            |
| 7                                           | 0                            |
| 8                                           | 1                            |
| 9                                           | 5                            |
| 10                                          | 18                           |
| 11                                          | 1                            |
| 12                                          | 2                            |
| 13                                          | 0                            |
| 14                                          | 3                            |
+---------------------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| LAB Signals Sourced Out                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------------------+------------------------------+
| Number of Signals Sourced Out  (Average = 3.98) | Number of LABs  (Total = 43) |
+-------------------------------------------------+------------------------------+
| 0                                               | 0                            |
| 1                                               | 12                           |
| 2                                               | 4                            |
| 3                                               | 6                            |
| 4                                               | 4                            |
| 5                                               | 4                            |
| 6                                               | 5                            |
| 7                                               | 2                            |
| 8                                               | 3                            |
| 9                                               | 2                            |
| 10                                              | 0                            |
| 11                                              | 1                            |
+-------------------------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| LAB Distinct Inputs                                                         |
+-----------------------------------------------------------------------------+
+---------------------------------------------+------------------------------+
| Number of Distinct Inputs  (Average = 9.67) | Number of LABs  (Total = 43) |
+---------------------------------------------+------------------------------+
| 0                                           | 0                            |
| 1                                           | 0                            |
| 2                                           | 4                            |
| 3                                           | 4                            |
| 4                                           | 2                            |
| 5                                           | 7                            |
| 6                                           | 2                            |
| 7                                           | 0                            |
| 8                                           | 1                            |
| 9                                           | 2                            |
| 10                                          | 3                            |
| 11                                          | 1                            |
| 12                                          | 2                            |
| 13                                          | 0                            |
| 14                                          | 3                            |
| 15                                          | 1                            |
| 16                                          | 4                            |
| 17                                          | 3                            |
| 18                                          | 0                            |
| 19                                          | 3                            |
| 20                                          | 0                            |
| 21                                          | 1                            |
+---------------------------------------------+------------------------------+

+-----------------------------------------------------------------------------+
| Timing Settings                                                             |
+-----------------------------------------------------------------------------+
+-----------------+-------------+--------------------------+------------------------------------------------------------------+--------------------+
| Assignment File | Source Name | Destination Name         | Option                                                           | Setting            |
+-----------------+-------------+--------------------------+------------------------------------------------------------------+--------------------+
| cc_test.psf     |             |                          | Include external delays to/from device pins in fmax calculations | Off                |
| cc_test.psf     |             |                          | Run All Timing Analyses                                          | Off                |
| cc_test.psf     |             |                          | Ignore user-defined clock settings                               | Off                |
| cc_test.psf     |             |                          | Default hold multicycle                                          | Same As Multicycle |
| cc_test.psf     |             |                          | Cut off feedback from I/O pins                                   | On                 |
| cc_test.psf     |             |                          | Cut off clear and preset signal paths                            | On                 |
| cc_test.psf     |             |                          | Cut off read during write signal paths                           | On                 |
| cc_test.psf     |             |                          | Cut paths between unrelated clock domains                        | On                 |
| cc_test.psf     |             |                          | Number of paths to report                                        | 200                |
| cc_test.psf     |             |                          | Number of destination nodes to report                            | 10                 |
| cc_test.psf     |             |                          | Number of source nodes to report per destination node            | 10                 |
| cc_test.psf     |             |                          | Maximum Strongly Connected Component loop size                   | 50                 |
|                 |             |                          | Device name                                                      | EP1S30F780C6       |
| cc_test.esf     |             | async_clk:aclock|rxclk_o | Clock Settings                                                   | clk rs232 rx       |
| cc_test.esf     |             | async_clk:aclock|txclk_o | Clock Settings                                                   | clk rs232 tx       |
| cc_test.esf     |             | clk                      | Clock Settings                                                   | clk 25             |
+-----------------+-------------+--------------------------+------------------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| Clock Requirement: 'clk' ( 25.0 MHz )                                       |
+-----------------------------------------------------------------------------+
+-----------------------------------------+------------------------------------------------------------+-------------------------------+------------------------+-----------------------------+---------------------------+-------------------------+-----------+
| Source Name                             | Destination Name                                           | Source Clock Name             | Destination Clock Name | Required Setup Relationship | Required Longest P2P Time | Actual Longest P2P Time | Slack     |
+-----------------------------------------+------------------------------------------------------------+-------------------------------+------------------------+-----------------------------+---------------------------+-------------------------+-----------+
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 4.410 ns                | 16.529 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.918 ns                 | 3.537 ns                | 17.381 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.918 ns                 | 3.495 ns                | 17.423 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[5]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[6]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[7]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[2]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[0]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[4]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[1]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd1_o[3]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 3.338 ns                | 17.601 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.918 ns                 | 3.248 ns                | 17.670 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.918 ns                 | 3.109 ns                | 17.809 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[5]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.822 ns                | 18.108 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[1]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.640 ns                | 18.290 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[4]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.629 ns                | 18.301 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[2]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.614 ns                | 18.316 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[6]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.577 ns                | 18.353 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[7]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.572 ns                | 18.358 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[3]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 2.447 ns                | 18.483 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|cmd2_o[0]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 1.843 ns                | 19.096 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 1.714 ns                | 19.216 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.930 ns                 | 1.712 ns                | 19.218 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 1.422 ns                | 19.517 ns |
| s_reset:reset_state|done                | cmd_state~9                                                | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.174 ns                 | 3.525 ns                | 19.649 ns |
| s_reset:reset_state|done                | sel_vec[3]                                                 | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 3.118 ns                | 20.040 ns |
| s_reset:reset_state|done                | sel_vec[2]                                                 | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 3.116 ns                | 20.042 ns |
| s_reset:reset_state|done                | sel_vec[0]                                                 | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 3.113 ns                | 20.045 ns |
| s_reset:reset_state|done                | sel_vec[4]                                                 | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 3.112 ns                | 20.046 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_newdata_clr                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 0.848 ns                | 20.091 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~9                               | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 0.847 ns                | 20.092 ns |
| s_idle:idle_state|rx_newdata            | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 20.939 ns                 | 0.845 ns                | 20.094 ns |
| s_reset:reset_state|done                | sel_vec[1]                                                 | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 2.934 ns                | 20.224 ns |
| s_reset:reset_state|done                | cmd_state~11                                               | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.174 ns                 | 2.203 ns                | 20.971 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[1]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.176 ns                 | 2.001 ns                | 21.175 ns |
| s_reset:reset_state|done                | cmd_state~10                                               | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.174 ns                 | 1.983 ns                | 21.191 ns |
| s_reset:reset_state|tx_data_o[4]~reg0   | async_mux:amux|out_o_dat[4]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.165 ns                 | 1.950 ns                | 21.215 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_strobe                                | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.890 ns                | 21.279 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[2]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.176 ns                 | 1.894 ns                | 21.282 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[3]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.176 ns                 | 1.889 ns                | 21.287 ns |
| s_reset:reset_state|tx_data_o[3]~reg0   | async_mux:amux|out_o_dat[3]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.165 ns                 | 1.831 ns                | 21.334 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|rx_newdata_clr                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.785 ns                | 21.384 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|rx_state~8                               | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.176 ns                 | 1.744 ns                | 21.432 ns |
| s_reset:reset_state|tx_data_o[6]~reg0   | async_mux:amux|out_o_dat[6]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.157 ns                 | 1.691 ns                | 21.466 ns |
| s_reset:reset_state|tx_data_o[1]~reg0   | async_mux:amux|out_o_dat[1]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.165 ns                 | 1.687 ns                | 21.478 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_we_o~reg0                             | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.661 ns                | 21.508 ns |
| s_idle:idle_state|tx_tbuf[5]            | s_idle:idle_state|tx_data_o[5]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.168 ns                 | 1.638 ns                | 21.530 ns |
| s_reset:reset_state|done                | cmd_state~8                                                | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.165 ns                 | 1.628 ns                | 21.537 ns |
| s_reset:reset_state|tx_data_o[0]~reg0   | async_mux:amux|out_o_dat[0]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.165 ns                 | 1.502 ns                | 21.663 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[6]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.168 ns                 | 1.504 ns                | 21.664 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[5]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.168 ns                 | 1.500 ns                | 21.668 ns |
| s_reset:reset_state|tx_data_o[5]~reg0   | async_mux:amux|out_o_dat[5]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.157 ns                 | 1.463 ns                | 21.694 ns |
| s_idle:idle_state|transmit_ptr[1]       | s_idle:idle_state|tx_data_o[2]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.176 ns                 | 1.462 ns                | 21.714 ns |
| s_idle:idle_state|transmit_ptr[0]       | s_idle:idle_state|tx_data_o[0]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.151 ns                 | 1.432 ns                | 21.719 ns |
| s_reset:reset_state|tx_data_o[2]~reg0   | async_mux:amux|out_o_dat[2]~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.165 ns                 | 1.364 ns                | 21.801 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[7]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.342 ns                | 21.827 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|rx_state~9                               | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.337 ns                | 21.832 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[4]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.217 ns                | 21.952 ns |
| s_idle:idle_state|tx_done               | s_idle:idle_state|tx_data_o[0]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 1.108 ns                | 22.061 ns |
| s_idle:idle_state|tx_tbuf[3]            | s_idle:idle_state|tx_data_o[3]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 0.911 ns                | 22.247 ns |
| s_reset:reset_state|done                | s_reset:reset_state|tx_we_o~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 0.906 ns                | 22.252 ns |
| s_idle:idle_state|tx_tbuf[4]            | s_idle:idle_state|tx_data_o[4]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.169 ns                 | 0.845 ns                | 22.324 ns |
| s_idle:idle_state|transmit_ptr[0]       | s_idle:idle_state|tx_data_o[1]~reg0                        | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 23.158 ns                 | 0.821 ns                | 22.337 ns |
| async_rx:receiver|flag_o~reg0           | s_idle:idle_state|tx_strobe                                | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 27.595 ns                 | 1.651 ns                | 25.944 ns |
| async_rx:receiver|flag_o~reg0           | s_idle:idle_state|tx_we_o~reg0                             | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 27.595 ns                 | 1.651 ns                | 25.944 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 7.476 ns                | 26.113 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 7.221 ns                | 26.368 ns |
| async_rx:receiver|flag_o~reg0           | s_idle:idle_state|rx_stb_o~reg0                            | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 27.560 ns                 | 1.119 ns                | 26.441 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.890 ns                | 26.699 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.779 ns                | 26.810 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.741 ns                | 26.848 ns |
| async_tx:transmitter|busy_o~reg0        | s_idle:idle_state|done                                     | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.558 ns                 | 2.698 ns                | 26.860 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.698 ns                | 26.891 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.691 ns                | 26.898 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.678 ns                | 26.911 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.635 ns                | 26.954 ns |
| async_tx:transmitter|ack_o~reg0         | s_idle:idle_state|error                                    | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 2.572 ns                | 26.970 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.607 ns                | 26.982 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~11                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.584 ns                | 27.005 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.584 ns                | 27.005 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.510 ns                | 27.079 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.486 ns                | 27.103 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.443 ns                | 27.146 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~10                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 6.436 ns                | 27.153 ns |
| async_tx:transmitter|ack_o~reg0         | s_idle:idle_state|rx_state~11                              | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 2.190 ns                | 27.352 ns |
| async_tx:transmitter|ack_o~reg0         | s_idle:idle_state|done                                     | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.558 ns                 | 2.088 ns                | 27.470 ns |
| async_tx:transmitter|busy_o~reg0        | s_idle:idle_state|tx_strobe                                | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 2.065 ns                | 27.477 ns |
| async_tx:transmitter|busy_o~reg0        | s_idle:idle_state|error                                    | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.961 ns                | 27.581 ns |
| async_tx:transmitter|busy_o~reg0        | s_idle:idle_state|rx_state~11                              | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.952 ns                | 27.590 ns |
| async_tx:transmitter|ack_o~reg0         | s_idle:idle_state|rx_state~8                               | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.549 ns                 | 1.935 ns                | 27.614 ns |
| async_tx:transmitter|busy_o~reg0        | s_idle:idle_state|tx_we_o~reg0                             | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.836 ns                | 27.706 ns |
| async_tx:transmitter|ack_o~reg0         | s_idle:idle_state|tx_strobe                                | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.760 ns                | 27.782 ns |
| async_tx:transmitter|ack_o~reg0         | s_idle:idle_state|tx_we_o~reg0                             | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.759 ns                | 27.783 ns |
| async_tx:transmitter|ack_o~reg0         | s_reset:reset_state|tx_we_o~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.758 ns                | 27.784 ns |
| async_tx:transmitter|busy_o~reg0        | s_idle:idle_state|rx_state~8                               | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.549 ns                 | 1.697 ns                | 27.852 ns |
| async_tx:transmitter|busy_o~reg0        | s_reset:reset_state|tx_we_o~reg0                           | async_clk:aclock|txclk_o~reg0 | clk                    | 25.718 ns                   | 29.542 ns                 | 1.610 ns                | 27.932 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.800 ns                | 29.789 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.780 ns                | 29.800 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.769 ns                | 29.811 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.690 ns                | 29.890 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.632 ns                | 29.948 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.640 ns                | 29.949 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.619 ns                | 29.970 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.533 ns                | 30.056 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.533 ns                | 30.056 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.400 ns                | 30.180 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.400 ns                | 30.180 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.364 ns                | 30.225 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.183 ns                | 30.397 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.171 ns                | 30.409 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.163 ns                | 30.417 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.146 ns                | 30.434 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 3.124 ns                | 30.465 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 3.006 ns                | 30.574 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.956 ns                | 30.624 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.927 ns                | 30.641 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.886 ns                | 30.694 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|cmd2_o[1]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.852 ns                | 30.728 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|cmd2_o[4]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.848 ns                | 30.732 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.840 ns                | 30.740 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.767 ns                | 30.801 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.746 ns                | 30.822 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|cmd2_o[3]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.709 ns                | 30.871 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~16                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.704 ns                | 30.876 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.660 ns                | 30.908 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.660 ns                | 30.908 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|cmd2_o[2]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.642 ns                | 30.938 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.590 ns                | 30.978 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|cmd2_o[6]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.591 ns                | 30.989 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|cmd2_o[5]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.564 ns                | 31.016 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|cmd2_o[7]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 2.533 ns                | 31.047 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|cmd2_o[0]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 2.533 ns                | 31.056 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.496 ns                | 31.072 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.491 ns                | 31.077 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.462 ns                | 31.106 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.438 ns                | 31.130 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.386 ns                | 31.182 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.350 ns                | 31.218 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.329 ns                | 31.239 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.323 ns                | 31.245 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.323 ns                | 31.245 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|tx_data_o[5]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.588 ns                 | 2.341 ns                | 31.247 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.281 ns                | 31.287 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.252 ns                | 31.316 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.251 ns                | 31.317 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.229 ns                | 31.339 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.229 ns                | 31.339 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|cmd1_o[4]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 2.199 ns                | 31.390 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.172 ns                | 31.396 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.154 ns                | 31.414 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|tx_data_o[1]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.596 ns                 | 2.182 ns                | 31.414 ns |
| async_rx:receiver|data[1]               | s_idle:idle_state|cmd1_o[1]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 2.129 ns                | 31.460 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~17                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.060 ns                | 31.508 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.014 ns                | 31.554 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 2.014 ns                | 31.554 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|tx_data_o[7]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 2.031 ns                | 31.558 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.918 ns                | 31.650 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|cmd1_o[2]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.938 ns                | 31.651 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|cmd1_o[5]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.933 ns                | 31.656 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.894 ns                | 31.674 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|tx_data_o[6]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.588 ns                 | 1.879 ns                | 31.709 ns |
| async_rx:receiver|data[5]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.845 ns                | 31.723 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|rx_state~14                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.580 ns                 | 1.815 ns                | 31.765 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~12                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.778 ns                | 31.790 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.773 ns                | 31.795 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|tx_data_o[0]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.723 ns                | 31.866 ns |
| async_rx:receiver|data[6]               | s_idle:idle_state|cmd1_o[6]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.716 ns                | 31.873 ns |
| async_rx:receiver|data[4]               | s_idle:idle_state|tx_data_o[4]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.699 ns                | 31.890 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|tx_data_o[2]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.596 ns                 | 1.694 ns                | 31.902 ns |
| async_rx:receiver|data[7]               | s_idle:idle_state|cmd1_o[7]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.665 ns                | 31.924 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~15                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.571 ns                | 31.997 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|cmd1_o[3]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.550 ns                | 32.039 ns |
| async_rx:receiver|data[0]               | s_idle:idle_state|cmd1_o[0]~reg0                           | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.505 ns                | 32.084 ns |
| async_rx:receiver|data[3]               | s_idle:idle_state|tx_data_o[3]~reg0                        | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.596 ns                 | 1.440 ns                | 32.156 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~13                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.589 ns                 | 1.431 ns                | 32.158 ns |
| async_rx:receiver|data[2]               | s_idle:idle_state|rx_state~18                              | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.568 ns                 | 1.156 ns                | 32.412 ns |
| s_idle:idle_state|rx_state~14           | s_idle:idle_state|rx_state~11                              | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 6.989 ns                | 32.834 ns |
| async_rx:receiver|ack_o~reg0            | s_idle:idle_state|rx_stb_o~reg0                            | async_clk:aclock|rxclk_o~reg0 | clk                    | 30.197 ns                   | 33.559 ns                 | 0.664 ns                | 32.895 ns |
| s_idle:idle_state|rx_state~17           | s_idle:idle_state|rx_state~11                              | clk                           | clk                    | 40.000 ns                   | 39.835 ns                 | 6.504 ns                | 33.331 ns |
| s_idle:idle_state|rx_state~15           | s_idle:idle_state|rx_state~11                              | clk                           | clk                    | 40.000 ns                   | 39.835 ns                 | 6.363 ns                | 33.472 ns |
| s_idle:idle_state|rx_state~17           | s_idle:idle_state|rx_state~10                              | clk                           | clk                    | 40.000 ns                   | 39.835 ns                 | 5.402 ns                | 34.433 ns |
| s_led:led_power_state|done_o~reg0       | sel_vec[3]                                                 | clk                           | clk                    | 40.000 ns                   | 39.831 ns                 | 5.331 ns                | 34.500 ns |
| s_led:led_power_state|done_o~reg0       | sel_vec[2]                                                 | clk                           | clk                    | 40.000 ns                   | 39.831 ns                 | 5.329 ns                | 34.502 ns |
| s_led:led_power_state|done_o~reg0       | sel_vec[0]                                                 | clk                           | clk                    | 40.000 ns                   | 39.831 ns                 | 5.326 ns                | 34.505 ns |
| s_led:led_power_state|done_o~reg0       | sel_vec[4]                                                 | clk                           | clk                    | 40.000 ns                   | 39.831 ns                 | 5.325 ns                | 34.506 ns |
| s_led:led_power_state|done_o~reg0       | sel_vec[1]                                                 | clk                           | clk                    | 40.000 ns                   | 39.831 ns                 | 5.147 ns                | 34.684 ns |
| s_idle:idle_state|rx_state~14           | s_idle:idle_state|rx_state~10                              | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 4.726 ns                | 35.097 ns |
| s_led:led_power_state|done_o~reg0       | cmd_state~9                                                | clk                           | clk                    | 40.000 ns                   | 39.847 ns                 | 4.631 ns                | 35.216 ns |
| s_idle:idle_state|rx_state~18           | s_idle:idle_state|rx_state~11                              | clk                           | clk                    | 40.000 ns                   | 39.835 ns                 | 4.610 ns                | 35.225 ns |
| s_idle:idle_state|rx_state~15           | s_idle:idle_state|rx_state~10                              | clk                           | clk                    | 40.000 ns                   | 39.835 ns                 | 4.520 ns                | 35.315 ns |
| s_idle:idle_state|cmd2_o[5]~reg0        | sel_vec[4]                                                 | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 4.418 ns                | 35.405 ns |
| s_led:led_fault_state|done_o~reg0       | sel_vec[3]                                                 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 4.405 ns                | 35.409 ns |
| s_led:led_fault_state|done_o~reg0       | sel_vec[2]                                                 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 4.403 ns                | 35.411 ns |
| s_led:led_fault_state|done_o~reg0       | sel_vec[0]                                                 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 4.400 ns                | 35.414 ns |
| s_led:led_fault_state|done_o~reg0       | sel_vec[4]                                                 | clk                           | clk                    | 40.000 ns                   | 39.814 ns                 | 4.399 ns                | 35.415 ns |
| s_idle:idle_state|cmd2_o[4]~reg0        | sel_vec[4]                                                 | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 4.399 ns                | 35.424 ns |
| s_led:led_power_state|done_o~reg0       | cmd_state~11                                               | clk                           | clk                    | 40.000 ns                   | 39.847 ns                 | 4.416 ns                | 35.431 ns |
| s_idle:idle_state|cmd2_o[5]~reg0        | sel_vec[2]                                                 | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 4.386 ns                | 35.437 ns |
| s_idle:idle_state|cmd2_o[4]~reg0        | sel_vec[2]                                                 | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 4.367 ns                | 35.456 ns |
| s_idle:idle_state|cmd2_o[5]~reg0        | sel_vec[3]                                                 | clk                           | clk                    | 40.000 ns                   | 39.823 ns                 | 4.307 ns                | 35.516 ns |
| Timing analysis restricted to 200 rows. | To change the limit use Timing Settings (Assignments menu) |                               |                        |                             |                           |                         |           |
+-----------------------------------------+------------------------------------------------------------+-------------------------------+------------------------+-----------------------------+---------------------------+-------------------------+-----------+

+-----------------------------------------------------------------------------+
| Clock Requirement: 'async_clk:aclock|txclk_o~reg0' ( 0.06 MHz, 14.282 ns )  |
+-----------------------------------------------------------------------------+
+------------------------------------+---------------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+--------------+
| Source Name                        | Destination Name                      | Source Clock Name             | Destination Clock Name        | Required Setup Relationship | Required Longest P2P Time | Actual Longest P2P Time | Slack        |
+------------------------------------+---------------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+--------------+
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|tx_o~reg0        | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 2.283 ns                | 7.796 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|tx_o~reg0        | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 2.160 ns                | 7.919 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[3]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.566 ns                | 8.513 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[1]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.566 ns                | 8.513 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[9]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.564 ns                | 8.515 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[4]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.559 ns                | 8.520 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[2]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.559 ns                | 8.520 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[2]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.067 ns                 | 1.490 ns                | 8.577 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[3]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.067 ns                 | 1.486 ns                | 8.581 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[1]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.468 ns                | 8.611 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[3]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.430 ns                | 8.649 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[1]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.430 ns                | 8.649 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[9]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.428 ns                | 8.651 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[4]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.423 ns                | 8.656 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[2]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.423 ns                | 8.656 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[3]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.067 ns                 | 1.347 ns                | 8.720 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[2]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.067 ns                 | 1.346 ns                | 8.721 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[1]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.331 ns                | 8.748 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[6]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.310 ns                | 8.769 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[5]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.310 ns                | 8.769 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[8]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.304 ns                | 8.775 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[8]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.292 ns                | 8.787 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[6]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.290 ns                | 8.789 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[7]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.289 ns                | 8.790 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[6]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.174 ns                | 8.905 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[5]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.174 ns                | 8.905 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[8]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.168 ns                | 8.911 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[4]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.148 ns                | 8.931 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[5]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.142 ns                | 8.937 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|ack_o~reg0       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.076 ns                | 9.003 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[7]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.075 ns                | 9.004 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[0]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.040 ns                | 9.039 ns     |
| async_mux:amux|out_o_dat[0]~reg0   | async_tx:transmitter|sreg[8]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 1.002 ns                | 9.077 ns     |
| async_mux:amux|out_o_dat[2]~reg0   | async_tx:transmitter|sreg[6]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.995 ns                | 9.084 ns     |
| async_mux:amux|out_o_dat[1]~reg0   | async_tx:transmitter|sreg[7]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.991 ns                | 9.088 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[7]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.939 ns                | 9.140 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[7]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.900 ns                | 9.179 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[6]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.899 ns                | 9.180 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|sreg[8]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.894 ns                | 9.185 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[5]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.868 ns                | 9.211 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[0]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.868 ns                | 9.211 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|sreg[4]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.867 ns                | 9.212 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[0]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.849 ns                | 9.230 ns     |
| async_mux:amux|out_o_stb~reg0      | async_tx:transmitter|txcount[9]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.847 ns                | 9.232 ns     |
| async_mux:amux|out_o_dat[3]~reg0   | async_tx:transmitter|sreg[5]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.810 ns                | 9.269 ns     |
| async_mux:amux|out_o_dat[4]~reg0   | async_tx:transmitter|sreg[4]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.810 ns                | 9.269 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[9]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.713 ns                | 9.366 ns     |
| async_mux:amux|out_o_we~reg0       | async_tx:transmitter|txcount[0]       | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.713 ns                | 9.366 ns     |
| async_mux:amux|out_o_dat[6]~reg0   | async_tx:transmitter|sreg[2]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.075 ns                 | 0.665 ns                | 9.410 ns     |
| async_mux:amux|out_o_dat[5]~reg0   | async_tx:transmitter|sreg[3]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.075 ns                 | 0.663 ns                | 9.412 ns     |
| async_mux:amux|out_o_dat[7]~reg0   | async_tx:transmitter|sreg[1]          | clk                           | async_clk:aclock|txclk_o~reg0 | 14.282 ns                   | 10.079 ns                 | 0.655 ns                | 9.424 ns     |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[1]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.623 ns                | 17277.191 ns |
| async_tx:transmitter|sreg[1]       | async_tx:transmitter|sreg[1]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.539 ns                | 17277.275 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|tx_o~reg0        | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.526 ns                | 17277.288 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[6]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.510 ns                | 17277.304 ns |
| async_tx:transmitter|sreg[6]       | async_tx:transmitter|sreg[6]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.471 ns                | 17277.343 ns |
| async_tx:transmitter|sreg[0]       | async_tx:transmitter|sreg[1]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.422 ns                | 17277.392 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.379 ns                | 17277.435 ns |
| async_tx:transmitter|sreg[4]       | async_tx:transmitter|sreg[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.369 ns                | 17277.445 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[3]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.802 ns              | 2.301 ns                | 17277.501 ns |
| async_tx:transmitter|sreg[1]       | async_tx:transmitter|sreg[2]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.802 ns              | 2.256 ns                | 17277.546 ns |
| async_tx:transmitter|sreg[3]       | async_tx:transmitter|sreg[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.826 ns              | 2.243 ns                | 17277.583 ns |
| async_tx:transmitter|sreg[5]       | async_tx:transmitter|sreg[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.211 ns                | 17277.603 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[8]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.182 ns                | 17277.632 ns |
| async_tx:transmitter|sreg[5]       | async_tx:transmitter|sreg[6]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.100 ns                | 17277.714 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[2]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.802 ns              | 2.035 ns                | 17277.767 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[7]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 2.000 ns                | 17277.814 ns |
| async_tx:transmitter|sreg[3]       | async_tx:transmitter|sreg[3]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.959 ns                | 17277.855 ns |
| async_tx:transmitter|sreg[7]       | async_tx:transmitter|sreg[8]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.933 ns                | 17277.881 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.882 ns                | 17277.932 ns |
| async_tx:transmitter|sreg[2]       | async_tx:transmitter|sreg[3]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.876 ns                | 17277.938 ns |
| async_tx:transmitter|sreg[4]       | async_tx:transmitter|sreg[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.872 ns                | 17277.942 ns |
| async_tx:transmitter|sreg[8]       | async_tx:transmitter|sreg[8]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.809 ns                | 17278.005 ns |
| async_tx:transmitter|sreg[7]       | async_tx:transmitter|sreg[7]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.742 ns                | 17278.072 ns |
| s_idle:idle_state|transmit_ptr[0]  | s_idle:idle_state|transmit_ptr[1]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.796 ns              | 1.654 ns                | 17278.142 ns |
| s_idle:idle_state|transmit_ptr[0]  | s_idle:idle_state|tx_done             | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.796 ns              | 1.652 ns                | 17278.144 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[2]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.667 ns                | 17278.147 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[4]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.665 ns                | 17278.149 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[9]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.661 ns                | 17278.153 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[1]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.659 ns                | 17278.155 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[3]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.655 ns                | 17278.159 ns |
| async_tx:transmitter|sreg[2]       | async_tx:transmitter|sreg[2]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.618 ns                | 17278.196 ns |
| async_tx:transmitter|sreg[6]       | async_tx:transmitter|sreg[7]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.608 ns                | 17278.206 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|transmit_ptr[0]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.832 ns              | 1.458 ns                | 17278.374 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[8]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.366 ns                | 17278.448 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[7]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.364 ns                | 17278.450 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[5]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.360 ns                | 17278.454 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[6]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.358 ns                | 17278.456 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.298 ns                | 17278.516 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.298 ns                | 17278.516 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.297 ns                | 17278.517 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|sreg[0]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.297 ns                | 17278.517 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.296 ns                | 17278.518 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.296 ns                | 17278.518 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.295 ns                | 17278.519 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.294 ns                | 17278.520 ns |
| async_tx:transmitter|txcount[0]    | async_tx:transmitter|txcount[1]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.291 ns                | 17278.523 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.275 ns                | 17278.539 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.274 ns                | 17278.540 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.271 ns                | 17278.543 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.270 ns                | 17278.544 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.269 ns                | 17278.545 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.166 ns                | 17278.648 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.166 ns                | 17278.648 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.165 ns                | 17278.649 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.157 ns                | 17278.657 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.154 ns                | 17278.660 ns |
| async_tx:transmitter|sreg[9]       | async_tx:transmitter|tx_o~reg0        | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.145 ns                | 17278.669 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.096 ns                | 17278.718 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.096 ns                | 17278.718 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.094 ns                | 17278.720 ns |
| async_tx:transmitter|txcount[6]    | async_tx:transmitter|txcount[7]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.092 ns                | 17278.722 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.090 ns                | 17278.724 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.090 ns                | 17278.724 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.089 ns                | 17278.725 ns |
| s_reset:reset_state|tx_word_pos[1] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.089 ns                | 17278.725 ns |
| async_tx:transmitter|txcount[6]    | async_tx:transmitter|txcount[6]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.088 ns                | 17278.726 ns |
| async_tx:transmitter|txcount[4]    | async_tx:transmitter|txcount[4]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.074 ns                | 17278.740 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|busy_o~reg0      | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.063 ns                | 17278.751 ns |
| async_tx:transmitter|txcount[4]    | async_tx:transmitter|txcount[5]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.061 ns                | 17278.753 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[9]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.057 ns                | 17278.757 ns |
| async_tx:transmitter|txcount[9]    | async_tx:transmitter|txcount[0]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.057 ns                | 17278.757 ns |
| async_tx:transmitter|txcount[5]    | async_tx:transmitter|txcount[5]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.037 ns                | 17278.777 ns |
| async_tx:transmitter|txcount[5]    | async_tx:transmitter|txcount[6]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.036 ns                | 17278.778 ns |
| async_tx:transmitter|txcount[7]    | async_tx:transmitter|txcount[8]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.035 ns                | 17278.779 ns |
| async_tx:transmitter|txcount[7]    | async_tx:transmitter|txcount[7]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.035 ns                | 17278.779 ns |
| s_idle:idle_state|transmit_ptr[0]  | s_idle:idle_state|transmit_ptr[0]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 1.030 ns                | 17278.784 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.973 ns                | 17278.841 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.972 ns                | 17278.842 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.971 ns                | 17278.843 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.970 ns                | 17278.844 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.965 ns                | 17278.849 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[1]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.964 ns                | 17278.850 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[2]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.964 ns                | 17278.850 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[1]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.963 ns                | 17278.851 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[0]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.961 ns                | 17278.853 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.961 ns                | 17278.853 ns |
| s_reset:reset_state|tx_word_pos[0] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.958 ns                | 17278.856 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[5]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.955 ns                | 17278.859 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[6]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.950 ns                | 17278.864 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[0]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.947 ns                | 17278.867 ns |
| async_tx:transmitter|txcount[8]    | async_tx:transmitter|txcount[9]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.936 ns                | 17278.878 ns |
| async_tx:transmitter|txcount[1]    | async_tx:transmitter|txcount[2]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.936 ns                | 17278.878 ns |
| async_tx:transmitter|sreg[8]       | async_tx:transmitter|sreg[9]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.934 ns                | 17278.880 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|tx_done             | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.934 ns                | 17278.880 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|transmit_ptr[1]     | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.934 ns                | 17278.880 ns |
| async_tx:transmitter|txcount[8]    | async_tx:transmitter|txcount[8]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.929 ns                | 17278.885 ns |
| async_tx:transmitter|txcount[1]    | async_tx:transmitter|txcount[1]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.926 ns                | 17278.888 ns |
| async_tx:transmitter|txcount[3]    | async_tx:transmitter|txcount[3]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.917 ns                | 17278.897 ns |
| async_tx:transmitter|txcount[0]    | async_tx:transmitter|txcount[0]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.915 ns                | 17278.899 ns |
| async_tx:transmitter|sreg[0]       | async_tx:transmitter|sreg[0]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.903 ns                | 17278.911 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.857 ns                | 17278.957 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.856 ns                | 17278.958 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.853 ns                | 17278.961 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.850 ns                | 17278.964 ns |
| s_reset:reset_state|tx_word_pos[3] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.848 ns                | 17278.966 ns |
| async_tx:transmitter|txcount[3]    | async_tx:transmitter|txcount[4]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.826 ns                | 17278.988 ns |
| async_tx:transmitter|txcount[2]    | async_tx:transmitter|txcount[3]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.821 ns                | 17278.993 ns |
| async_tx:transmitter|txcount[2]    | async_tx:transmitter|txcount[2]       | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.817 ns                | 17278.997 ns |
| async_tx:transmitter|sreg[9]       | async_tx:transmitter|sreg[9]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.815 ns                | 17278.999 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|done              | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.723 ns                | 17279.091 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[4]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.722 ns                | 17279.092 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[3]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.718 ns                | 17279.096 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_data_o[3]~reg0 | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.718 ns                | 17279.096 ns |
| s_reset:reset_state|tx_word_pos[2] | s_reset:reset_state|tx_word_pos[2]    | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.717 ns                | 17279.097 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|tx_tbuf[4]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.687 ns                | 17279.127 ns |
| s_idle:idle_state|transmit_ptr[1]  | s_idle:idle_state|tx_tbuf[5]          | async_clk:aclock|txclk_o~reg0 | async_clk:aclock|txclk_o~reg0 | 17280.000 ns                | 17279.814 ns              | 0.687 ns                | 17279.127 ns |
+------------------------------------+---------------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+--------------+

+-----------------------------------------------------------------------------+
| Clock Requirement: 'async_clk:aclock|rxclk_o~reg0' ( 0.46 MHz, 9.803 ns )   |
+-----------------------------------------------------------------------------+
+---------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+-------------+
| Source Name                     | Destination Name             | Source Clock Name             | Destination Clock Name        | Required Setup Relationship | Required Longest P2P Time | Actual Longest P2P Time | Slack       |
+---------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+-------------+
| s_idle:idle_state|rx_stb_o~reg0 | async_rx:receiver|stb_sync   | clk                           | async_clk:aclock|rxclk_o~reg0 | 9.803 ns                    | 6.069 ns                  | 0.673 ns                | 5.396 ns    |
| s_idle:idle_state|rx_stb_o~reg0 | async_rx:receiver|ack_o~reg0 | clk                           | async_clk:aclock|rxclk_o~reg0 | 9.803 ns                    | 6.069 ns                  | 0.670 ns                | 5.399 ns    |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.582 ns                | 2156.232 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.582 ns                | 2156.232 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.582 ns                | 2156.232 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.582 ns                | 2156.232 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.386 ns                | 2156.433 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.386 ns                | 2156.433 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.386 ns                | 2156.433 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.386 ns                | 2156.433 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[2]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.354 ns                | 2156.465 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[9]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.354 ns                | 2156.465 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[5]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.347 ns                | 2156.472 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[4]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.347 ns                | 2156.472 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[3]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.347 ns                | 2156.472 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[8]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.347 ns                | 2156.472 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[7]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.347 ns                | 2156.472 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxdata[6]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.347 ns                | 2156.472 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.340 ns                | 2156.474 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.340 ns                | 2156.474 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.340 ns                | 2156.474 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.340 ns                | 2156.474 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[2]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.253 ns                | 2156.561 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[9]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.253 ns                | 2156.561 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[5]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.246 ns                | 2156.568 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[4]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.246 ns                | 2156.568 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[3]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.246 ns                | 2156.568 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[8]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.246 ns                | 2156.568 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[7]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.246 ns                | 2156.568 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxdata[6]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 3.246 ns                | 2156.568 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.144 ns                | 2156.675 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.144 ns                | 2156.675 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.144 ns                | 2156.675 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 3.144 ns                | 2156.675 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.820 ns                | 2156.999 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.820 ns                | 2156.999 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.820 ns                | 2156.999 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.820 ns                | 2156.999 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.716 ns                | 2157.093 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.716 ns                | 2157.093 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.617 ns                | 2157.192 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.607 ns                | 2157.202 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.577 ns                | 2157.237 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.578 ns                | 2157.241 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.578 ns                | 2157.241 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.578 ns                | 2157.241 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.578 ns                | 2157.241 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.539 ns                | 2157.280 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.491 ns                | 2157.318 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.476 ns                | 2157.333 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.454 ns                | 2157.360 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.445 ns                | 2157.374 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.392 ns                | 2157.427 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.382 ns                | 2157.432 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.385 ns                | 2157.434 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.380 ns                | 2157.434 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.330 ns                | 2157.489 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.277 ns                | 2157.532 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 2.268 ns                | 2157.541 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.239 ns                | 2157.575 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.177 ns                | 2157.637 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.168 ns                | 2157.646 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.167 ns                | 2157.647 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.172 ns                | 2157.647 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.165 ns                | 2157.649 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.165 ns                | 2157.649 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.164 ns                | 2157.650 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.098 ns                | 2157.716 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.081 ns                | 2157.738 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 2.066 ns                | 2157.748 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 2.053 ns                | 2157.766 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.992 ns                | 2157.822 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 1.913 ns                | 2157.896 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.900 ns                | 2157.914 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 1.866 ns                | 2157.953 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.840 ns                | 2157.974 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.840 ns                | 2157.974 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.828 ns                | 2157.986 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 1.817 ns                | 2157.992 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.821 ns                | 2157.993 ns |
| async_rx:receiver|rxcount[4]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.709 ns                | 2158.105 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 1.713 ns                | 2158.106 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 1.689 ns                | 2158.120 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxdata[9]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 1.657 ns                | 2158.162 ns |
| async_rx:receiver|rxcount[7]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.647 ns                | 2158.167 ns |
| async_rx:receiver|rxclock[4]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.644 ns                | 2158.170 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.627 ns                | 2158.187 ns |
| async_rx:receiver|rxcount[2]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.624 ns                | 2158.190 ns |
| async_rx:receiver|rxcount[6]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.620 ns                | 2158.194 ns |
| async_rx:receiver|rxcount[3]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.617 ns                | 2158.197 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 1.589 ns                | 2158.220 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.593 ns                | 2158.221 ns |
| async_rx:receiver|rxclock[2]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.819 ns               | 1.580 ns                | 2158.239 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.485 ns                | 2158.329 ns |
| async_rx:receiver|rxcount[1]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.482 ns                | 2158.332 ns |
| async_rx:receiver|rxclock[2]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.476 ns                | 2158.338 ns |
| async_rx:receiver|rxcount[5]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.405 ns                | 2158.409 ns |
| async_rx:receiver|rxclock[6]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.383 ns                | 2158.431 ns |
| async_rx:receiver|rxclock[5]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.366 ns                | 2158.448 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.809 ns               | 1.339 ns                | 2158.470 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.343 ns                | 2158.471 ns |
| async_rx:receiver|rxbit         | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.340 ns                | 2158.474 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.276 ns                | 2158.538 ns |
| async_rx:receiver|rxcount[4]    | async_rx:receiver|rxcount[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.194 ns                | 2158.620 ns |
| async_rx:receiver|rxclock[0]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.178 ns                | 2158.636 ns |
| async_rx:receiver|rxclock[3]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.140 ns                | 2158.674 ns |
| async_rx:receiver|rxclock[1]    | async_rx:receiver|rxclock[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.130 ns                | 2158.684 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.082 ns                | 2158.732 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.081 ns                | 2158.733 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.078 ns                | 2158.736 ns |
| async_rx:receiver|rxclock[1]    | async_rx:receiver|rxclock[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.043 ns                | 2158.771 ns |
| async_rx:receiver|sreg[1]       | async_rx:receiver|rxbit      | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.042 ns                | 2158.772 ns |
| async_rx:receiver|rxcount[9]    | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.041 ns                | 2158.773 ns |
| async_rx:receiver|rxcount[7]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.034 ns                | 2158.780 ns |
| async_rx:receiver|rxcount[6]    | async_rx:receiver|rxcount[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 1.029 ns                | 2158.785 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|rxcount[9] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.932 ns                | 2158.882 ns |
| async_rx:receiver|rxclock[3]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.922 ns                | 2158.892 ns |
| async_rx:receiver|sreg[0]       | async_rx:receiver|rxbit      | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.917 ns                | 2158.897 ns |
| async_rx:receiver|rxdata[3]     | async_rx:receiver|rxdata[2]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.854 ns                | 2158.960 ns |
| async_rx:receiver|rxdata[9]     | async_rx:receiver|rxdata[8]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.833 ns                | 2158.981 ns |
| async_rx:receiver|rxcount[2]    | async_rx:receiver|rxcount[3] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.825 ns                | 2158.989 ns |
| async_rx:receiver|rxcount[5]    | async_rx:receiver|rxcount[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.824 ns                | 2158.990 ns |
| async_rx:receiver|rxclock[4]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.822 ns                | 2158.992 ns |
| async_rx:receiver|rxcount[3]    | async_rx:receiver|rxcount[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.821 ns                | 2158.993 ns |
| async_rx:receiver|rxdata[8]     | async_rx:receiver|rxdata[7]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.820 ns                | 2158.994 ns |
| async_rx:receiver|rxclock[0]    | async_rx:receiver|rxclock[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.815 ns                | 2158.999 ns |
| async_rx:receiver|rxdata[5]     | async_rx:receiver|data[3]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.726 ns                | 2159.088 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[5] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.722 ns                | 2159.092 ns |
| async_rx:receiver|rxdata[6]     | async_rx:receiver|data[4]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.721 ns                | 2159.093 ns |
| async_rx:receiver|rxclock[7]    | async_rx:receiver|rxclock[4] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.719 ns                | 2159.095 ns |
| async_rx:receiver|rxdata[7]     | async_rx:receiver|data[5]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.713 ns                | 2159.101 ns |
| async_rx:receiver|rxdata[4]     | async_rx:receiver|data[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.702 ns                | 2159.112 ns |
| async_rx:receiver|rxclock[6]    | async_rx:receiver|rxclock[7] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.700 ns                | 2159.114 ns |
| async_rx:receiver|sreg[1]       | async_rx:receiver|sreg[2]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.680 ns                | 2159.134 ns |
| async_rx:receiver|rxcount[0]    | async_rx:receiver|rxcount[1] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.680 ns                | 2159.134 ns |
| async_rx:receiver|rxcount[1]    | async_rx:receiver|rxcount[2] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.679 ns                | 2159.135 ns |
| async_rx:receiver|rxcount[0]    | async_rx:receiver|rxcount[0] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.679 ns                | 2159.135 ns |
| async_rx:receiver|rxcount[8]    | async_rx:receiver|rxcount[8] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.677 ns                | 2159.137 ns |
| async_rx:receiver|rxclock[5]    | async_rx:receiver|rxclock[6] | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.676 ns                | 2159.138 ns |
| async_rx:receiver|rxdata[4]     | async_rx:receiver|rxdata[3]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.671 ns                | 2159.143 ns |
| async_rx:receiver|sreg[0]       | async_rx:receiver|sreg[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.670 ns                | 2159.144 ns |
| async_rx:receiver|rxdata[5]     | async_rx:receiver|rxdata[4]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.669 ns                | 2159.145 ns |
| async_rx:receiver|rxdata[6]     | async_rx:receiver|rxdata[5]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.666 ns                | 2159.148 ns |
| async_rx:receiver|rxdata[7]     | async_rx:receiver|rxdata[6]  | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.666 ns                | 2159.148 ns |
| async_rx:receiver|sreg[2]       | async_rx:receiver|rxbit      | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.665 ns                | 2159.149 ns |
| async_rx:receiver|rxdata[8]     | async_rx:receiver|data[6]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.544 ns                | 2159.270 ns |
| async_rx:receiver|rxdata[9]     | async_rx:receiver|data[7]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.540 ns                | 2159.274 ns |
| async_rx:receiver|rxdata[2]     | async_rx:receiver|data[0]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.538 ns                | 2159.276 ns |
| async_rx:receiver|rxdata[3]     | async_rx:receiver|data[1]    | async_clk:aclock|rxclk_o~reg0 | async_clk:aclock|rxclk_o~reg0 | 2160.000 ns                 | 2159.814 ns               | 0.535 ns                | 2159.279 ns |
+---------------------------------+------------------------------+-------------------------------+-------------------------------+-----------------------------+---------------------------+-------------------------+-------------+

+-----------------------------------------------------------------------------+
| tsu (Input Setup Times)                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual tsu                                                 |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| reset_n                                   | 0.964 ns                                                   |
|    -- async_clk:aclock|rxclk              | 0.964 ns                                                   |
|       -- clk                              | 0.964 ns                                                   |
|    -- async_tx:transmitter|sreg[1]        | -9.302 ns                                                  |
|       -- clk                              | -9.302 ns                                                  |
|    -- async_tx:transmitter|sreg[4]        | -9.306 ns                                                  |
|       -- clk                              | -9.306 ns                                                  |
|    -- async_tx:transmitter|sreg[5]        | -9.306 ns                                                  |
|       -- clk                              | -9.306 ns                                                  |
|    -- async_tx:transmitter|sreg[0]        | -9.306 ns                                                  |
|       -- clk                              | -9.306 ns                                                  |
|    -- async_tx:transmitter|sreg[2]        | -9.318 ns                                                  |
|       -- clk                              | -9.318 ns                                                  |
|    -- async_tx:transmitter|sreg[3]        | -9.318 ns                                                  |
|       -- clk                              | -9.318 ns                                                  |
|    -- async_tx:transmitter|sreg[6]        | -9.318 ns                                                  |
|       -- clk                              | -9.318 ns                                                  |
|    -- async_tx:transmitter|sreg[7]        | -9.318 ns                                                  |
|       -- clk                              | -9.318 ns                                                  |
|    -- async_tx:transmitter|sreg[8]        | -9.318 ns                                                  |
|       -- clk                              | -9.318 ns                                                  |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| rxd                                       | -8.647 ns                                                  |
|    -- async_rx:receiver|sreg[0]           | -8.647 ns                                                  |
|       -- clk                              | -8.647 ns                                                  |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| th (Input Hold Times)                                                       |
+-----------------------------------------------------------------------------+
+-------------------------------------------+------------------------------------------------------------+
| Data Pin Name                             | Actual th                                                  |
|    -- Register Name                       |                                                            |
|       -- Clock Name                       |                                                            |
+-------------------------------------------+------------------------------------------------------------+
| reset_n                                   | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[2]        | 9.428 ns                                                   |
|       -- clk                              | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[3]        | 9.428 ns                                                   |
|       -- clk                              | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[6]        | 9.428 ns                                                   |
|       -- clk                              | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[7]        | 9.428 ns                                                   |
|       -- clk                              | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[8]        | 9.428 ns                                                   |
|       -- clk                              | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[9]        | 9.428 ns                                                   |
|       -- clk                              | 9.428 ns                                                   |
|    -- async_tx:transmitter|sreg[4]        | 9.416 ns                                                   |
|       -- clk                              | 9.416 ns                                                   |
|    -- async_tx:transmitter|sreg[5]        | 9.416 ns                                                   |
|       -- clk                              | 9.416 ns                                                   |
|    -- async_tx:transmitter|sreg[0]        | 9.416 ns                                                   |
|       -- clk                              | 9.416 ns                                                   |
|    -- async_tx:transmitter|sreg[1]        | 9.412 ns                                                   |
|       -- clk                              | 9.412 ns                                                   |
|    -- Timing analysis results restricted. | To change the limit use Timing Settings (Assignments menu) |
| rxd                                       | 8.757 ns                                                   |
|    -- async_rx:receiver|sreg[0]           | 8.757 ns                                                   |
|       -- clk                              | 8.757 ns                                                   |
+-------------------------------------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| tco (Clock to Output Delays)                                                |
+-----------------------------------------------------------------------------+
+-------------------------------------------------+------------+
| Output Name                                     | Actual tco |
|    -- Register Name                             |            |
|       -- Clock Name                             |            |
+-------------------------------------------------+------------+
| txd                                             | 25.588 ns  |
|    -- async_tx:transmitter|tx_o~reg0            | 25.588 ns  |
|       -- clk                                    | 25.588 ns  |
| led[1]                                          | 15.472 ns  |
|    -- s_led:led_status_state|io_led:led|led_bit | 15.472 ns  |
|       -- clk                                    | 15.472 ns  |
| led[0]                                          | 15.469 ns  |
|    -- s_led:led_power_state|io_led:led|led_bit  | 15.469 ns  |
|       -- clk                                    | 15.469 ns  |
| led[2]                                          | 15.289 ns  |
|    -- s_led:led_fault_state|io_led:led|led_bit  | 15.289 ns  |
|       -- clk                                    | 15.289 ns  |
+-------------------------------------------------+------------+

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+-------------------+--------------+
| Module Name       | Elapsed Time |
+-------------------+--------------+
| Database Builder  | 00:00:09     |
| Logic Synthesizer | 00:00:18     |
| Fitter            | 00:05:35     |
| Assembler         | 00:00:20     |
| Timing Analyzer   | 00:00:01     |
| Total             | 00:06:25     |
+-------------------+--------------+

