<stg><name>k2mm_Pipeline_lp7_lp8</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i12 0, i12 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln6 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln6 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc132

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc132:0 %indvar_flatten20_load = load i12 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="indvar_flatten20_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc132:1 %icmp_ln43 = icmp_eq  i12 %indvar_flatten20_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc132:2 %add_ln43_1 = add i12 %indvar_flatten20_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc132:3 %br_ln43 = br i1 %icmp_ln43, void %for.inc135, void %for.inc152.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc135:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc135:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc135:2 %add_ln43 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc135:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc135:6 %select_ln6 = select i1 %tmp, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc135:7 %select_ln43 = select i1 %tmp, i7 %add_ln43, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="7">
<![CDATA[
for.inc135:8 %trunc_ln6 = trunc i7 %select_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc135:10 %lshr_ln6_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln6, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln6_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc135:11 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln6, i5 %lshr_ln6_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="11">
<![CDATA[
for.inc135:12 %zext_ln45 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:13 %buff_D_addr = getelementptr i32 %buff_D, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buff_D_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:14 %buff_D_1_addr = getelementptr i32 %buff_D_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buff_D_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:20 %buff_D_load = load i11 %buff_D_addr

]]></Node>
<StgValue><ssdm name="buff_D_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:24 %buff_D_1_load = load i11 %buff_D_1_addr

]]></Node>
<StgValue><ssdm name="buff_D_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc135:29 %add_ln44 = add i7 %select_ln6, i7 2

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc135:30 %store_ln43 = store i12 %add_ln43_1, i12 %indvar_flatten20

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc135:31 %store_ln6 = store i7 %select_ln43, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc135:32 %store_ln6 = store i7 %add_ln44, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:20 %buff_D_load = load i11 %buff_D_addr

]]></Node>
<StgValue><ssdm name="buff_D_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:24 %buff_D_1_load = load i11 %buff_D_1_addr

]]></Node>
<StgValue><ssdm name="buff_D_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:21 %mul3 = fmul i32 %buff_D_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:25 %mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul126_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:17 %tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="tmp2_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:18 %tmp2_1_addr = getelementptr i32 %tmp2_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="tmp2_1_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:19 %mux_case_0145 = load i11 %tmp2_addr

]]></Node>
<StgValue><ssdm name="mux_case_0145"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:21 %mul3 = fmul i32 %buff_D_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:23 %tmp2_1_load = load i11 %tmp2_1_addr

]]></Node>
<StgValue><ssdm name="tmp2_1_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:25 %mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul126_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="53" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:19 %mux_case_0145 = load i11 %tmp2_addr

]]></Node>
<StgValue><ssdm name="mux_case_0145"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:21 %mul3 = fmul i32 %buff_D_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="11">
<![CDATA[
for.inc135:23 %tmp2_1_load = load i11 %tmp2_1_addr

]]></Node>
<StgValue><ssdm name="tmp2_1_load"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:25 %mul126_1 = fmul i32 %buff_D_1_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul126_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="57" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:22 %add2 = fadd i32 %mux_case_0145, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:26 %add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1

]]></Node>
<StgValue><ssdm name="add127_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="59" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:22 %add2 = fadd i32 %mux_case_0145, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:26 %add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1

]]></Node>
<StgValue><ssdm name="add127_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:22 %add2 = fadd i32 %mux_case_0145, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:26 %add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1

]]></Node>
<StgValue><ssdm name="add127_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="63" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:22 %add2 = fadd i32 %mux_case_0145, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc135:26 %add127_1 = fadd i32 %tmp2_1_load, i32 %mul126_1

]]></Node>
<StgValue><ssdm name="add127_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.inc152.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc135:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp7_lp8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc135:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc135:9 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:15 %buff_E_out_addr = getelementptr i32 %buff_E_out, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buff_E_out_addr"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:16 %buff_E_out_1_addr = getelementptr i32 %buff_E_out_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buff_E_out_1_addr"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc135:27 %store_ln45 = store i32 %add2, i11 %buff_E_out_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc135:28 %store_ln45 = store i32 %add127_1, i11 %buff_E_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc135:33 %br_ln44 = br void %for.inc132

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="99" name="buff_D" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_D"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="buff_D_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_D_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="buff_E_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_E_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="buff_E_out_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_E_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="tmp2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="tmp2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="beta" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="beta"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="107" from="StgValue_106" to="j" fromId="106" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_106" to="i" fromId="106" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_106" to="indvar_flatten20" fromId="106" toId="15">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.float" to="beta_read" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="beta" to="beta_read" fromId="105" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="indvar_flatten20" to="store_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln6" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="i" to="store_ln6" fromId="14" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_116" to="store_ln6" fromId="116" toId="19">
</dataflow>
<dataflow id="120" from="j" to="store_ln6" fromId="13" toId="19">
</dataflow>
<dataflow id="121" from="indvar_flatten20" to="indvar_flatten20_load" fromId="15" toId="21">
</dataflow>
<dataflow id="122" from="indvar_flatten20_load" to="icmp_ln43" fromId="21" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="icmp_ln43" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="indvar_flatten20_load" to="add_ln43_1" fromId="21" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln43_1" fromId="126" toId="23">
</dataflow>
<dataflow id="128" from="icmp_ln43" to="br_ln43" fromId="22" toId="24">
</dataflow>
<dataflow id="129" from="j" to="j_load" fromId="13" toId="25">
</dataflow>
<dataflow id="130" from="i" to="i_load" fromId="14" toId="26">
</dataflow>
<dataflow id="131" from="i_load" to="add_ln43" fromId="26" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln43" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="134" toId="28">
</dataflow>
<dataflow id="136" from="j_load" to="tmp" fromId="25" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="tmp" to="select_ln6" fromId="28" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_116" to="select_ln6" fromId="116" toId="29">
</dataflow>
<dataflow id="141" from="j_load" to="select_ln6" fromId="25" toId="29">
</dataflow>
<dataflow id="142" from="tmp" to="select_ln43" fromId="28" toId="30">
</dataflow>
<dataflow id="143" from="add_ln43" to="select_ln43" fromId="27" toId="30">
</dataflow>
<dataflow id="144" from="i_load" to="select_ln43" fromId="26" toId="30">
</dataflow>
<dataflow id="145" from="select_ln43" to="trunc_ln6" fromId="30" toId="31">
</dataflow>
<dataflow id="147" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln6_3" fromId="146" toId="32">
</dataflow>
<dataflow id="148" from="select_ln6" to="lshr_ln6_3" fromId="29" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_106" to="lshr_ln6_3" fromId="106" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_150" to="lshr_ln6_3" fromId="150" toId="32">
</dataflow>
<dataflow id="153" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="152" toId="33">
</dataflow>
<dataflow id="154" from="trunc_ln6" to="tmp_s" fromId="31" toId="33">
</dataflow>
<dataflow id="155" from="lshr_ln6_3" to="tmp_s" fromId="32" toId="33">
</dataflow>
<dataflow id="156" from="tmp_s" to="zext_ln45" fromId="33" toId="34">
</dataflow>
<dataflow id="157" from="buff_D" to="buff_D_addr" fromId="99" toId="35">
</dataflow>
<dataflow id="159" from="StgValue_158" to="buff_D_addr" fromId="158" toId="35">
</dataflow>
<dataflow id="160" from="zext_ln45" to="buff_D_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="161" from="buff_D_1" to="buff_D_1_addr" fromId="100" toId="36">
</dataflow>
<dataflow id="162" from="StgValue_158" to="buff_D_1_addr" fromId="158" toId="36">
</dataflow>
<dataflow id="163" from="zext_ln45" to="buff_D_1_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="164" from="buff_D_addr" to="buff_D_load" fromId="35" toId="37">
</dataflow>
<dataflow id="165" from="buff_D_1_addr" to="buff_D_1_load" fromId="36" toId="38">
</dataflow>
<dataflow id="166" from="select_ln6" to="add_ln44" fromId="29" toId="39">
</dataflow>
<dataflow id="168" from="StgValue_167" to="add_ln44" fromId="167" toId="39">
</dataflow>
<dataflow id="169" from="add_ln43_1" to="store_ln43" fromId="23" toId="40">
</dataflow>
<dataflow id="170" from="indvar_flatten20" to="store_ln43" fromId="15" toId="40">
</dataflow>
<dataflow id="171" from="select_ln43" to="store_ln6" fromId="30" toId="41">
</dataflow>
<dataflow id="172" from="i" to="store_ln6" fromId="14" toId="41">
</dataflow>
<dataflow id="173" from="add_ln44" to="store_ln6" fromId="39" toId="42">
</dataflow>
<dataflow id="174" from="j" to="store_ln6" fromId="13" toId="42">
</dataflow>
<dataflow id="175" from="buff_D_addr" to="buff_D_load" fromId="35" toId="43">
</dataflow>
<dataflow id="176" from="buff_D_1_addr" to="buff_D_1_load" fromId="36" toId="44">
</dataflow>
<dataflow id="177" from="buff_D_load" to="mul3" fromId="43" toId="45">
</dataflow>
<dataflow id="178" from="beta_read" to="mul3" fromId="16" toId="45">
</dataflow>
<dataflow id="179" from="buff_D_1_load" to="mul126_1" fromId="44" toId="46">
</dataflow>
<dataflow id="180" from="beta_read" to="mul126_1" fromId="16" toId="46">
</dataflow>
<dataflow id="181" from="tmp2" to="tmp2_addr" fromId="103" toId="47">
</dataflow>
<dataflow id="182" from="StgValue_158" to="tmp2_addr" fromId="158" toId="47">
</dataflow>
<dataflow id="183" from="zext_ln45" to="tmp2_addr" fromId="34" toId="47">
</dataflow>
<dataflow id="184" from="tmp2_1" to="tmp2_1_addr" fromId="104" toId="48">
</dataflow>
<dataflow id="185" from="StgValue_158" to="tmp2_1_addr" fromId="158" toId="48">
</dataflow>
<dataflow id="186" from="zext_ln45" to="tmp2_1_addr" fromId="34" toId="48">
</dataflow>
<dataflow id="187" from="tmp2_addr" to="mux_case_0145" fromId="47" toId="49">
</dataflow>
<dataflow id="188" from="buff_D_load" to="mul3" fromId="43" toId="50">
</dataflow>
<dataflow id="189" from="beta_read" to="mul3" fromId="16" toId="50">
</dataflow>
<dataflow id="190" from="tmp2_1_addr" to="tmp2_1_load" fromId="48" toId="51">
</dataflow>
<dataflow id="191" from="buff_D_1_load" to="mul126_1" fromId="44" toId="52">
</dataflow>
<dataflow id="192" from="beta_read" to="mul126_1" fromId="16" toId="52">
</dataflow>
<dataflow id="193" from="tmp2_addr" to="mux_case_0145" fromId="47" toId="53">
</dataflow>
<dataflow id="194" from="buff_D_load" to="mul3" fromId="43" toId="54">
</dataflow>
<dataflow id="195" from="beta_read" to="mul3" fromId="16" toId="54">
</dataflow>
<dataflow id="196" from="tmp2_1_addr" to="tmp2_1_load" fromId="48" toId="55">
</dataflow>
<dataflow id="197" from="buff_D_1_load" to="mul126_1" fromId="44" toId="56">
</dataflow>
<dataflow id="198" from="beta_read" to="mul126_1" fromId="16" toId="56">
</dataflow>
<dataflow id="199" from="mux_case_0145" to="add2" fromId="53" toId="57">
</dataflow>
<dataflow id="200" from="mul3" to="add2" fromId="54" toId="57">
</dataflow>
<dataflow id="201" from="tmp2_1_load" to="add127_1" fromId="55" toId="58">
</dataflow>
<dataflow id="202" from="mul126_1" to="add127_1" fromId="56" toId="58">
</dataflow>
<dataflow id="203" from="mux_case_0145" to="add2" fromId="53" toId="59">
</dataflow>
<dataflow id="204" from="mul3" to="add2" fromId="54" toId="59">
</dataflow>
<dataflow id="205" from="tmp2_1_load" to="add127_1" fromId="55" toId="60">
</dataflow>
<dataflow id="206" from="mul126_1" to="add127_1" fromId="56" toId="60">
</dataflow>
<dataflow id="207" from="mux_case_0145" to="add2" fromId="53" toId="61">
</dataflow>
<dataflow id="208" from="mul3" to="add2" fromId="54" toId="61">
</dataflow>
<dataflow id="209" from="tmp2_1_load" to="add127_1" fromId="55" toId="62">
</dataflow>
<dataflow id="210" from="mul126_1" to="add127_1" fromId="56" toId="62">
</dataflow>
<dataflow id="211" from="mux_case_0145" to="add2" fromId="53" toId="63">
</dataflow>
<dataflow id="212" from="mul3" to="add2" fromId="54" toId="63">
</dataflow>
<dataflow id="213" from="tmp2_1_load" to="add127_1" fromId="55" toId="64">
</dataflow>
<dataflow id="214" from="mul126_1" to="add127_1" fromId="56" toId="64">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="215" toId="65">
</dataflow>
<dataflow id="218" from="lp7_lp8_str" to="specloopname_ln0" fromId="217" toId="65">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="219" toId="66">
</dataflow>
<dataflow id="222" from="StgValue_221" to="speclooptripcount_ln0" fromId="221" toId="66">
</dataflow>
<dataflow id="223" from="StgValue_221" to="speclooptripcount_ln0" fromId="221" toId="66">
</dataflow>
<dataflow id="224" from="StgValue_221" to="speclooptripcount_ln0" fromId="221" toId="66">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="225" toId="67">
</dataflow>
<dataflow id="228" from="StgValue_227" to="specpipeline_ln6" fromId="227" toId="67">
</dataflow>
<dataflow id="230" from="StgValue_229" to="specpipeline_ln6" fromId="229" toId="67">
</dataflow>
<dataflow id="231" from="StgValue_229" to="specpipeline_ln6" fromId="229" toId="67">
</dataflow>
<dataflow id="232" from="StgValue_229" to="specpipeline_ln6" fromId="229" toId="67">
</dataflow>
<dataflow id="234" from="empty_1" to="specpipeline_ln6" fromId="233" toId="67">
</dataflow>
<dataflow id="235" from="buff_E_out" to="buff_E_out_addr" fromId="101" toId="68">
</dataflow>
<dataflow id="236" from="StgValue_158" to="buff_E_out_addr" fromId="158" toId="68">
</dataflow>
<dataflow id="237" from="zext_ln45" to="buff_E_out_addr" fromId="34" toId="68">
</dataflow>
<dataflow id="238" from="buff_E_out_1" to="buff_E_out_1_addr" fromId="102" toId="69">
</dataflow>
<dataflow id="239" from="StgValue_158" to="buff_E_out_1_addr" fromId="158" toId="69">
</dataflow>
<dataflow id="240" from="zext_ln45" to="buff_E_out_1_addr" fromId="34" toId="69">
</dataflow>
<dataflow id="241" from="add2" to="store_ln45" fromId="63" toId="70">
</dataflow>
<dataflow id="242" from="buff_E_out_addr" to="store_ln45" fromId="68" toId="70">
</dataflow>
<dataflow id="243" from="add127_1" to="store_ln45" fromId="64" toId="71">
</dataflow>
<dataflow id="244" from="buff_E_out_1_addr" to="store_ln45" fromId="69" toId="71">
</dataflow>
<dataflow id="245" from="icmp_ln43" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="246" from="icmp_ln43" to="StgValue_10" fromId="22" toId="10">
</dataflow>
</dataflows>


</stg>
