
*** Running vivado
    with args -log Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.117 ; gain = 10.930 ; free physical = 1244 ; free virtual = 9741
Command: link_design -top Top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1619.031 ; gain = 0.000 ; free physical = 892 ; free virtual = 9412
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/constrs_1/new/tp3.xdc]
Finished Parsing XDC File [/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/constrs_1/new/tp3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1831.684 ; gain = 0.000 ; free physical = 785 ; free virtual = 9307
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1835.355 ; gain = 3.672 ; free physical = 767 ; free virtual = 9290

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2334.215 ; gain = 498.859 ; free physical = 336 ; free virtual = 8876

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 145 ; free virtual = 8576

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 146 ; free virtual = 8575
Phase 1 Initialization | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 146 ; free virtual = 8575

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 141 ; free virtual = 8575

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 141 ; free virtual = 8575
Phase 2 Timer Update And Timing Data Collection | Checksum: 1d9e8ab36

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 141 ; free virtual = 8575

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 46 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1929c2a33

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 141 ; free virtual = 8575
Retarget | Checksum: 1929c2a33
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 157 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 154be77c7

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 141 ; free virtual = 8575
Constant propagation | Checksum: 154be77c7
INFO: [Opt 31-389] Phase Constant propagation created 56 cells and removed 112 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 14ad7fe25

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2640.051 ; gain = 0.000 ; free physical = 125 ; free virtual = 8559
Sweep | Checksum: 14ad7fe25
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 36 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 14ad7fe25

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574
BUFG optimization | Checksum: 14ad7fe25
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14ad7fe25

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574
Shift Register Optimization | Checksum: 14ad7fe25
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14ad7fe25

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574
Post Processing Netlist | Checksum: 14ad7fe25
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 167cc3516

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2672.066 ; gain = 0.000 ; free physical = 140 ; free virtual = 8574
Phase 9.2 Verifying Netlist Connectivity | Checksum: 167cc3516

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574
Phase 9 Finalization | Checksum: 167cc3516

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |             157  |                                              0  |
|  Constant propagation         |              56  |             112  |                                              0  |
|  Sweep                        |               0  |              36  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 167cc3516

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2672.066 ; gain = 32.016 ; free physical = 140 ; free virtual = 8574
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.066 ; gain = 0.000 ; free physical = 140 ; free virtual = 8574

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 167cc3516

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2808.965 ; gain = 0.000 ; free physical = 153 ; free virtual = 8500
Ending Power Optimization Task | Checksum: 167cc3516

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2808.965 ; gain = 136.898 ; free physical = 153 ; free virtual = 8501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 167cc3516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2808.965 ; gain = 0.000 ; free physical = 153 ; free virtual = 8501

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.965 ; gain = 0.000 ; free physical = 153 ; free virtual = 8501
Ending Netlist Obfuscation Task | Checksum: 167cc3516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.965 ; gain = 0.000 ; free physical = 153 ; free virtual = 8501
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2808.965 ; gain = 977.281 ; free physical = 153 ; free virtual = 8501
INFO: [runtcl-4] Executing : report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
Command: report_drc -file Top_drc_opted.rpt -pb Top_drc_opted.pb -rpx Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 8499
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8499
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8499
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 146 ; free virtual = 8499
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 146 ; free virtual = 8499
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 145 ; free virtual = 8498
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 145 ; free virtual = 8498
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 142 ; free virtual = 8496
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9e0ece8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 142 ; free virtual = 8496
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 142 ; free virtual = 8496

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6bb775b

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 128 ; free virtual = 8487

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 119ce1482

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 119ce1482

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8479
Phase 1 Placer Initialization | Checksum: 119ce1482

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8479

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cd77f076

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8478

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 149dc4812

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8479

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 149dc4812

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8479

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1b33472ac

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 153 ; free virtual = 8480

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 78 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 7, two critical 71, total 78, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 129 nets or LUTs. Breaked 78 LUTs, combined 51 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           78  |             51  |                   129  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           78  |             51  |                   129  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1353f0add

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480
Phase 2.4 Global Placement Core | Checksum: 114f5d83e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480
Phase 2 Global Placement | Checksum: 114f5d83e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ae1abf82

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f2cc0d3e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 5a818a71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9a179adf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 151 ; free virtual = 8480

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 145287b98

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8478

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17569e9a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8478

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14ac02223

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8478

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e36113c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8478

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10e43279a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8479
Phase 3 Detail Placement | Checksum: 10e43279a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 148 ; free virtual = 8479

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21d8d5f30

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.387 | TNS=-1044.098 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dce5da9c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 147 ; free virtual = 8478
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dce5da9c

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 147 ; free virtual = 8478
Phase 4.1.1.1 BUFG Insertion | Checksum: 21d8d5f30

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 147 ; free virtual = 8478

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.278. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 9739a16d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479
Phase 4.1 Post Commit Optimization | Checksum: 9739a16d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9739a16d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9739a16d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479
Phase 4.3 Placer Reporting | Checksum: 9739a16d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d114cd7a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479
Ending Placer Task | Checksum: ae2285b9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8479
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8478
INFO: [runtcl-4] Executing : report_io -file Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 141 ; free virtual = 8473
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_placed.rpt -pb Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 8473
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 149 ; free virtual = 8473
Wrote PlaceDB: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8465
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 138 ; free virtual = 8465
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8465
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 137 ; free virtual = 8465
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 136 ; free virtual = 8465
Write Physdb Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 136 ; free virtual = 8465
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 155 ; free virtual = 8445
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.08s |  WALL: 0.48s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 155 ; free virtual = 8445

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-836.254 |
Phase 1 Physical Synthesis Initialization | Checksum: 11638287d

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 156 ; free virtual = 8446
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-836.254 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11638287d

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 156 ; free virtual = 8446

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-836.254 |
INFO: [Physopt 32-663] Processed net latch_idex/o_inmediato[14].  Re-placed instance latch_idex/inmediato_tmp_reg[14]
INFO: [Physopt 32-735] Processed net latch_idex/o_inmediato[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-836.187 |
INFO: [Physopt 32-663] Processed net latch_idex/o_rt_dir[3].  Re-placed instance latch_idex/rt_dir_tmp_reg[3]
INFO: [Physopt 32-735] Processed net latch_idex/o_rt_dir[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-846.498 |
INFO: [Physopt 32-702] Processed net latch_idex/o_rt[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ex/op_tmp[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ex/op_tmp[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.263 | TNS=-842.694 |
INFO: [Physopt 32-81] Processed net ex/o_rt0[3]. Replicated 7 times.
INFO: [Physopt 32-735] Processed net ex/o_rt0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.219 | TNS=-832.641 |
INFO: [Physopt 32-81] Processed net ex/o_rt0[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ex/o_rt0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.218 | TNS=-832.363 |
INFO: [Physopt 32-702] Processed net ex/op_tmp[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net latch_idex/pc_tmp[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell latch_idex/pc_tmp[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net dtu/out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.143 | TNS=-822.955 |
INFO: [Physopt 32-663] Processed net dtu/o_stall_inferred_i_5_n_0.  Re-placed instance dtu/o_stall_inferred_i_5
INFO: [Physopt 32-735] Processed net dtu/o_stall_inferred_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.090 | TNS=-816.239 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net dtu/o_stall_inferred_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.000 | TNS=-801.934 |
INFO: [Physopt 32-702] Processed net ex/o_rt0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dtu/o_stall_inferred_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/o_wb_reg_write0[4]. Critical path length was reduced through logic transformation on cell ex/o_wb_reg_write_inferred_i_1_comp.
INFO: [Physopt 32-735] Processed net ex/o_res_inferred__1_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.994 | TNS=-801.083 |
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write_inferred_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/o_wb_reg_write_inferred_i_6_n_0. Critical path length was reduced through logic transformation on cell ex/o_wb_reg_write_inferred_i_6_comp.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.989 | TNS=-787.492 |
INFO: [Physopt 32-702] Processed net exmem/o_res[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ex/op_tmp[5]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net ex/op_tmp[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.904 | TNS=-779.746 |
INFO: [Physopt 32-663] Processed net ex/alu/o_ins_type[1].  Re-placed instance ex/alu/o_ins_type_inferred_i_7
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.887 | TNS=-777.230 |
INFO: [Physopt 32-702] Processed net ex/o_res_inferred__1_i_34_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ex/alu/o_ins_type[6].  Re-placed instance ex/alu/o_ins_type_inferred_i_2
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.876 | TNS=-775.602 |
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/alu/o_ins_type[2]. Critical path length was reduced through logic transformation on cell ex/alu/o_ins_type_inferred_i_6_comp.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type_inferred_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.871 | TNS=-774.862 |
INFO: [Physopt 32-663] Processed net ex/alu/o_ins_type[0].  Re-placed instance ex/alu/o_ins_type_inferred_i_8
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.856 | TNS=-772.614 |
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/o_wb_reg_write0[3]. Critical path length was reduced through logic transformation on cell ex/o_wb_reg_write_inferred_i_2_comp.
INFO: [Physopt 32-735] Processed net ex/o_res_inferred__1_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.840 | TNS=-768.529 |
INFO: [Physopt 32-702] Processed net dtu/o_stall_inferred_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dtu/o_stall_inferred_i_5_n_0. Critical path length was reduced through logic transformation on cell dtu/o_stall_inferred_i_5_comp.
INFO: [Physopt 32-735] Processed net ex/o_wb_reg_write0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.833 | TNS=-767.377 |
INFO: [Physopt 32-710] Processed net dtu/o_stall_inferred_i_5_n_0. Critical path length was reduced through logic transformation on cell dtu/o_stall_inferred_i_5_comp_1.
INFO: [Physopt 32-735] Processed net ex/o_wb_reg_write0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.829 | TNS=-766.742 |
INFO: [Physopt 32-710] Processed net ex/o_res_inferred__1_i_34_n_0_repN. Critical path length was reduced through logic transformation on cell ex/o_res_inferred__1_i_34_comp_2.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.827 | TNS=-766.518 |
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net ex/alu/o_ins_type_inferred_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type_inferred_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.806 | TNS=-763.389 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.755 | TNS=-755.796 |
INFO: [Physopt 32-134] Processed net ex/alu/o_ins_type_inferred_i_25_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/alu/o_ins_type_inferred_i_25_n_0. Critical path length was reduced through logic transformation on cell ex/alu/o_ins_type_inferred_i_25_comp.
INFO: [Physopt 32-735] Processed net ex/alu/sel0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.755 | TNS=-755.786 |
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/o_wb_reg_write0[2]. Critical path length was reduced through logic transformation on cell ex/o_wb_reg_write_inferred_i_3_comp.
INFO: [Physopt 32-735] Processed net ex/o_res_inferred__1_i_34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.755 | TNS=-753.975 |
INFO: [Physopt 32-702] Processed net etapa_id/gp/rs_tmp_wire[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net latch_idex/o_rt_dir[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net latch_idex/o_rt_dir[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.749 | TNS=-746.948 |
INFO: [Physopt 32-702] Processed net latch_idex/o_rt_dir[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/alu/o_ins_type[1]. Critical path length was reduced through logic transformation on cell ex/alu/o_ins_type_inferred_i_7_comp.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type_inferred_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.744 | TNS=-746.199 |
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ex/alu/o_ins_type_inferred_i_34_n_0. Critical path length was reduced through logic transformation on cell ex/alu/o_ins_type_inferred_i_34_comp.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type_inferred_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.709 | TNS=-740.949 |
INFO: [Physopt 32-710] Processed net ex/alu/o_ins_type_inferred_i_25_n_0. Critical path length was reduced through logic transformation on cell ex/alu/o_ins_type_inferred_i_25_comp_1.
INFO: [Physopt 32-735] Processed net ex/alu/sel0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.700 | TNS=-739.616 |
INFO: [Physopt 32-663] Processed net ex/alu/o_ins_type[7].  Re-placed instance ex/alu/o_ins_type_inferred_i_1
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.693 | TNS=-742.824 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net dtu/o_stall_inferred_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.692 | TNS=-739.193 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net ex/alu/o_ins_type[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.685 | TNS=-738.137 |
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_28_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net latch_idex/pc_tmp[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_2_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net latch_idex/o_rt_dir[3]_repN.  Re-placed instance latch_idex/rt_dir_tmp_reg[3]_replica
INFO: [Physopt 32-735] Processed net latch_idex/o_rt_dir[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.681 | TNS=-737.509 |
INFO: [Physopt 32-702] Processed net latch_idex/o_rt_dir[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_rt0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dtu/o_stall_inferred_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_28_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net latch_idex/pc_tmp[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_2_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.681 | TNS=-737.509 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 147 ; free virtual = 8441
Phase 3 Critical Path Optimization | Checksum: 1980a876d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 147 ; free virtual = 8441

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.681 | TNS=-737.509 |
INFO: [Physopt 32-702] Processed net latch_idex/o_rt_dir[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_rt0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dtu/o_stall_inferred_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ex/o_wb_reg_write0[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ex/o_wb_reg_write0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.674 | TNS=-736.408 |
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_28_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net latch_idex/pc_tmp[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_2_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net latch_idex/o_rt_dir[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_rt0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dtu/o_stall_inferred_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/o_wb_reg_write0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_28_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ex/alu/o_ins_type_inferred_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net latch_idex/pc_tmp[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net p_2_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.674 | TNS=-736.408 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8467
Phase 4 Critical Path Optimization | Checksum: 1980a876d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8467
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8467
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.674 | TNS=-736.408 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.604  |         99.846  |           15  |              0  |                    32  |           0  |           2  |  00:00:16  |
|  Total          |          0.604  |         99.846  |           15  |              0  |                    32  |           0  |           3  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8467
Ending Physical Synthesis Task | Checksum: 18d62e8c3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8467
INFO: [Common 17-83] Releasing license: Implementation
259 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8467
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 171 ; free virtual = 8468
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 155 ; free virtual = 8456
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 155 ; free virtual = 8456
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 155 ; free virtual = 8456
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 155 ; free virtual = 8456
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 154 ; free virtual = 8456
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 154 ; free virtual = 8456
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df1487cb ConstDB: 0 ShapeSum: 2cd20683 RouteDB: 0
Post Restoration Checksum: NetGraph: 2969501a | NumContArr: 13a44496 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1c25f89ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 133 ; free virtual = 8391

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c25f89ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 133 ; free virtual = 8391

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c25f89ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 133 ; free virtual = 8391
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ffdc553e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 133 ; free virtual = 8379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.503 | TNS=-676.854| WHS=-0.658 | THS=-40.593|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00717532 %
  Global Horizontal Routing Utilization  = 0.00442478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3280
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3279
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cc6ca151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 127 ; free virtual = 8373

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cc6ca151

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.980 ; gain = 0.000 ; free physical = 127 ; free virtual = 8373

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2c623d27a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 135 ; free virtual = 8317
Phase 3 Initial Routing | Checksum: 2c623d27a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 135 ; free virtual = 8317
INFO: [Route 35-580] Design has 103 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================+
| Launch Setup Clock | Launch Hold Clock | Pin                         |
+====================+===================+=============================+
| sys_clk_pin        | sys_clk_pin       | etapa_id/gp/reg_a_reg[31]/D |
| sys_clk_pin        | sys_clk_pin       | etapa_id/gp/reg_a_reg[25]/D |
| sys_clk_pin        | sys_clk_pin       | etapa_id/gp/reg_a_reg[18]/D |
| sys_clk_pin        | sys_clk_pin       | etapa_id/gp/reg_a_reg[23]/D |
| sys_clk_pin        | sys_clk_pin       | etapa_id/gp/reg_a_reg[19]/D |
+--------------------+-------------------+-----------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1490
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.228 | TNS=-1011.316| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bd52c04d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 152 ; free virtual = 8321

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.236 | TNS=-1013.666| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 245986b99

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321
Phase 4 Rip-up And Reroute | Checksum: 245986b99

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28d8ccdf7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-977.179| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2504290ff

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8321

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2504290ff

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8321
Phase 5 Delay and Skew Optimization | Checksum: 2504290ff

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8321

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2469a9c72

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.149 | TNS=-970.897| WHS=0.200  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2469a9c72

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321
Phase 6 Post Hold Fix | Checksum: 2469a9c72

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.18863 %
  Global Horizontal Routing Utilization  = 2.36674 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2469a9c72

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 149 ; free virtual = 8321

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2469a9c72

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8320

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bbad96c3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8320

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.149 | TNS=-970.897| WHS=0.200  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bbad96c3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8320
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1b5c397d8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8320
Ending Routing Task | Checksum: 1b5c397d8

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8320

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
278 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:44 . Memory (MB): peak = 2869.914 ; gain = 49.934 ; free physical = 148 ; free virtual = 8320
INFO: [runtcl-4] Executing : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
Command: report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
Command: report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
Command: report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
288 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_route_status.rpt -pb Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_bus_skew_routed.rpt -pb Top_bus_skew_routed.pb -rpx Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 165 ; free virtual = 8286
Wrote PlaceDB: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 163 ; free virtual = 8287
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 163 ; free virtual = 8287
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 162 ; free virtual = 8287
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 162 ; free virtual = 8287
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 161 ; free virtual = 8287
Write Physdb Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 161 ; free virtual = 8287
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Documentos/TP3_ARQUI/TP3.runs/impl_1/Top_routed.dcp' has been generated.
Command: write_bitstream -force Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3180.109 ; gain = 254.168 ; free physical = 138 ; free virtual = 8026
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 16:44:49 2024...
