# 32bit_CPU_Design
The unpipelined CPU is designed based on a 32bit RISC architecture taught in the MITx 6.004.3x Computation Structures 2: Computer Architecture, Computation Structures 3: Computer Organization courses on edx platform.

Link to course: https://learning.edx.org/course/course-v1:MITx+6.004.3x_2+1T2017/home

Link to ISA document: https://ocw.mit.edu/courses/6-004-computation-structures-spring-2009/c1b18db634e4052b737b87e2021e4b12_MIT6_004s09_lab_beta_doc.pdf
