#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56524171a780 .scope module, "MUX2_8" "MUX2_8" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 8 "Resultado";
o0x7fbe1ed7f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56524171b4e0_0 .net "Controle", 0 0, o0x7fbe1ed7f018;  0 drivers
o0x7fbe1ed7f048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56524171baa0_0 .net "Entrada0", 7 0, o0x7fbe1ed7f048;  0 drivers
o0x7fbe1ed7f078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56524171f3d0_0 .net "Entrada1", 7 0, o0x7fbe1ed7f078;  0 drivers
v0x565241739120_0 .net "Resultado", 7 0, L_0x5652417416a0;  1 drivers
L_0x5652417416a0 .functor MUXZ 8, o0x7fbe1ed7f048, o0x7fbe1ed7f078, o0x7fbe1ed7f018, C4<>;
S_0x5652416c9820 .scope module, "MUX3_8" "MUX3_8" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada0";
    .port_info 1 /INPUT 8 "Entrada1";
    .port_info 2 /INPUT 8 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 8 "Resultado";
o0x7fbe1ed7f198 .functor BUFZ 2, C4<zz>; HiZ drive
v0x565241739280_0 .net "Controle", 1 0, o0x7fbe1ed7f198;  0 drivers
o0x7fbe1ed7f1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565241739380_0 .net "Entrada0", 7 0, o0x7fbe1ed7f1c8;  0 drivers
o0x7fbe1ed7f1f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565241739460_0 .net "Entrada1", 7 0, o0x7fbe1ed7f1f8;  0 drivers
o0x7fbe1ed7f228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565241739520_0 .net "Entrada2", 7 0, o0x7fbe1ed7f228;  0 drivers
v0x565241739600_0 .net "Resultado", 7 0, L_0x565241741a60;  1 drivers
L_0x7fbe1ed36018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5652417396e0_0 .net/2u *"_ivl_0", 1 0, L_0x7fbe1ed36018;  1 drivers
v0x5652417397c0_0 .net *"_ivl_2", 0 0, L_0x565241741740;  1 drivers
L_0x7fbe1ed36060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x565241739880_0 .net/2u *"_ivl_4", 1 0, L_0x7fbe1ed36060;  1 drivers
v0x565241739960_0 .net *"_ivl_6", 0 0, L_0x565241741830;  1 drivers
v0x565241739a20_0 .net *"_ivl_8", 7 0, L_0x565241741970;  1 drivers
L_0x565241741740 .cmp/eq 2, o0x7fbe1ed7f198, L_0x7fbe1ed36018;
L_0x565241741830 .cmp/eq 2, o0x7fbe1ed7f198, L_0x7fbe1ed36060;
L_0x565241741970 .functor MUXZ 8, o0x7fbe1ed7f228, o0x7fbe1ed7f1f8, L_0x565241741830, C4<>;
L_0x565241741a60 .functor MUXZ 8, L_0x565241741970, o0x7fbe1ed7f1c8, L_0x565241741740, C4<>;
S_0x56524170c9e0 .scope module, "SimulacaoGeral" "SimulacaoGeral" 4 5;
 .timescale 0 0;
v0x565241741080_0 .var "Clock", 0 0;
o0x7fbe1ed7f498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565241741140_0 .net "DadoEscrito", 7 0, o0x7fbe1ed7f498;  0 drivers
v0x565241741200_0 .net "DadoLido", 7 0, v0x56524173a010_0;  1 drivers
o0x7fbe1ed7f4f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5652417412f0_0 .net "EnderecoDados", 7 0, o0x7fbe1ed7f4f8;  0 drivers
o0x7fbe1ed7f6a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565241741400_0 .net "EnderecoInstrucao", 7 0, o0x7fbe1ed7f6a8;  0 drivers
v0x565241741510_0 .net "InstrucaoLida", 7 0, v0x56524173a8d0_0;  1 drivers
v0x565241741600_0 .var "Reset", 0 0;
S_0x565241739ba0 .scope module, "memoriaDados" "MemoriaDados" 4 16, 5 1 0, S_0x56524170c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /INPUT 8 "DadoEscr";
    .port_info 2 /OUTPUT 8 "DadoLido";
    .port_info 3 /INPUT 1 "MenWrite";
    .port_info 4 /INPUT 1 "MenRead";
    .port_info 5 /INPUT 1 "Clock";
v0x565241739e50_0 .net "Clock", 0 0, v0x565241741080_0;  1 drivers
v0x565241739f30_0 .net "DadoEscr", 7 0, o0x7fbe1ed7f498;  alias, 0 drivers
v0x56524173a010_0 .var "DadoLido", 7 0;
v0x56524173a0d0 .array "Dados", 0 255, 7 0;
v0x56524173a190_0 .net "Endereco", 7 0, o0x7fbe1ed7f4f8;  alias, 0 drivers
o0x7fbe1ed7f528 .functor BUFZ 1, C4<z>; HiZ drive
v0x56524173a2c0_0 .net "MenRead", 0 0, o0x7fbe1ed7f528;  0 drivers
o0x7fbe1ed7f558 .functor BUFZ 1, C4<z>; HiZ drive
v0x56524173a380_0 .net "MenWrite", 0 0, o0x7fbe1ed7f558;  0 drivers
E_0x5652416f0f70 .event negedge, v0x565241739e50_0;
E_0x5652416c0c70 .event posedge, v0x565241739e50_0;
S_0x56524173a500 .scope module, "memoriaInstrucao" "MemoriaInstrucao" 4 17, 6 1 0, S_0x56524170c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Endereco";
    .port_info 1 /OUTPUT 8 "Instrucao";
    .port_info 2 /INPUT 1 "Clock";
v0x56524173a750_0 .net "Clock", 0 0, v0x565241741080_0;  alias, 1 drivers
v0x56524173a810_0 .net "Endereco", 7 0, o0x7fbe1ed7f6a8;  alias, 0 drivers
v0x56524173a8d0_0 .var "Instrucao", 7 0;
v0x56524173a9c0 .array "Instrucoes", 0 255, 7 0;
v0x56524173aa80_0 .var "i", 8 0;
S_0x56524173ac30 .scope module, "nrisc" "nRisc" 4 15, 7 10 0, S_0x56524170c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset";
    .port_info 1 /INPUT 1 "Clock";
    .port_info 2 /INPUT 8 "InstrucaoLida";
    .port_info 3 /INPUT 8 "EnderecoDados";
    .port_info 4 /INPUT 8 "DadoEscrito";
    .port_info 5 /INPUT 8 "DadoLido";
v0x56524173f220_0 .net "ALUOp", 1 0, v0x56524173e260_0;  1 drivers
v0x56524173f330_0 .net "ALUSrc1", 0 0, v0x56524173e360_0;  1 drivers
v0x56524173f400_0 .net "ALUSrc2", 1 0, v0x56524173e420_0;  1 drivers
v0x56524173f500_0 .net "Clock", 0 0, v0x565241741080_0;  alias, 1 drivers
v0x56524173f5a0_0 .net "Cond", 0 0, v0x56524173e4e0_0;  1 drivers
v0x56524173f640_0 .net "Dado1", 7 0, v0x56524173b900_0;  1 drivers
v0x56524173f710_0 .net "Dado2", 7 0, v0x56524173b9a0_0;  1 drivers
o0x7fbe1ed7f948 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56524173f7e0_0 .net "DadoEscr", 7 0, o0x7fbe1ed7f948;  0 drivers
v0x56524173f8b0_0 .net "DadoEscrito", 7 0, o0x7fbe1ed7f498;  alias, 0 drivers
v0x56524173f980_0 .net "DadoLido", 7 0, v0x56524173a010_0;  alias, 1 drivers
v0x56524173fa50_0 .net "EnderecoDados", 7 0, o0x7fbe1ed7f4f8;  alias, 0 drivers
o0x7fbe1ed80788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56524173fb20_0 .net "EnderecoInstrucao", 7 0, o0x7fbe1ed80788;  0 drivers
v0x56524173fbc0_0 .net "ImediatoExtendido", 7 0, L_0x565241742cb0;  1 drivers
v0x56524173fc90_0 .net "InstrucaoLida", 7 0, v0x56524173a8d0_0;  alias, 1 drivers
v0x56524173fd60_0 .net "Jump", 0 0, v0x56524173e6d0_0;  1 drivers
v0x56524173fe30_0 .net "JumpValue", 1 0, v0x56524173e790_0;  1 drivers
v0x56524173ff00_0 .net "MemRead", 0 0, o0x7fbe1ed7f528;  alias, 0 drivers
v0x56524173ffd0_0 .net "MemToReg", 0 0, v0x56524173e930_0;  1 drivers
v0x5652417400a0_0 .net "MemWrite", 0 0, o0x7fbe1ed7f558;  alias, 0 drivers
v0x565241740170_0 .net "MenRead", 0 0, v0x56524173e870_0;  1 drivers
v0x565241740240_0 .net "MenWrite", 0 0, v0x56524173ea80_0;  1 drivers
o0x7fbe1ed7f7c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x565241740310_0 .net "PCOut", 7 0, o0x7fbe1ed7f7c8;  0 drivers
v0x5652417403e0_0 .net "PCWrite", 0 0, v0x56524173ec20_0;  1 drivers
v0x5652417404b0_0 .net "RegDst", 0 0, v0x56524173ece0_0;  1 drivers
v0x565241740550_0 .net "RegOrg1", 0 0, v0x56524173ed80_0;  1 drivers
v0x565241740640_0 .net "RegOrg2", 1 0, v0x56524173ee50_0;  1 drivers
v0x565241740730_0 .net "RegWrite", 0 0, v0x56524173ef20_0;  1 drivers
v0x565241740820_0 .net "Reset", 0 0, v0x565241741600_0;  1 drivers
v0x5652417408c0_0 .net "ResultadoSomador1", 7 0, L_0x565241742f90;  1 drivers
v0x565241740960_0 .net "SaidaMuxRegDst", 2 0, L_0x565241742720;  1 drivers
v0x565241740a50_0 .net "SaidaMuxRegOrg1", 2 0, L_0x565241741c00;  1 drivers
v0x565241740b40_0 .net "SaidaMuxRegOrg2", 2 0, L_0x5652417421d0;  1 drivers
L_0x7fbe1ed36180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x565241740c30_0 .net/2u *"_ivl_6", 0 0, L_0x7fbe1ed36180;  1 drivers
v0x565241740ee0_0 .net *"_ivl_9", 1 0, L_0x5652417424c0;  1 drivers
L_0x565241741cd0 .part v0x56524173a8d0_0, 3, 3;
L_0x565241742340 .part v0x56524173a8d0_0, 0, 3;
L_0x5652417424c0 .part v0x56524173a8d0_0, 1, 2;
L_0x565241742560 .concat [ 2 1 0 0], L_0x5652417424c0, L_0x7fbe1ed36180;
L_0x5652417427c0 .part v0x56524173a8d0_0, 3, 3;
L_0x565241742900 .part v0x56524173a8d0_0, 6, 2;
L_0x5652417429e0 .part v0x56524173a8d0_0, 0, 3;
L_0x565241742ea0 .part v0x56524173a8d0_0, 1, 5;
S_0x56524173aeb0 .scope module, "Somador1" "Somador" 7 84, 8 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Entrada1";
    .port_info 1 /INPUT 8 "Entrada2";
    .port_info 2 /OUTPUT 8 "Resultado";
v0x56524173b0e0_0 .net/s "Entrada1", 7 0, o0x7fbe1ed7f7c8;  alias, 0 drivers
L_0x7fbe1ed36258 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x56524173b1e0_0 .net/s "Entrada2", 7 0, L_0x7fbe1ed36258;  1 drivers
v0x56524173b2c0_0 .net/s "Resultado", 7 0, L_0x565241742f90;  alias, 1 drivers
L_0x565241742f90 .arith/sum 8, o0x7fbe1ed7f7c8, L_0x7fbe1ed36258;
S_0x56524173b430 .scope module, "bancoDeRegistradores" "BancoDeRegistradores" 7 72, 9 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "RegLido1";
    .port_info 1 /INPUT 3 "RegLido2";
    .port_info 2 /INPUT 3 "RegEscr";
    .port_info 3 /INPUT 8 "DadoEscr";
    .port_info 4 /OUTPUT 8 "Dado1";
    .port_info 5 /OUTPUT 8 "Dado2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "Clock";
v0x56524173b730 .array "BR", 0 7, 7 0;
v0x56524173b7f0_0 .net "Clock", 0 0, v0x565241741080_0;  alias, 1 drivers
v0x56524173b900_0 .var "Dado1", 7 0;
v0x56524173b9a0_0 .var "Dado2", 7 0;
v0x56524173ba80_0 .net "DadoEscr", 7 0, o0x7fbe1ed7f948;  alias, 0 drivers
v0x56524173bbb0_0 .net "RegEscr", 2 0, L_0x565241742720;  alias, 1 drivers
v0x56524173bc90_0 .net "RegLido1", 2 0, L_0x565241741c00;  alias, 1 drivers
v0x56524173bd70_0 .net "RegLido2", 2 0, L_0x5652417421d0;  alias, 1 drivers
v0x56524173be50_0 .net "RegWrite", 0 0, v0x56524173ef20_0;  alias, 1 drivers
S_0x56524173c010 .scope module, "extensorDeSinal" "ExtensorDeSinal" 7 81, 10 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Entrada";
    .port_info 1 /OUTPUT 8 "Resultado";
v0x56524173c1a0_0 .net/s "Entrada", 4 0, L_0x565241742ea0;  1 drivers
v0x56524173c2a0_0 .net/s "Resultado", 7 0, L_0x565241742cb0;  alias, 1 drivers
v0x56524173c380_0 .net *"_ivl_1", 0 0, L_0x565241742a80;  1 drivers
v0x56524173c470_0 .net *"_ivl_3", 0 0, L_0x565241742b20;  1 drivers
v0x56524173c550_0 .net *"_ivl_5", 0 0, L_0x565241742c10;  1 drivers
L_0x565241742a80 .part L_0x565241742ea0, 4, 1;
L_0x565241742b20 .part L_0x565241742ea0, 4, 1;
L_0x565241742c10 .part L_0x565241742ea0, 4, 1;
L_0x565241742cb0 .concat [ 5 1 1 1], L_0x565241742ea0, L_0x565241742c10, L_0x565241742b20, L_0x565241742a80;
S_0x56524173c6e0 .scope module, "muxRegDst" "MUX2_3" 7 49, 11 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x56524173c8c0_0 .net "Controle", 0 0, v0x56524173ece0_0;  alias, 1 drivers
v0x56524173c980_0 .net "Entrada0", 2 0, L_0x5652417427c0;  1 drivers
L_0x7fbe1ed36210 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x56524173ca60_0 .net "Entrada1", 2 0, L_0x7fbe1ed36210;  1 drivers
v0x56524173cb50_0 .net "Resultado", 2 0, L_0x565241742720;  alias, 1 drivers
L_0x565241742720 .functor MUXZ 3, L_0x5652417427c0, L_0x7fbe1ed36210, v0x56524173ece0_0, C4<>;
S_0x56524173ccd0 .scope module, "muxRegOrg1" "MUX2_3" 7 38, 11 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 1 "Controle";
    .port_info 3 /OUTPUT 3 "Resultado";
v0x56524173cf00_0 .net "Controle", 0 0, v0x56524173ed80_0;  alias, 1 drivers
v0x56524173cfe0_0 .net "Entrada0", 2 0, L_0x565241741cd0;  1 drivers
L_0x7fbe1ed360a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x56524173d0c0_0 .net "Entrada1", 2 0, L_0x7fbe1ed360a8;  1 drivers
v0x56524173d180_0 .net "Resultado", 2 0, L_0x565241741c00;  alias, 1 drivers
L_0x565241741c00 .functor MUXZ 3, L_0x565241741cd0, L_0x7fbe1ed360a8, v0x56524173ed80_0, C4<>;
S_0x56524173d300 .scope module, "muxRegOrg2" "MUX3_3" 7 43, 12 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Entrada0";
    .port_info 1 /INPUT 3 "Entrada1";
    .port_info 2 /INPUT 3 "Entrada2";
    .port_info 3 /INPUT 2 "Controle";
    .port_info 4 /OUTPUT 3 "Resultado";
v0x56524173d4e0_0 .net "Controle", 1 0, v0x56524173ee50_0;  alias, 1 drivers
v0x56524173d5e0_0 .net "Entrada0", 2 0, L_0x565241742340;  1 drivers
v0x56524173d6c0_0 .net "Entrada1", 2 0, L_0x565241742560;  1 drivers
L_0x7fbe1ed361c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x56524173d7b0_0 .net "Entrada2", 2 0, L_0x7fbe1ed361c8;  1 drivers
v0x56524173d890_0 .net "Resultado", 2 0, L_0x5652417421d0;  alias, 1 drivers
L_0x7fbe1ed360f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56524173d9a0_0 .net/2u *"_ivl_0", 1 0, L_0x7fbe1ed360f0;  1 drivers
v0x56524173da60_0 .net *"_ivl_2", 0 0, L_0x565241741e10;  1 drivers
L_0x7fbe1ed36138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56524173db20_0 .net/2u *"_ivl_4", 1 0, L_0x7fbe1ed36138;  1 drivers
v0x56524173dc00_0 .net *"_ivl_6", 0 0, L_0x565241741f80;  1 drivers
v0x56524173dcc0_0 .net *"_ivl_8", 2 0, L_0x5652417420b0;  1 drivers
L_0x565241741e10 .cmp/eq 2, v0x56524173ee50_0, L_0x7fbe1ed360f0;
L_0x565241741f80 .cmp/eq 2, v0x56524173ee50_0, L_0x7fbe1ed36138;
L_0x5652417420b0 .functor MUXZ 3, L_0x7fbe1ed361c8, L_0x565241742560, L_0x565241741f80, C4<>;
L_0x5652417421d0 .functor MUXZ 3, L_0x5652417420b0, L_0x565241742340, L_0x565241741e10, C4<>;
S_0x56524173de70 .scope module, "unidadeControle" "UnidadeControle" 7 55, 13 1 0, S_0x56524173ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Opcode";
    .port_info 1 /INPUT 3 "Funct";
    .port_info 2 /OUTPUT 1 "PCWrite";
    .port_info 3 /OUTPUT 1 "RegOrg1";
    .port_info 4 /OUTPUT 2 "RegOrg2";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc1";
    .port_info 8 /OUTPUT 2 "ALUSrc2";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 2 "JumpValue";
    .port_info 11 /OUTPUT 1 "Cond";
    .port_info 12 /OUTPUT 1 "Jump";
    .port_info 13 /OUTPUT 1 "MenWrite";
    .port_info 14 /OUTPUT 1 "MenRead";
    .port_info 15 /OUTPUT 1 "MenToReg";
v0x56524173e260_0 .var "ALUOp", 1 0;
v0x56524173e360_0 .var "ALUSrc1", 0 0;
v0x56524173e420_0 .var "ALUSrc2", 1 0;
v0x56524173e4e0_0 .var "Cond", 0 0;
v0x56524173e5a0_0 .net "Funct", 2 0, L_0x5652417429e0;  1 drivers
v0x56524173e6d0_0 .var "Jump", 0 0;
v0x56524173e790_0 .var "JumpValue", 1 0;
v0x56524173e870_0 .var "MenRead", 0 0;
v0x56524173e930_0 .var "MenToReg", 0 0;
v0x56524173ea80_0 .var "MenWrite", 0 0;
v0x56524173eb40_0 .net "Opcode", 1 0, L_0x565241742900;  1 drivers
v0x56524173ec20_0 .var "PCWrite", 0 0;
v0x56524173ece0_0 .var "RegDst", 0 0;
v0x56524173ed80_0 .var "RegOrg1", 0 0;
v0x56524173ee50_0 .var "RegOrg2", 1 0;
v0x56524173ef20_0 .var "RegWrite", 0 0;
E_0x5652417203c0 .event edge, v0x56524173e5a0_0, v0x56524173eb40_0;
    .scope S_0x56524173de70;
T_0 ;
    %wait E_0x5652417203c0;
    %load/vec4 v0x56524173eb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x56524173e5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x56524173e5a0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x56524173e5a0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %jmp T_0.20;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ed80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56524173ee50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ece0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56524173e360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56524173e420_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56524173e260_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x56524173e790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x56524173e4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56524173e930_0, 0;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56524173b430;
T_1 ;
    %wait E_0x5652416c0c70;
    %load/vec4 v0x56524173be50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56524173ba80_0;
    %load/vec4 v0x56524173bbb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56524173b730, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56524173b430;
T_2 ;
    %wait E_0x5652416f0f70;
    %load/vec4 v0x56524173bc90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56524173b730, 4;
    %assign/vec4 v0x56524173b900_0, 0;
    %load/vec4 v0x56524173bd70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x56524173b730, 4;
    %assign/vec4 v0x56524173b9a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565241739ba0;
T_3 ;
    %wait E_0x5652416c0c70;
    %load/vec4 v0x56524173a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x565241739f30_0;
    %load/vec4 v0x56524173a190_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56524173a0d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x565241739ba0;
T_4 ;
    %wait E_0x5652416f0f70;
    %load/vec4 v0x56524173a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56524173a190_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56524173a0d0, 4;
    %assign/vec4 v0x56524173a010_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56524173a500;
T_5 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x56524173aa80_0, 0, 9;
T_5.0 ;
    %load/vec4 v0x56524173aa80_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 255, 0, 9;
    %load/vec4 v0x56524173aa80_0;
    %sub;
    %pad/u 8;
    %load/vec4 v0x56524173aa80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56524173a9c0, 0, 4;
    %load/vec4 v0x56524173aa80_0;
    %addi 1, 0, 9;
    %store/vec4 v0x56524173aa80_0, 0, 9;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x56524173a500;
T_6 ;
    %wait E_0x5652416f0f70;
    %load/vec4 v0x56524173a810_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56524173a9c0, 4;
    %assign/vec4 v0x56524173a8d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56524170c9e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565241741080_0, 0, 1;
    %vpi_call 4 21 "$monitor", "Time=%0d Clock=%b", $time, v0x565241741080_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 4 22 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56524170c9e0;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0x565241741080_0;
    %inv;
    %store/vec4 v0x565241741080_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./src/MUX2_8.v";
    "./src/MUX3_8.v";
    "SimulacaoGeral.v";
    "./src/MemoriaDados.v";
    "./src/MemoriaInstrucao.v";
    "./nRisc.v";
    "./src/Somador.v";
    "./src/BancoDeRegistradores.v";
    "./src/ExtensorDeSinal.v";
    "./src/MUX2_3.v";
    "./src/MUX3_3.v";
    "./src/UnidadeControle.v";
