<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center>&lt; prev <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
1488 }
1489 
1490 void MacroAssembler::null_check(Register reg, int offset) {
1491   if (needs_explicit_null_check(offset)) {
1492     // provoke OS NULL exception if reg = NULL by
1493     // accessing M[reg] w/o changing any registers
1494     // NOTE: this is plenty to provoke a segv
1495     ldr(zr, Address(reg));
1496   } else {
1497     // nothing to do, (later) access of M[reg + offset]
1498     // will provoke OS NULL exception if reg = NULL
1499   }
1500 }
1501 
1502 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1503   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
1504   andr(temp_reg, temp_reg, JVM_ACC_VALUE);
1505   cbnz(temp_reg, is_value);
1506 }
1507 
<span class="line-modified">1508 void MacroAssembler::test_field_is_flattenable(Register flags, Register temp_reg, Label&amp; is_flattenable) {</span>
1509   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1510   tbnz(flags, ConstantPoolCacheEntry::is_flattenable_field_shift, is_flattenable);</span>
1511 }
1512 
<span class="line-modified">1513 void MacroAssembler::test_field_is_not_flattenable(Register flags, Register temp_reg, Label&amp; not_flattenable) {</span>
1514   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1515   tbz(flags, ConstantPoolCacheEntry::is_flattenable_field_shift, not_flattenable);</span>
1516 }
1517 
1518 void MacroAssembler::test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened) {
1519   (void) temp_reg; // keep signature uniform with x86
1520   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1521 }
1522 
1523 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1524   load_storage_props(temp_reg, oop);
1525   andr(temp_reg, temp_reg, ArrayStorageProperties::flattened_value);
1526   cbnz(temp_reg, is_flattened_array);
1527 }
1528 
1529 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array) {
1530   load_storage_props(temp_reg, oop);
1531   andr(temp_reg, temp_reg, ArrayStorageProperties::null_free_value);
1532   cbnz(temp_reg, is_null_free_array);
1533 }
1534 
1535 // MacroAssembler protected routines needed to implement
</pre>
</td>
<td>
<hr />
<pre>
1488 }
1489 
1490 void MacroAssembler::null_check(Register reg, int offset) {
1491   if (needs_explicit_null_check(offset)) {
1492     // provoke OS NULL exception if reg = NULL by
1493     // accessing M[reg] w/o changing any registers
1494     // NOTE: this is plenty to provoke a segv
1495     ldr(zr, Address(reg));
1496   } else {
1497     // nothing to do, (later) access of M[reg + offset]
1498     // will provoke OS NULL exception if reg = NULL
1499   }
1500 }
1501 
1502 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1503   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
1504   andr(temp_reg, temp_reg, JVM_ACC_VALUE);
1505   cbnz(temp_reg, is_value);
1506 }
1507 
<span class="line-modified">1508 void MacroAssembler::test_field_is_inline(Register flags, Register temp_reg, Label&amp; is_inline) {</span>
1509   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1510   tbnz(flags, ConstantPoolCacheEntry::is_inline_field_shift, is_inline);</span>
1511 }
1512 
<span class="line-modified">1513 void MacroAssembler::test_field_is_not_inline(Register flags, Register temp_reg, Label&amp; not_inline) {</span>
1514   (void) temp_reg; // keep signature uniform with x86
<span class="line-modified">1515   tbz(flags, ConstantPoolCacheEntry::is_inline_field_shift, not_inline);</span>
1516 }
1517 
1518 void MacroAssembler::test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened) {
1519   (void) temp_reg; // keep signature uniform with x86
1520   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1521 }
1522 
1523 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1524   load_storage_props(temp_reg, oop);
1525   andr(temp_reg, temp_reg, ArrayStorageProperties::flattened_value);
1526   cbnz(temp_reg, is_flattened_array);
1527 }
1528 
1529 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array) {
1530   load_storage_props(temp_reg, oop);
1531   andr(temp_reg, temp_reg, ArrayStorageProperties::null_free_value);
1532   cbnz(temp_reg, is_null_free_array);
1533 }
1534 
1535 // MacroAssembler protected routines needed to implement
</pre>
</td>
</tr>
</table>
<center>&lt; prev <a href="../../../../index.html" target="_top">index</a> <a href="macroAssembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>