attr __file__ str ./benchmarks/express/matmul/matmul_DFG.0_4.txt
attr __name__ str ./benchmarks/express/matmul/matmul_DFG.0_4.txt
vertex __inserted_outport_5.in0
vertex __inserted_outport_5
vertex __inserted_outport_4.out0
vertex __inserted_outport_3.out0
vertex __inserted_outport_3.in0
vertex __inserted_outport_3
vertex __inserted_outport_2.out0
vertex __inserted_outport_2.in0
vertex __inserted_outport_2
vertex __inserted_outport_1.out0
vertex __inserted_outport_1
vertex __inserted_outport_0.out0
vertex __inserted_outport_0.in0
vertex __inserted_outport_0
vertex MUL_45.out0
vertex __inserted_outport_4.in0
vertex __inserted_outport_4
vertex ADD_141.out0
vertex ADD_192.in0
vertex __inserted_outport_1.in0
vertex ADD_192.out0
vertex ADD_202
vertex MUL_96
vertex ADD_108
vertex MUL_96.out0
vertex ADD_202.in0
vertex ADD_99
vertex ADD_206.out0
vertex ADD_198
vertex MUL_45
vertex MUL_199
vertex ADD_48.out0
vertex ADD_48
vertex ADD_99.out0
vertex __inserted_outport_5.out0
vertex MUL_105.out0
vertex MUL_105
vertex ADD_108.out0
vertex ADD_99.in0
vertex MUL_189
vertex ADD_202.out0
vertex ADD_48.in0
vertex ADD_206
vertex ADD_141.in0
vertex MUL_189.out0
vertex ADD_192
vertex ADD_141
vertex MUL_138
vertex ADD_198.out0
vertex MUL_199.out0
vertex MUL_138.out0
vertex MUL_199.in0
vertex ADD_108.in0
net __inserted_outport_5.in0 __inserted_outport_5
net __inserted_outport_5 __inserted_outport_5.out0
net __inserted_outport_3.in0 __inserted_outport_3
net __inserted_outport_3 __inserted_outport_3.out0
net __inserted_outport_2.in0 __inserted_outport_2
net __inserted_outport_2 __inserted_outport_2.out0
net __inserted_outport_1 __inserted_outport_1.out0
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_outport_0 __inserted_outport_0.out0
net MUL_45.out0 ADD_48.in0
net __inserted_outport_4.in0 __inserted_outport_4
net __inserted_outport_4 __inserted_outport_4.out0
net ADD_141.out0 __inserted_outport_5.in0
net ADD_192.in0 ADD_192
net __inserted_outport_1.in0 __inserted_outport_1
net ADD_192.out0 __inserted_outport_4.in0
net ADD_202 ADD_202.out0
net MUL_96 MUL_96.out0
net ADD_108 ADD_108.out0
net MUL_96.out0 ADD_99.in0
net ADD_202.in0 ADD_202
net ADD_99 ADD_99.out0
net ADD_198 ADD_198.out0
net MUL_45 MUL_45.out0
net MUL_199 MUL_199.out0
net ADD_48.out0 __inserted_outport_3.in0
net ADD_48 ADD_48.out0
net ADD_99.out0 __inserted_outport_2.in0
net MUL_105.out0 ADD_108.in0
net MUL_105 MUL_105.out0
net ADD_108.out0 __inserted_outport_1.in0
net ADD_99.in0 ADD_99
net MUL_189 MUL_189.out0
net ADD_202.out0 __inserted_outport_0.in0
net ADD_48.in0 ADD_48
net ADD_206 ADD_206.out0
net ADD_141.in0 ADD_141
net MUL_189.out0 ADD_192.in0
net ADD_192 ADD_192.out0
net ADD_141 ADD_141.out0
net MUL_138 MUL_138.out0
net ADD_198.out0 MUL_199.in0
net MUL_199.out0 ADD_202.in0
net MUL_138.out0 ADD_141.in0
net MUL_199.in0 MUL_199
net ADD_108.in0 ADD_108
