<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>RAMExpansion</title>		</HEAD><!-- start of header --><!--#include virtual="/includes/framesetheader"--><!-- end of header --><!-- start of path --><TABLE border="0" cellpadding="0" cellspacing="2" width="432">          <TR>        <TD><FONT face="Geneva,Helvetica,Arial" size="1">        <B>PATH<IMG src="../Images/space.gif" width="6" height="12"></B><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a -->         <b>&gt;</b> Power Mac G4 Developer Note                </FONT></TD>        </TR></TABLE><!-- end of path --><a href="Expansion.html" target="_right"><img src="../Images/previous.gif" border="0"></a><a href="PCI_Expansion_Slots_.html" target="_right"><img src="../Images/next.gif" border="0"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF102"></a><h2><font face="Lucida Grande,Helvetica,Arial">RAMExpansion</font></h2><!-- apple_doc: pageHeadingEnd --><p><font face="Geneva,Helvetica,Arial" size="2">The main logic board has three RAM expansion slots for SDRAMDIMMs. At least one of the RAM expansion slots contains a factoryinstalled SDRAM DIMM. </font></p><p><font face="Geneva,Helvetica,Arial" size="2">The SDRAM DIMMs can be installed one or more at a time. Thesystem supports linear memory organization; no performance gainsare seen when two DIMMs of the same size are installed. Any supportedsize DIMM can be installed in any DIMM slot, and the combined memoryof all of the DIMMs installed is configured as a contiguous arrayof memory. </font></p><p><font face="Geneva,Helvetica,Arial" size="2">The maximum memory size supported by the Power Mac G4 computeris 1.5 GB.</font></p><br><a name = "TPXREF103"></a><h3><font face="Lucida Grande,Helvetica,Arial">DIMMSpecifications </font></h3><p><font face="Geneva,Helvetica,Arial" size="2">The RAM expansion slots accept 168-pin SDRAM DIMMs that are3.3 volt, unbuffered, 8-byte, nonparity, and PC133 compliant. </font></p><blockquote><b>Important</b><p>PC100 DIMMs will not work in the Power Mac G4 computer. </p></blockquote><p><font face="Geneva,Helvetica,Arial" size="2">The DIMMs can be implemented with either SDRAM or ESDRAM devices.ESDRAM devices provide higher performance for random read and writeoperations, but SDRAM devices are generally available in largersizes. </font></p><blockquote><b>Important</b><p>DIMMs with any of the following features are not supportedin the Power Mac G4: registers or buffers, PLLs, ECC, parity, orEDO RAM. </p></blockquote><br><a name = "TPXREF104"></a><h4><font face="Lucida Grande,Helvetica,Arial">MechanicalSpecifications</font></h4><p><font face="Geneva,Helvetica,Arial" size="2">The mechanical design of the SDRAM DIMM is defined by theJEDEC MO-161-D specification. To find this specification on theWorld Wide Web, refer to  <a sector="mod" href="../aReferences/iRAM_Expansion_Modules.html" target="_top">"RAM Expansion Modules"</A>. </font></p><p><font face="Geneva,Helvetica,Arial" size="2">The maximum height of DIMMs for use in the Power Mac G4 computeris 2.00 inches. </font></p><br><a name = "TPXREF105"></a><h4><font face="Lucida Grande,Helvetica,Arial">ElectricalSpecifications</font></h4><p><font face="Geneva,Helvetica,Arial" size="2">The electrical design of the SDRAM DIMM is defined by theJEDEC standard 21-C specification. To find this specification onthe World Wide Web, refer to  <a sector="mod" href="../aReferences/iRAM_Expansion_Modules.html" target="_top">"RAM Expansion Modules"</A>.</font></p><p><font face="Geneva,Helvetica,Arial" size="2">The presence detect serial EEPROM specified in the JEDEC standardis required and must be set to properly define the DIMM configuration.Details about the required values for each byte on presence detectEEPROM can be found in sections 4.5.4 and 4.1.2.5 of the JEDEC standard21-C specification. </font></p><blockquote><b>Important</b><p>For a DIMM to be recognized by the startup software,the Serial Presence Detect (SPD) feature must be programmed properlyto indicate the timing modes supported by the DIMM. </p></blockquote><p><font face="Geneva,Helvetica,Arial" size="2">Capacitance of the data lines must be kept to a minimum. IndividualDRAM devices should have a pin capacitance of not more than 5 pFon each data pin. </font></p><br><a name = "TPXREF106"></a><h3><font face="Lucida Grande,Helvetica,Arial">DIMMConfigurations</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">The largest DIMM supported is a two-bank DIMM of 512 MB using256 Mbit SDRAM devices. The minimum bank size supported by the memorycontroller is 2 MB, and the largest is 256 MB. The maximum numberof devices per DIMM is 16. </font></p><p><font face="Geneva,Helvetica,Arial" size="2">Table 4-1 shows information about the different sizes of SDRAMdevices used in the memory modules. The memory controller supports64 Mbit, 128 Mbit, and 256 Mbit SDRAM devices. The device configurationsinclude three specifications: address range, word size, and numberof banks. For example, a 1 M by 16 by 4 device addresses 1 M, stores16 bits at a time, and has 4 banks. </font></p><p><font face="Geneva,Helvetica,Arial" size="2">The first column in Table 4-1 shows the memory size of thelargest DIMM with that device size that the computer can accommodate.The third column specifies the number of devices needed to makeup the 8-byte width of the data bus. The fourth column in the table showsthe size of each bank of devices, which is based on the number ofinternal banks in each device and the number of devices per bank. </font></p><br><table border = "1"><a name = "TPXREF109"></a><p><b>Table4-1 Sizes of RAM expansion DIMMS and devices </b></p><br><font face="Palatino"><b><tr><td scope="row">Size of DIMM</td><td>SDRAMdevice size</td><td>Device configuration</td><td>Devicesper bank</td><td>Size ofeach bank</td></tr></b></font><tr><td scope="row">32 MB</td><td>64 Mbits</td><td>1 M x 32 x 2</td><td>2</td><td>16 MB</td></tr><tr><td scope="row">32 MB</td><td>64 Mbits</td><td>512 K x 32 x 4</td><td>2</td><td>16 MB</td></tr><tr><td scope="row">64 MB</td><td>64 Mbits</td><td>2 M x 16 x 2</td><td>4</td><td>32 MB</td></tr><tr><td scope="row">64 MB</td><td>64 Mbits</td><td>1 M x 16 x 4</td><td>4</td><td>32 MB</td></tr><tr><td scope="row">64 MB</td><td>128 Mbits</td><td>1 M x 32 x 4</td><td>2</td><td>32 MB</td></tr><tr><td scope="row">128 MB</td><td>128 Mbits</td><td>2 M x 16 x 4</td><td>4</td><td>64 MB</td></tr><tr><td scope="row">128 MB</td><td>64 Mbits</td><td>4 M x 8 x 2</td><td>8</td><td>64 MB</td></tr><tr><td scope="row">128 MB</td><td>64 Mbits</td><td>2 M x 8 x 4</td><td>8</td><td>64 MB</td></tr><tr><td scope="row">128 MB</td><td>256 Mbits</td><td>2 M x 32 x 4</td><td>2</td><td>64 MB</td></tr><tr><td scope="row">256 MB</td><td>128 Mbits</td><td>4 M x 8 x 4</td><td>8</td><td>128 MB</td></tr><tr><td scope="row">256 MB</td><td>256 Mbits</td><td>4 M x 16 x 4</td><td>4</td><td>128 MB </td></tr><tr><td scope="row">512 MB</td><td>256 Mbits</td><td>8 M x 8 x 4</td><td>8</td><td>256 MB</td></tr></table><br><br><a name = "TPXREF107"></a><h3><font face="Lucida Grande,Helvetica,Arial">RAMAddressing</font></h3><p><font face="Geneva,Helvetica,Arial" size="2">Signals A[0&#150;12] on each SDRAM DIMM make up a 13-bit multiplexedaddress bus that can support several different sizes of SDRAM devices. Table4-2 shows the address multiplexing modes used with the devices. </font></p><br><table border = "1"><a name = "TPXREF110"></a><p><b>Table4-2 Address multiplexing modes for SDRAMdevices </b></p><br><font face="Palatino"><b><tr><td scope="row">Device size</td><td>Device configuration</td><td>Size of rowaddress</td><td>Size of columnaddress</td></tr></b></font><tr><td scope="row">64 Mbits</td><td>4 M x 8 x 2</td><td>13</td><td>9</td></tr><tr><td scope="row">64 Mbits</td><td>2 M x 8 x 4</td><td>12</td><td>9</td></tr><tr><td scope="row">64 Mbits</td><td>2 M x 16 x 2</td><td>13</td><td>8</td></tr><tr><td scope="row">64 Mbits</td><td>2 M x 16 x 2</td><td>11</td><td>10</td></tr><tr><td scope="row">64 Mbits</td><td>1 M x 16 x 4</td><td>12</td><td>8</td></tr><tr><td scope="row">64 Mbits</td><td>1 M x 32 x 2</td><td>11</td><td>9</td></tr><tr><td scope="row">64 Mbits</td><td>512 K x 32 x 4</td><td>11</td><td>8</td></tr><tr><td scope="row">128 Mbits</td><td>4 M x 8 x 4</td><td>12</td><td>10</td></tr><tr><td scope="row">128 Mbits</td><td>2 M x 16 x 4</td><td>12</td><td>9</td></tr><tr><td scope="row">128 Mbits</td><td>1 M x 32 x 4</td><td>12</td><td>8</td></tr><tr><td scope="row">256 Mbits</td><td>8 M x 8 x 4</td><td>13</td><td>10</td></tr><tr><td scope="row">256 Mbits</td><td>4 M x 16 x 4</td><td>13</td><td>9</td></tr><tr><td scope="row">256 Mbits</td><td>2 M x 32 x 4</td><td>13</td><td>8</td></tr></table><br><br>    <br><a href="Expansion.html" target="_right"><img src="../Images/previous.gif" border="0"></a><a href="PCI_Expansion_Slots_.html" target="_right"><img src="../Images/next.gif" border="0"></a>&nbsp;<HR>Copyright &#169; 2001 Apple Computer, Inc.  (Last Updated July 18, 2001)<P><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>