{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 19:53:04 2011 " "Info: Processing started: Sun Nov 06 19:53:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buzzer -c buzzer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off buzzer -c buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file buzzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Info: Found entity 1: buzzer" {  } { { "buzzer.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/buzzer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file song.v" { { "Info" "ISGN_ENTITY_NAME" "1 song " "Info: Found entity 1: song" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file song_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 song_top " "Info: Found entity 1: song_top" {  } { { "song_top.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song_top.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "buzzer " "Info: Elaborating entity \"buzzer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "buzzer " "Warning: Processing legacy GDF or BDF entity \"buzzer\" with Max+Plus II bus and instance naming rules" {  } { { "buzzer.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/buzzer.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song_top song_top:inst " "Info: Elaborating entity \"song_top\" for hierarchy \"song_top:inst\"" {  } { { "buzzer.bdf" "inst" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/buzzer.bdf" { { 152 328 424 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song song_top:inst\|song:song_inst " "Info: Elaborating entity \"song\" for hierarchy \"song_top:inst\|song:song_inst\"" {  } { { "song_top.v" "song_inst" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song_top.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 song.v(36) " "Warning (10230): Verilog HDL assignment warning at song.v(36): truncated value with size 32 to match size of target (14)" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 song.v(65) " "Warning (10230): Verilog HDL assignment warning at song.v(65): truncated value with size 32 to match size of target (8)" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "song_top:inst\|song:song_inst\|high\[3\] data_in GND " "Warning (14130): Reduced register \"song_top:inst\|song:song_inst\|high\[3\]\" with stuck data_in port to stuck value GND" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "song_top:inst\|song:song_inst\|high\[2\] data_in GND " "Warning (14130): Reduced register \"song_top:inst\|song:song_inst\|high\[2\]\" with stuck data_in port to stuck value GND" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "song_top:inst\|song:song_inst\|high\[1\] data_in GND " "Warning (14130): Reduced register \"song_top:inst\|song:song_inst\|high\[1\]\" with stuck data_in port to stuck value GND" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "song_top:inst\|song:song_inst\|med\[3\] data_in GND " "Warning (14130): Reduced register \"song_top:inst\|song:song_inst\|med\[3\]\" with stuck data_in port to stuck value GND" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "song_top:inst\|song:song_inst\|low\[3\] data_in GND " "Warning (14130): Reduced register \"song_top:inst\|song:song_inst\|low\[3\]\" with stuck data_in port to stuck value GND" {  } { { "song.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX03/Buzzer/song.v" 62 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Info: Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Info: Implemented 144 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 19:53:07 2011 " "Info: Processing ended: Sun Nov 06 19:53:07 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
