

================================================================
== Vitis HLS Report for 'gau_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2'
================================================================
* Date:           Sun Dec 17 06:33:00 2023

* Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        gau
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262149|   262149|  0.874 ms|  0.874 ms|  262149|  262149|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_ln71 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 9 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pix_gauss = alloca i32 1"   --->   Operation 10 'alloca' 'pix_gauss' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 11 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%xi = alloca i32 1"   --->   Operation 13 'alloca' 'xi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 18 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln32_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln32"   --->   Operation 19 'read' 'sext_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln32_1_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln32_1"   --->   Operation 20 'read' 'sext_ln32_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln32_cast = sext i58 %sext_ln32_read"   --->   Operation 21 'sext' 'sext_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln32_1_cast = sext i58 %sext_ln32_1_read"   --->   Operation 22 'sext' 'sext_ln32_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_34"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_33"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_32"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %xi"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_31"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %pix_gauss"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i504 0, i504 %phi_ln71"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc79.2"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%icmp_ln32 = icmp_eq  i19 %indvar_flatten_load, i19 262144" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 37 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln32 = add i19 %indvar_flatten_load, i19 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 38 'add' 'add_ln32' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc93, void %for.end95.exitStub" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 39 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%xi_load = load i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 40 'load' 'xi_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.60ns)   --->   "%icmp_ln33 = icmp_eq  i10 %xi_load, i10 512" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 41 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i10 0, i10 %xi_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 42 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i10 %select_ln32" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 43 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i10 %select_ln32" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 44 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln33_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 45 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.19ns)   --->   "%line_buf_load = load i9 %line_buf_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 46 'load' 'line_buf_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln45 = icmp_eq  i6 %trunc_ln33, i6 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 47 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.61ns)   --->   "%icmp_ln71 = icmp_eq  i6 %trunc_ln33, i6 63" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 48 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge, void" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 49 'br' 'br_ln71' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.72ns)   --->   "%add_ln33 = add i10 %select_ln32, i10 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 50 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln33 = store i19 %add_ln32, i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln33 = store i10 %add_ln33, i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 52 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln32_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 53 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (1.19ns)   --->   "%line_buf_load = load i9 %line_buf_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 54 'load' 'line_buf_load' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 8, i32 15" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 55 'partselect' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 16, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 56 'partselect' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 57 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln32 & icmp_ln45)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32 8, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 58 'partselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_load14 = load i8 %empty_32"   --->   Operation 59 'load' 'p_load14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_load13 = load i8 %empty_33" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 60 'load' 'p_load13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_34"   --->   Operation 61 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shiftreg_load = load i504 %shiftreg" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 62 'load' 'shiftreg_load' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.56ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i504 0, i504 %shiftreg_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 63 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i504 %select_ln32_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 64 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc79.2.split._crit_edge, void" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 65 'br' 'br_ln45' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln45 = br void %for.inc79.2.split._crit_edge" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 66 'br' 'br_ln45' <Predicate = (!icmp_ln32 & icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_35 = phi i512 %gmem0_addr_read, void, i512 %zext_ln33, void %for.inc93" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 67 'phi' 'empty_35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%pix_gauss_load = load i8 %pix_gauss" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:37]   --->   Operation 68 'load' 'pix_gauss_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_load16 = load i8 %empty"   --->   Operation 69 'load' 'p_load16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_load15 = load i8 %empty_31" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 70 'load' 'p_load15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i512 %empty_35" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 71 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_35, i32 8, i32 511" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 72 'partselect' 'trunc_ln45_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln45, i16 %tmp" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 73 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.19ns)   --->   "%store_ln45 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %tmp_5, i3 7" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 74 'store' 'store_ln45' <Predicate = (!icmp_ln32)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %pix_gauss_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:37]   --->   Operation 75 'zext' 'zext_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i8 %tmp_s" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 76 'zext' 'zext_ln63' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i8 %p_load15" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 77 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln45_cast = zext i8 %trunc_ln45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45]   --->   Operation 78 'zext' 'trunc_ln45_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %p_load"   --->   Operation 79 'zext' 'p_cast11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %p_load16"   --->   Operation 80 'zext' 'p_cast10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %p_load14"   --->   Operation 81 'zext' 'p_cast12' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %tmp_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 82 'zext' 'tmp_4_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.70ns)   --->   "%tmp1 = add i9 %p_cast10, i9 %p_cast11"   --->   Operation 83 'add' 'tmp1' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i9 %tmp1"   --->   Operation 84 'zext' 'tmp1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.70ns)   --->   "%tmp2 = add i9 %p_cast12, i9 %tmp_4_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 85 'add' 'tmp2' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 86 'zext' 'tmp2_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.71ns)   --->   "%tmp146 = add i10 %tmp2_cast, i10 %tmp1_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 87 'add' 'tmp146' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp146, i1 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41]   --->   Operation 88 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i11 %tmp7" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 89 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.73ns)   --->   "%add_ln63 = add i12 %zext_ln63_3, i12 %zext_ln63_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 90 'add' 'add_ln63' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln63_2 = add i9 %zext_ln63, i9 %trunc_ln45_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 91 'add' 'add_ln63_2' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i9 %add_ln63_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 92 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.71ns)   --->   "%add_ln63_3 = add i10 %zext_ln63_4, i10 %zext_ln37" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 93 'add' 'add_ln63_3' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %trunc_ln45, i8 %empty_34" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 94 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %tmp_1, i8 %empty_33" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 95 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %tmp_s, i8 %empty_32" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 96 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %p_load, i8 %empty_31" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 97 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %p_load13, i8 %empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 98 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln33 = store i8 %p_load14, i8 %pix_gauss" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 99 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_3 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln33 = store i504 %trunc_ln45_1, i504 %shiftreg" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 100 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.71>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln32_1_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 103 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%phi_ln71_load = load i504 %phi_ln71" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 104 'load' 'phi_ln71_load' <Predicate = (!icmp_ln32 & !icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 106 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.56ns)   --->   "%select_ln32_2 = select i1 %icmp_ln33, i504 0, i504 %phi_ln71_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32]   --->   Operation 107 'select' 'select_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:34]   --->   Operation 108 'specpipeline' 'specpipeline_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 109 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_load13, i2 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 110 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i10 %shl_ln" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 111 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i10 %add_ln63_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 112 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_1 = add i12 %add_ln63, i12 %zext_ln63_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 113 'add' 'add_ln63_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%pix_gauss_1 = add i12 %add_ln63_1, i12 %zext_ln63_5" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63]   --->   Operation 114 'add' 'pix_gauss_1' <Predicate = (!icmp_ln32)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %pix_gauss_1, i32 4, i32 11" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 115 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %trunc_ln3, i504 %select_ln32_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 116 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %select_ln32_2, i32 8, i32 503" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 117 'partselect' 'tmp_8' <Predicate = (!icmp_ln32 & !icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %trunc_ln3, i496 %tmp_8" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 118 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln32 & !icmp_ln71)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.56ns)   --->   "%select_ln71 = select i1 %icmp_ln71, i504 0, i504 %tmp_9" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 119 'select' 'select_ln71' <Predicate = (!icmp_ln32)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln33 = store i504 %select_ln71, i504 %phi_ln71" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 120 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.38>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc79.2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33]   --->   Operation 121 'br' 'br_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 122 [1/1] (2.43ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln, i64 18446744073709551615" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 122 'write' 'write_ln71' <Predicate = (icmp_ln71)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln71 = br void %._crit_edge" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71]   --->   Operation 123 'br' 'br_ln71' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	'alloca' operation ('xi') [11]  (0 ns)
	'load' operation ('xi_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33) on local variable 'xi' [49]  (0 ns)
	'icmp' operation ('icmp_ln33', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33) [52]  (0.605 ns)
	'select' operation ('select_ln32', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32) [53]  (0.303 ns)
	'getelementptr' operation ('line_buf_addr', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41) [61]  (0 ns)
	'load' operation ('line_buf_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:41) on array 'line_buf' [62]  (1.2 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32) [42]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45) on port 'gmem0' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45) [68]  (2.43 ns)

 <State 3>: 2.38ns
The critical path consists of the following:
	'load' operation ('shiftreg_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32) on local variable 'shiftreg' [48]  (0 ns)
	'select' operation ('select_ln32_1', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:32) [54]  (0.568 ns)
	multiplexor before 'phi' operation ('empty_35', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45) with incoming values : ('zext_ln33', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33) ('gmem0_addr_read', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45) [71]  (0.387 ns)
	'phi' operation ('empty_35', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45) with incoming values : ('zext_ln33', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33) ('gmem0_addr_read', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:45) [71]  (0 ns)
	'add' operation ('add_ln63_2', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63) [98]  (0.705 ns)
	'add' operation ('add_ln63_3', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63) [100]  (0.715 ns)

 <State 4>: 1.71ns
The critical path consists of the following:
	'add' operation ('add_ln63_1', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63) [102]  (0 ns)
	'add' operation ('pix_gauss', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:63) [103]  (0.756 ns)
	'select' operation ('select_ln71', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71) [115]  (0.568 ns)
	'store' operation ('store_ln33', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:33) of variable 'select_ln71', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71 on local variable 'phi_ln71' [125]  (0.387 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln71', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/gau.cpp:71) [109]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
