INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:20:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 2.031ns (30.722%)  route 4.580ns (69.278%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2825, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X18Y146        FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y146        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q_reg/Q
                         net (fo=19, routed)          0.438     1.200    lsq2/handshake_lsq_lsq2_core/ldq_alloc_0_q
    SLICE_X19Y145        LUT4 (Prop_lut4_I0_O)        0.043     1.243 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.243    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X19Y145        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.494 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.494    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.598 f  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/O[0]
                         net (fo=5, routed)           0.354     1.952    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_7
    SLICE_X18Y146        LUT3 (Prop_lut3_I0_O)        0.120     2.072 r  lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.343     2.416    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X17Y147        LUT6 (Prop_lut6_I1_O)        0.043     2.459 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_4__0/O
                         net (fo=1, routed)           0.173     2.632    lsq2/handshake_lsq_lsq2_core/fullReg_i_4__0_n_0
    SLICE_X18Y147        LUT5 (Prop_lut5_I4_O)        0.043     2.675 r  lsq2/handshake_lsq_lsq2_core/fullReg_i_2__0/O
                         net (fo=3, routed)           0.249     2.924    control_merge1/tehb/control/lsq2_ldData_0_valid
    SLICE_X17Y147        LUT5 (Prop_lut5_I3_O)        0.043     2.967 r  control_merge1/tehb/control/fullReg_i_3__7/O
                         net (fo=71, routed)          0.417     3.384    control_merge1/tehb/control/transmitValue_reg
    SLICE_X16Y151        LUT6 (Prop_lut6_I0_O)        0.043     3.427 f  control_merge1/tehb/control/ltOp_carry__1_i_10/O
                         net (fo=7, routed)           0.320     3.748    control_merge1/tehb/control/dataReg_reg[23]
    SLICE_X16Y151        LUT4 (Prop_lut4_I1_O)        0.043     3.791 f  control_merge1/tehb/control/level4_c1[25]_i_10/O
                         net (fo=3, routed)           0.180     3.971    control_merge1/tehb/control/level4_c1[25]_i_10_n_0
    SLICE_X15Y151        LUT6 (Prop_lut6_I4_O)        0.043     4.014 r  control_merge1/tehb/control/ltOp_carry_i_9/O
                         net (fo=14, routed)          0.553     4.567    control_merge1/tehb/control/addf0/ieee2nfloat_0/sfracX1__0
    SLICE_X14Y148        LUT6 (Prop_lut6_I1_O)        0.043     4.610 r  control_merge1/tehb/control/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.276     4.886    addf0/operator/ltOp_carry__1_0[3]
    SLICE_X12Y148        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.073 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.073    addf0/operator/ltOp_carry__0_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.123 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.124    addf0/operator/ltOp_carry__1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.174 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.174    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.296 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.207     5.503    control_merge1/tehb/control/CO[0]
    SLICE_X12Y152        LUT2 (Prop_lut2_I0_O)        0.127     5.630 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.727    addf0/operator/p_1_in[0]
    SLICE_X13Y152        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     5.988 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.509     6.498    addf0/operator/RightShifterComponent/O[2]
    SLICE_X14Y152        LUT6 (Prop_lut6_I2_O)        0.118     6.616 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.192     6.807    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X16Y153        LUT4 (Prop_lut4_I0_O)        0.043     6.850 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.269     7.119    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X19Y152        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=2825, unset)         0.483     7.183    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y152        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X19Y152        FDRE (Setup_fdre_C_R)       -0.295     6.852    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.852    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 -0.267    




