static int F_1 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_4 , int V_5 )\r\n{\r\nint V_6 ;\r\nT_1 V_7 [ V_8 ] ;\r\nstruct V_9 V_10 [ 1 ] = {\r\n{\r\n. V_11 = V_2 -> V_12 -> V_13 ,\r\n. V_14 = 0 ,\r\n. V_5 = 1 + V_5 ,\r\n. V_7 = V_7 ,\r\n}\r\n} ;\r\nif ( 1 + V_5 > sizeof( V_7 ) ) {\r\nF_2 ( & V_2 -> V_15 -> V_16 ,\r\nL_1 ,\r\nV_17 , V_3 , V_5 ) ;\r\nreturn - V_18 ;\r\n}\r\nV_7 [ 0 ] = V_3 ;\r\nmemcpy ( & V_7 [ 1 ] , V_4 , V_5 ) ;\r\nV_6 = F_3 ( V_2 -> V_15 , V_10 , 1 ) ;\r\nif ( V_6 == 1 ) {\r\nV_6 = 0 ;\r\n} else {\r\nF_2 ( & V_2 -> V_15 -> V_16 , L_2 \\r\nL_3 , V_17 , V_6 , V_3 , V_5 ) ;\r\nV_6 = - V_19 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_4 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_4 , int V_5 )\r\n{\r\nint V_6 ;\r\nT_1 V_7 [ V_8 ] ;\r\nstruct V_9 V_10 [ 2 ] = {\r\n{\r\n. V_11 = V_2 -> V_12 -> V_13 ,\r\n. V_14 = 0 ,\r\n. V_5 = 1 ,\r\n. V_7 = & V_3 ,\r\n} , {\r\n. V_11 = V_2 -> V_12 -> V_13 ,\r\n. V_14 = V_20 ,\r\n. V_5 = V_5 ,\r\n. V_7 = V_7 ,\r\n}\r\n} ;\r\nif ( V_5 > sizeof( V_7 ) ) {\r\nF_2 ( & V_2 -> V_15 -> V_16 ,\r\nL_4 ,\r\nV_17 , V_3 , V_5 ) ;\r\nreturn - V_18 ;\r\n}\r\nV_6 = F_3 ( V_2 -> V_15 , V_10 , 2 ) ;\r\nif ( V_6 == 2 ) {\r\nmemcpy ( V_4 , V_7 , V_5 ) ;\r\nV_6 = 0 ;\r\n} else {\r\nF_2 ( & V_2 -> V_15 -> V_16 , L_5 \\r\nL_3 , V_17 , V_6 , V_3 , V_5 ) ;\r\nV_6 = - V_19 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_5 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nreturn F_1 ( V_2 , V_3 , & V_4 , 1 ) ;\r\n}\r\nstatic int F_6 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_4 )\r\n{\r\nreturn F_4 ( V_2 , V_3 , V_4 , 1 ) ;\r\n}\r\nstatic int F_7 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nif ( V_4 == 0xff )\r\nreturn 0 ;\r\nelse\r\nreturn F_1 ( V_2 , V_3 , & V_4 , 1 ) ;\r\n}\r\nstatic int F_8 ( struct V_21 * V_22 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nstruct V_24 * V_25 = & V_22 -> V_26 ;\r\nint V_6 = 0 , V_27 ;\r\nunsigned int V_28 , V_29 , V_30 , V_31 , V_32 ;\r\nT_1 V_33 , V_34 ;\r\nT_2 V_35 ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_6 \\r\nL_7 , V_36 ,\r\nV_25 -> V_37 , V_25 -> V_38 , V_25 -> V_39 ) ;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 1 ) ;\r\nfor ( V_27 = 0 ; V_27 < F_10 ( V_42 ) ; V_27 ++ ) {\r\nif ( V_25 -> V_38 <= V_42 [ V_27 ] . V_43 )\r\nbreak;\r\n}\r\nif ( V_27 == F_10 ( V_42 ) )\r\ngoto V_44;\r\nV_35 = V_25 -> V_38 ;\r\nV_35 *= V_42 [ V_27 ] . div ;\r\nif ( V_35 >= 2600000000UL )\r\nV_33 = 0x0e | V_42 [ V_27 ] . V_45 ;\r\nelse\r\nV_33 = 0x06 | V_42 [ V_27 ] . V_45 ;\r\nV_6 = F_5 ( V_2 , 0x02 , V_33 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nif ( V_35 >= 2UL * 76 * V_2 -> V_12 -> clock ) {\r\nV_28 = 1 ;\r\nV_34 = 0x00 ;\r\n} else if ( V_35 >= 1UL * 76 * V_2 -> V_12 -> clock ) {\r\nV_28 = 2 ;\r\nV_34 = 0x10 ;\r\n} else {\r\nV_28 = 4 ;\r\nV_34 = 0x20 ;\r\n}\r\nV_32 = 2UL * V_2 -> V_12 -> clock / V_28 ;\r\nV_29 = F_11 ( V_35 , V_32 , & V_30 ) ;\r\nV_31 = 1UL * V_30 * ( 1 << 20 ) / V_32 ;\r\nV_6 = F_5 ( V_2 , 0x18 , V_34 | ( ( V_31 >> 16 ) & 0xff ) ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x1a , ( V_31 >> 8 ) & 0xff ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x1b , ( V_31 >> 0 ) & 0xff ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x1c , V_29 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nif ( V_2 -> V_12 -> clock >= 28000000 ) {\r\nV_6 = F_5 ( V_2 , 0x4b , 0x22 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\n}\r\nif ( V_42 [ V_27 ] . V_45 == 0x00 ) {\r\nif ( V_25 -> V_38 <= 794000000 )\r\nV_33 = 0x9f ;\r\nelse\r\nV_33 = 0x8f ;\r\nV_6 = F_5 ( V_2 , 0x2d , V_33 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\n}\r\nfor ( V_27 = 0 ; V_27 < F_10 ( V_46 ) ; V_27 ++ ) {\r\nif ( V_25 -> V_38 <= V_46 [ V_27 ] . V_43 )\r\nbreak;\r\n}\r\nif ( V_27 == F_10 ( V_46 ) )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x25 , V_46 [ V_27 ] . V_47 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x27 , V_46 [ V_27 ] . V_48 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x28 , V_46 [ V_27 ] . V_49 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x29 , V_46 [ V_27 ] . V_50 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x2b , V_46 [ V_27 ] . V_51 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x2c , V_46 [ V_27 ] . V_52 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x2d , V_46 [ V_27 ] . V_53 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x30 , V_46 [ V_27 ] . V_54 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x44 , V_46 [ V_27 ] . V_55 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x50 , V_46 [ V_27 ] . V_56 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x53 , V_46 [ V_27 ] . V_57 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x5f , V_46 [ V_27 ] . V_58 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x61 , V_46 [ V_27 ] . V_59 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x62 , V_46 [ V_27 ] . V_60 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x63 , V_46 [ V_27 ] . V_61 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x67 , V_46 [ V_27 ] . V_62 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x68 , V_46 [ V_27 ] . V_63 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x69 , V_46 [ V_27 ] . V_64 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x6a , V_46 [ V_27 ] . V_65 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x6b , V_46 [ V_27 ] . V_66 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x6c , V_46 [ V_27 ] . V_67 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x6d , V_46 [ V_27 ] . V_68 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x6e , V_46 [ V_27 ] . V_69 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_7 ( V_2 , 0x6f , V_46 [ V_27 ] . V_70 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nfor ( V_27 = 0 ; V_27 < F_10 ( V_71 ) ; V_27 ++ ) {\r\nif ( V_25 -> V_39 <= V_71 [ V_27 ] . V_43 )\r\nbreak;\r\n}\r\nif ( V_27 == F_10 ( V_71 ) )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x36 , V_71 [ V_27 ] . V_72 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x37 , 1UL * V_2 -> V_12 -> clock * \\r\nV_71 [ V_27 ] . V_73 / 1000000000 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x39 , V_71 [ V_27 ] . V_74 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x2e , 0x09 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nfor ( V_27 = 0 ; V_27 < 5 ; V_27 ++ ) {\r\nV_6 = F_6 ( V_2 , 0x2f , & V_33 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nif ( ( V_33 & 0xc0 ) == 0xc0 )\r\nbreak;\r\nV_6 = F_5 ( V_2 , 0x2e , 0x01 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nV_6 = F_5 ( V_2 , 0x2e , 0x09 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nF_12 ( 5000 , 25000 ) ;\r\n}\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_8 , V_36 , V_27 ) ;\r\nV_6 = F_5 ( V_2 , 0x2e , 0x01 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nreturn 0 ;\r\nV_44:\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_9 , V_36 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_13 ( struct V_21 * V_22 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nint V_6 , V_27 ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_10 , V_36 ) ;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 1 ) ;\r\nfor ( V_27 = 0 ; V_27 < F_10 ( V_75 ) ; V_27 ++ ) {\r\nV_6 = F_5 ( V_2 , V_75 [ V_27 ] . V_3 ,\r\nV_75 [ V_27 ] . V_4 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\n}\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nreturn 0 ;\r\nV_44:\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_9 , V_36 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_14 ( struct V_21 * V_22 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nint V_6 ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_10 , V_36 ) ;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 1 ) ;\r\nV_6 = F_5 ( V_2 , 0x02 , 0x0a ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nreturn 0 ;\r\nV_44:\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_9 , V_36 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_15 ( struct V_21 * V_22 , T_3 * V_38 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_10 , V_36 ) ;\r\n* V_38 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_21 * V_22 )\r\n{\r\nstruct V_1 * V_2 = V_22 -> V_23 ;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_10 , V_36 ) ;\r\nF_17 ( V_22 -> V_23 ) ;\r\nreturn 0 ;\r\n}\r\nstruct V_21 * F_18 ( struct V_21 * V_22 ,\r\nstruct V_76 * V_15 , const struct V_77 * V_12 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_6 ;\r\nT_1 V_78 ;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 1 ) ;\r\nV_2 = F_19 ( sizeof( struct V_1 ) , V_79 ) ;\r\nif ( ! V_2 ) {\r\nV_6 = - V_80 ;\r\nF_20 ( & V_15 -> V_16 , L_11 , V_17 ) ;\r\ngoto V_44;\r\n}\r\nV_2 -> V_12 = V_12 ;\r\nV_2 -> V_15 = V_15 ;\r\nV_6 = F_6 ( V_2 , 0x01 , & V_78 ) ;\r\nif ( V_6 < 0 )\r\ngoto V_44;\r\nF_9 ( & V_2 -> V_15 -> V_16 , L_12 , V_36 , V_78 ) ;\r\nswitch ( V_78 ) {\r\ncase 0x56 :\r\ncase 0x5a :\r\nbreak;\r\ndefault:\r\ngoto V_44;\r\n}\r\nF_21 ( & V_2 -> V_15 -> V_16 ,\r\nL_13 ,\r\nV_17 ) ;\r\nV_22 -> V_23 = V_2 ;\r\nmemcpy ( & V_22 -> V_40 . V_81 , & V_82 ,\r\nsizeof( struct V_83 ) ) ;\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nreturn V_22 ;\r\nV_44:\r\nif ( V_22 -> V_40 . V_41 )\r\nV_22 -> V_40 . V_41 ( V_22 , 0 ) ;\r\nF_9 ( & V_15 -> V_16 , L_9 , V_36 , V_6 ) ;\r\nF_17 ( V_2 ) ;\r\nreturn NULL ;\r\n}
