// Seed: 1400368255
module module_0;
  logic id_0 = id_0;
  logic id_1, id_2;
  assign id_0 = id_0 % id_2;
  assign id_1 = 1;
  logic id_3;
  logic id_4;
endmodule
`timescale 1ps / 1ps
