{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 12:32:07 2025 " "Info: Processing started: Fri May 09 12:32:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SequenceDetector -c SequenceDetector --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceDetector -c SequenceDetector --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW4 " "Info: Assuming node \"SW4\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 104 -40 128 120 "SW4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW2 " "Info: Assuming node \"SW2\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW1 " "Info: Assuming node \"SW1\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 8 -40 128 24 "SW1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW3 " "Info: Assuming node \"SW3\" is an undefined clock" {  } { { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 72 -40 128 88 "SW3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Flags:inst16\|E " "Info: Detected gated clock \"Flags:inst16\|E\" as buffer" {  } { { "Flags.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Flags.bdf" { { 376 648 712 424 "E" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Flags:inst16\|E" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register 7474:AB\|10 register 7474:AB\|10 389.26 MHz 2.569 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 389.26 MHz between source register \"7474:AB\|10\" and destination register \"7474:AB\|10\" (period= 2.569 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.367 ns + Longest register register " "Info: + Longest register to register delay is 2.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:AB\|10 1 REG LC_X1_Y10_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.865 ns) + CELL(0.088 ns) 0.953 ns A:inst28\|2andF1orF2~0 2 COMB LC_X1_Y10_N0 4 " "Info: 2: + IC(0.865 ns) + CELL(0.088 ns) = 0.953 ns; Loc. = LC_X1_Y10_N0; Fanout = 4; COMB Node = 'A:inst28\|2andF1orF2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { 7474:AB|10 A:inst28|2andF1orF2~0 } "NODE_NAME" } } { "A.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/A.bdf" { { -40 600 664 8 "2andF1orF2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 1.181 ns Treset:inst\|Y 3 COMB LC_X1_Y10_N1 3 " "Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 1.181 ns; Loc. = LC_X1_Y10_N1; Fanout = 3; COMB Node = 'Treset:inst\|Y'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { A:inst28|2andF1orF2~0 Treset:inst|Y } "NODE_NAME" } } { "Treset.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Treset.bdf" { { 328 1320 1384 376 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.368 ns) 2.367 ns 7474:AB\|10 4 REG LC_X1_Y10_N9 12 " "Info: 4: + IC(0.818 ns) + CELL(0.368 ns) = 2.367 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.544 ns ( 22.98 % ) " "Info: Total cell delay = 0.544 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 77.02 % ) " "Info: Total interconnect delay = 1.823 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { 7474:AB|10 A:inst28|2andF1orF2~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { 7474:AB|10 {} A:inst28|2andF1orF2~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.865ns 0.140ns 0.818ns } { 0.000ns 0.088ns 0.088ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.129 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.547 ns) 2.129 ns 7474:AB\|10 2 REG LC_X1_Y10_N9 12 " "Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.77 % ) " "Info: Total cell delay = 1.677 ns ( 78.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 21.23 % ) " "Info: Total interconnect delay = 0.452 ns ( 21.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.129 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.547 ns) 2.129 ns 7474:AB\|10 2 REG LC_X1_Y10_N9 12 " "Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.77 % ) " "Info: Total cell delay = 1.677 ns ( 78.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 21.23 % ) " "Info: Total interconnect delay = 0.452 ns ( 21.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { 7474:AB|10 A:inst28|2andF1orF2~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.367 ns" { 7474:AB|10 {} A:inst28|2andF1orF2~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.865ns 0.140ns 0.818ns } { 0.000ns 0.088ns 0.088ns 0.368ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW4 " "Info: No valid register-to-register data paths exist for clock \"SW4\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW2 " "Info: No valid register-to-register data paths exist for clock \"SW2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW1 " "Info: No valid register-to-register data paths exist for clock \"SW1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW3 " "Info: No valid register-to-register data paths exist for clock \"SW3\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7474:AB\|10 SW2 Clock 6.973 ns register " "Info: tsu for register \"7474:AB\|10\" (data pin = \"SW2\", clock pin = \"Clock\") is 6.973 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.073 ns + Longest pin register " "Info: + Longest pin to register delay is 9.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SW2 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'SW2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.088 ns) + CELL(0.088 ns) 6.311 ns Treset:inst\|I~0 2 COMB LC_X1_Y11_N8 3 " "Info: 2: + IC(5.088 ns) + CELL(0.088 ns) = 6.311 ns; Loc. = LC_X1_Y11_N8; Fanout = 3; COMB Node = 'Treset:inst\|I~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { SW2 Treset:inst|I~0 } "NODE_NAME" } } { "Treset.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Treset.bdf" { { 240 784 848 288 "I" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.454 ns) 7.887 ns Treset:inst\|Y 3 COMB LC_X1_Y10_N1 3 " "Info: 3: + IC(1.122 ns) + CELL(0.454 ns) = 7.887 ns; Loc. = LC_X1_Y10_N1; Fanout = 3; COMB Node = 'Treset:inst\|Y'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { Treset:inst|I~0 Treset:inst|Y } "NODE_NAME" } } { "Treset.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Treset.bdf" { { 328 1320 1384 376 "Y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.368 ns) 9.073 ns 7474:AB\|10 4 REG LC_X1_Y10_N9 12 " "Info: 4: + IC(0.818 ns) + CELL(0.368 ns) = 9.073 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 22.54 % ) " "Info: Total cell delay = 2.045 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.028 ns ( 77.46 % ) " "Info: Total interconnect delay = 7.028 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { SW2 Treset:inst|I~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { SW2 {} SW2~out0 {} Treset:inst|I~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.000ns 5.088ns 1.122ns 0.818ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.368ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.129 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.547 ns) 2.129 ns 7474:AB\|10 2 REG LC_X1_Y10_N9 12 " "Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N9; Fanout = 12; REG Node = '7474:AB\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.77 % ) " "Info: Total cell delay = 1.677 ns ( 78.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 21.23 % ) " "Info: Total interconnect delay = 0.452 ns ( 21.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { SW2 Treset:inst|I~0 Treset:inst|Y 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { SW2 {} SW2~out0 {} Treset:inst|I~0 {} Treset:inst|Y {} 7474:AB|10 {} } { 0.000ns 0.000ns 5.088ns 1.122ns 0.818ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.368ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|10 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Led3 7474:AB\|9 9.825 ns register " "Info: tco from clock \"Clock\" to destination pin \"Led3\" through register \"7474:AB\|9\" is 9.825 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.129 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Clock 1 CLK PIN_10 5 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 5; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { -24 -40 128 -8 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.547 ns) 2.129 ns 7474:AB\|9 2 REG LC_X1_Y10_N5 10 " "Info: 2: + IC(0.452 ns) + CELL(0.547 ns) = 2.129 ns; Loc. = LC_X1_Y10_N5; Fanout = 10; REG Node = '7474:AB\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Clock 7474:AB|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 78.77 % ) " "Info: Total cell delay = 1.677 ns ( 78.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.452 ns ( 21.23 % ) " "Info: Total interconnect delay = 0.452 ns ( 21.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|9 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.523 ns + Longest register pin " "Info: + Longest register to pin delay is 7.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:AB\|9 1 REG LC_X1_Y10_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N5; Fanout = 10; REG Node = '7474:AB\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:AB|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.059 ns) + CELL(0.340 ns) 3.399 ns Led3:inst14\|inst2~0 2 COMB LC_X20_Y2_N5 1 " "Info: 2: + IC(3.059 ns) + CELL(0.340 ns) = 3.399 ns; Loc. = LC_X20_Y2_N5; Fanout = 1; COMB Node = 'Led3:inst14\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { 7474:AB|9 Led3:inst14|inst2~0 } "NODE_NAME" } } { "Led3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led3.bdf" { { 272 656 720 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.225 ns) 4.170 ns Led3:inst14\|inst2~1 3 COMB LC_X20_Y2_N4 1 " "Info: 3: + IC(0.546 ns) + CELL(0.225 ns) = 4.170 ns; Loc. = LC_X20_Y2_N4; Fanout = 1; COMB Node = 'Led3:inst14\|inst2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { Led3:inst14|inst2~0 Led3:inst14|inst2~1 } "NODE_NAME" } } { "Led3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led3.bdf" { { 272 656 720 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(1.622 ns) 7.523 ns Led3 4 PIN PIN_79 0 " "Info: 4: + IC(1.731 ns) + CELL(1.622 ns) = 7.523 ns; Loc. = PIN_79; Fanout = 0; PIN Node = 'Led3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.353 ns" { Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 664 1288 1464 680 "Led3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 29.07 % ) " "Info: Total cell delay = 2.187 ns ( 29.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.336 ns ( 70.93 % ) " "Info: Total interconnect delay = 5.336 ns ( 70.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { 7474:AB|9 Led3:inst14|inst2~0 Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { 7474:AB|9 {} Led3:inst14|inst2~0 {} Led3:inst14|inst2~1 {} Led3 {} } { 0.000ns 3.059ns 0.546ns 1.731ns } { 0.000ns 0.340ns 0.225ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { Clock 7474:AB|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.129 ns" { Clock {} Clock~out0 {} 7474:AB|9 {} } { 0.000ns 0.000ns 0.452ns } { 0.000ns 1.130ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.523 ns" { 7474:AB|9 Led3:inst14|inst2~0 Led3:inst14|inst2~1 Led3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.523 ns" { 7474:AB|9 {} Led3:inst14|inst2~0 {} Led3:inst14|inst2~1 {} Led3 {} } { 0.000ns 3.059ns 0.546ns 1.731ns } { 0.000ns 0.340ns 0.225ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW2 Led2 11.370 ns Longest " "Info: Longest tpd from source pin \"SW2\" to destination pin \"Led2\" is 11.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SW2 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'SW2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.085 ns) + CELL(0.088 ns) 6.308 ns Led2:inst13\|inst3~1 2 COMB LC_X1_Y11_N5 1 " "Info: 2: + IC(5.085 ns) + CELL(0.088 ns) = 6.308 ns; Loc. = LC_X1_Y11_N5; Fanout = 1; COMB Node = 'Led2:inst13\|inst3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.173 ns" { SW2 Led2:inst13|inst3~1 } "NODE_NAME" } } { "Led2.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led2.bdf" { { 232 552 616 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.340 ns) 6.966 ns Led2:inst13\|inst3~2 3 COMB LC_X1_Y11_N2 1 " "Info: 3: + IC(0.318 ns) + CELL(0.340 ns) = 6.966 ns; Loc. = LC_X1_Y11_N2; Fanout = 1; COMB Node = 'Led2:inst13\|inst3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { Led2:inst13|inst3~1 Led2:inst13|inst3~2 } "NODE_NAME" } } { "Led2.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Led2.bdf" { { 232 552 616 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.782 ns) + CELL(1.622 ns) 11.370 ns Led2 4 PIN PIN_77 0 " "Info: 4: + IC(2.782 ns) + CELL(1.622 ns) = 11.370 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'Led2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { Led2:inst13|inst3~2 Led2 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 416 1288 1464 432 "Led2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 28.01 % ) " "Info: Total cell delay = 3.185 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.185 ns ( 71.99 % ) " "Info: Total interconnect delay = 8.185 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.370 ns" { SW2 Led2:inst13|inst3~1 Led2:inst13|inst3~2 Led2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.370 ns" { SW2 {} SW2~out0 {} Led2:inst13|inst3~1 {} Led2:inst13|inst3~2 {} Led2 {} } { 0.000ns 0.000ns 5.085ns 0.318ns 2.782ns } { 0.000ns 1.135ns 0.088ns 0.340ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Flags:inst16\|7474:inst\|10 SW4 SW2 1.989 ns register " "Info: th for register \"Flags:inst16\|7474:inst\|10\" (data pin = \"SW4\", clock pin = \"SW2\") is 1.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW2 destination 7.171 ns + Longest register " "Info: + Longest clock path from clock \"SW2\" to destination register is 7.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns SW2 1 CLK PIN_91 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_91; Fanout = 10; CLK Node = 'SW2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 40 -40 128 56 "SW2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.225 ns) 2.812 ns Flags:inst16\|E 2 COMB LC_X1_Y11_N9 2 " "Info: 2: + IC(1.452 ns) + CELL(0.225 ns) = 2.812 ns; Loc. = LC_X1_Y11_N9; Fanout = 2; COMB Node = 'Flags:inst16\|E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { SW2 Flags:inst16|E } "NODE_NAME" } } { "Flags.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/Flags.bdf" { { 376 648 712 424 "E" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.812 ns) + CELL(0.547 ns) 7.171 ns Flags:inst16\|7474:inst\|10 3 REG LC_X1_Y11_N4 2 " "Info: 3: + IC(3.812 ns) + CELL(0.547 ns) = 7.171 ns; Loc. = LC_X1_Y11_N4; Fanout = 2; REG Node = 'Flags:inst16\|7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.359 ns" { Flags:inst16|E Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.907 ns ( 26.59 % ) " "Info: Total cell delay = 1.907 ns ( 26.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 73.41 % ) " "Info: Total interconnect delay = 5.264 ns ( 73.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { SW2 Flags:inst16|E Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { SW2 {} SW2~out0 {} Flags:inst16|E {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 1.452ns 3.812ns } { 0.000ns 1.135ns 0.225ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW4 1 CLK PIN_4 8 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 8; CLK Node = 'SW4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW4 } "NODE_NAME" } } { "SequenceDetector.bdf" "" { Schematic "C:/altera/91sp2/quartus/Project Quartus/SequenceDetector/SequenceDetector.bdf" { { 104 -40 128 120 "SW4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.597 ns) + CELL(0.467 ns) 5.194 ns Flags:inst16\|7474:inst\|10 2 REG LC_X1_Y11_N4 2 " "Info: 2: + IC(3.597 ns) + CELL(0.467 ns) = 5.194 ns; Loc. = LC_X1_Y11_N4; Fanout = 2; REG Node = 'Flags:inst16\|7474:inst\|10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.064 ns" { SW4 Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.597 ns ( 30.75 % ) " "Info: Total cell delay = 1.597 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.597 ns ( 69.25 % ) " "Info: Total interconnect delay = 3.597 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { SW4 Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { SW4 {} SW4~out0 {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 3.597ns } { 0.000ns 1.130ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { SW2 Flags:inst16|E Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { SW2 {} SW2~out0 {} Flags:inst16|E {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 1.452ns 3.812ns } { 0.000ns 1.135ns 0.225ns 0.547ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { SW4 Flags:inst16|7474:inst|10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { SW4 {} SW4~out0 {} Flags:inst16|7474:inst|10 {} } { 0.000ns 0.000ns 3.597ns } { 0.000ns 1.130ns 0.467ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 12:32:07 2025 " "Info: Processing ended: Fri May 09 12:32:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
