// Seed: 1669174906
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7
);
  wire id_9;
  assign id_3 = id_2;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input tri1 id_2,
    input logic id_3,
    input wor id_4,
    input wire id_5,
    input logic id_6,
    input supply0 id_7,
    input wand id_8,
    input logic id_9,
    output wand id_10,
    output logic id_11,
    output supply1 id_12,
    input tri0 id_13,
    input uwire id_14
);
  always begin
    if (id_6) id_11 <= id_6;
    if (id_3) begin
      id_11 <= id_9;
    end
    id_11 = id_3;
    id_1  = id_9;
  end
  module_0(
      id_8, id_2, id_4, id_12, id_4, id_4, id_7, id_4
  );
endmodule
