<div id="pf36" class="pf w0 h0" data-page-no="36"><div class="pc pc36 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg36.png"/><div class="t m0 x8d h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-7.<span class="_ _1a"> </span>Interrupt vector assignments (continued)</div><div class="t m0 x1 h1e y1a6 ff1 fs4 fc0 sc0 ls0 ws1b2">Address<span class="_ _47"> </span>Vector IRQ<span class="fs9 fc1 ls18e v4">1</span>NVIC</div><div class="t m0 x23 h10 y330 ff1 fs4 fc0 sc0 ls0">IPR</div><div class="t m0 xa2 h10 y331 ff1 fs4 fc0 sc0 ls0">register</div><div class="t m0 xc h1e y332 ff1 fs4 fc0 sc0 ls0 ws190">number<span class="fs9 fc1 v4">2</span></div><div class="t m0 xa3 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Source module<span class="_ _7d"> </span>Source description</div><div class="t m0 x2c h7 y1db ff2 fs4 fc0 sc0 ls0 ws0">0x0000_0090<span class="_ _21"> </span>36<span class="_ _4b"> </span>20<span class="_ _95"> </span>5<span class="_ _19"> </span>RTC<span class="_ _22"> </span>Alarm interrupt</div><div class="t m0 x2c h7 y1ab ff2 fs4 fc0 sc0 ls0 ws0">0x0000_0094<span class="_ _21"> </span>37<span class="_ _4b"> </span>21<span class="_ _95"> </span>5<span class="_ _19"> </span>RTC<span class="_ _22"> </span>Seconds interrupt</div><div class="t m0 x2c h7 y1ac ff2 fs4 fc0 sc0 ls0 ws0">0x0000_0098<span class="_ _21"> </span>38<span class="_ _4b"> </span>22<span class="_ _95"> </span>5<span class="_ _19"> </span>PIT<span class="_ _32"> </span>Single interrupt vector for all channels</div><div class="t m0 x2c h7 y333 ff2 fs4 fc0 sc0 ls0 ws1b5">0x0000_009C 39 23 5<span class="_ _19"> </span>—<span class="_ _1e"> </span>—</div><div class="t m0 x2c h7 y2b9 ff2 fs4 fc0 sc0 ls0 ws0">0x0000_00A0<span class="_ _95"> </span>40<span class="_ _4b"> </span>24<span class="_ _4b"> </span>6<span class="_ _91"> </span>USB OTG</div><div class="t m0 x2c h7 y2ba ff2 fs4 fc0 sc0 ls0 ws1b5">0x0000_00A4<span class="_ _95"> </span>41 25 6<span class="_ _91"> </span>DAC0</div><div class="t m0 x2c h7 y334 ff2 fs4 fc0 sc0 ls0 ws1b5">0x0000_00A8<span class="_ _95"> </span>42 26 6<span class="_ _91"> </span>TSI0</div><div class="t m0 x2c h7 y335 ff2 fs4 fc0 sc0 ls0 ws1b5">0x0000_00AC<span class="_ _3c"> </span>43 27 6<span class="_ _91"> </span>MCG</div><div class="t m0 x2c h7 y336 ff2 fs4 fc0 sc0 ls0 ws1b5">0x0000_00B0<span class="_ _95"> </span>44 28 7<span class="_ _91"> </span>LPTMR0</div><div class="t m0 x2c h7 y337 ff2 fs4 fc0 sc0 ls0 ws1b5">0x0000_00B4<span class="_ _95"> </span>45 29 7<span class="_ _91"> </span>—</div><div class="t m0 x2c h7 y338 ff2 fs4 fc0 sc0 ls0 ws0">0x0000_00B8<span class="_ _95"> </span>46<span class="_ _4b"> </span>30<span class="_ _4b"> </span>7<span class="_ _91"> </span>Port control module<span class="_ _59"> </span>Pin detect (Port A)</div><div class="t m0 x2c h7 y339 ff2 fs4 fc0 sc0 ls0 ws0">0x0000_00BC<span class="_ _3c"> </span>47<span class="_ _4b"> </span>31<span class="_ _4b"> </span>7<span class="_ _91"> </span>Port control module<span class="_ _59"> </span>Pin detect ( Port D )</div><div class="t m0 x9 h7 y31a ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>Indicates the NVIC&apos;s interrupt source number.</div><div class="t m0 x9 h7 y33a ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _68"> </span>Indicates the NVIC&apos;s IPR register number used for this IRQ. The equation to calculate this value is: IRQ div 4</div><div class="t m0 x9 h8 y33b ff1 fs5 fc0 sc0 ls0 ws0">3.3.2.3.1<span class="_ _b"> </span>Determining the bitfield and register location for configuring a</div><div class="t m0 x45 h8 y33c ff1 fs5 fc0 sc0 ls0 ws0">particular interrupt</div><div class="t m0 x9 hf y33d ff3 fs5 fc0 sc0 ls0 ws0">Suppose you need to configure the SPI0 interrupt. The following table is an excerpt of the</div><div class="t m0 x9 hf y33e ff3 fs5 fc0 sc0 ls0 ws0">SPI0 row from <span class="fc1">Interrupt priority levels</span>.</div><div class="t m0 x40 h9 y33f ff1 fs2 fc0 sc0 ls0 ws0">Table 3-8.<span class="_ _1a"> </span>Interrupt vector assignments</div><div class="t m0 x4f h1e y340 ff1 fs4 fc0 sc0 ls0 ws1b6">Address Vector<span class="_ _3e"> </span>IRQ<span class="fs9 fc1 ls18f v4">1</span><span class="ws0">NVIC IPR</span></div><div class="t m0 xd h10 y341 ff1 fs4 fc0 sc0 ls0">register</div><div class="t m0 xf h1e y342 ff1 fs4 fc0 sc0 ls0 ws190">number<span class="fs9 fc1 v4">2</span></div><div class="t m0 xa5 h10 y340 ff1 fs4 fc0 sc0 ls0 ws0">Source module<span class="_ _98"> </span>Source description</div><div class="t m0 x2c h7 y343 ff2 fs4 fc0 sc0 ls0 ws0">0x0000_0068<span class="_ _4d"> </span>26<span class="_ _99"> </span>10<span class="_ _9a"> </span>2<span class="_ _96"> </span>SPI0<span class="_ _37"> </span>Single interrupt vector for all sources</div><div class="t m0 x9 h7 y344 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>Indicates the NVIC&apos;s interrupt source number.</div><div class="t m0 x9 h7 y345 ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _68"> </span>Indicates the NVIC&apos;s IPR register number used for this IRQ. The equation to calculate this value is: IRQ div 4.</div><div class="t m0 x33 hf y346 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The NVIC registers you would use to configure the interrupt are:</div><div class="t m0 x2 hf y347 ff3 fs5 fc0 sc0 ls0 ws199">• NVICIPR2</div><div class="t m0 x33 hf y348 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>To determine the particular IRQ&apos;s bitfield location within these particular registers:</div><div class="t m0 x2 hf y349 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>NVICIPR2 bitfield starting location = 8 * (IRQ mod 4) + 6 = 22</div><div class="t m0 x34 hf y34a ff3 fs5 fc0 sc0 ls0 ws0">Since the NVICIPR bitfields are 2-bit wide (4 priority levels), the NVICIPR2 bitfield</div><div class="t m0 x34 hf y34b ff3 fs5 fc0 sc0 ls0 ws0">range is 22-23</div><div class="t m0 x9 hf y34c ff3 fs5 fc0 sc0 ls0 ws0">Therefore, the following bitfield locations are used to configure the SPI0 interrupts:</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Core Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">54<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf36" data-dest-detail='[54,"XYZ",null,451.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:221.488000px;bottom:695.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf36" data-dest-detail='[54,"XYZ",null,440.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:275.807000px;bottom:662.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf34" data-dest-detail='[52,"XYZ",null,575.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:140.716000px;bottom:335.200000px;width:130.648000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf36" data-dest-detail='[54,"XYZ",null,235.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:216.201000px;bottom:297.341000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf36" data-dest-detail='[54,"XYZ",null,224.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:302.240000px;bottom:275.341000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
