#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce3db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cfd0d0 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x1ce7be0 .functor NOT 1, L_0x1d31ea0, C4<0>, C4<0>, C4<0>;
L_0x1d31c80 .functor XOR 9, L_0x1d31ab0, L_0x1d31be0, C4<000000000>, C4<000000000>;
L_0x1d31d90 .functor XOR 9, L_0x1d31c80, L_0x1d31cf0, C4<000000000>, C4<000000000>;
v0x1d2f440_0 .net *"_ivl_10", 8 0, L_0x1d31cf0;  1 drivers
v0x1d2f540_0 .net *"_ivl_12", 8 0, L_0x1d31d90;  1 drivers
v0x1d2f620_0 .net *"_ivl_2", 8 0, L_0x1d31a10;  1 drivers
v0x1d2f6e0_0 .net *"_ivl_4", 8 0, L_0x1d31ab0;  1 drivers
v0x1d2f7c0_0 .net *"_ivl_6", 8 0, L_0x1d31be0;  1 drivers
v0x1d2f8f0_0 .net *"_ivl_8", 8 0, L_0x1d31c80;  1 drivers
v0x1d2f9d0_0 .net "a", 7 0, v0x1d2dcd0_0;  1 drivers
v0x1d2fa90_0 .net "b", 7 0, v0x1d2dd90_0;  1 drivers
v0x1d2fb50_0 .var "clk", 0 0;
v0x1d2fc80_0 .net "overflow_dut", 0 0, L_0x1cf42e0;  1 drivers
v0x1d2fd20_0 .net "overflow_ref", 0 0, L_0x1ce8630;  1 drivers
v0x1d2fdc0_0 .net "s_dut", 7 0, L_0x1d31250;  1 drivers
v0x1d2fe90_0 .net "s_ref", 7 0, L_0x1d30790;  1 drivers
v0x1d2ff60_0 .var/2u "stats1", 223 0;
v0x1d30000_0 .var/2u "strobe", 0 0;
v0x1d300a0_0 .net "tb_match", 0 0, L_0x1d31ea0;  1 drivers
v0x1d30160_0 .net "tb_mismatch", 0 0, L_0x1ce7be0;  1 drivers
v0x1d30220_0 .net "wavedrom_enable", 0 0, v0x1d2ded0_0;  1 drivers
v0x1d302f0_0 .net "wavedrom_title", 511 0, v0x1d2df70_0;  1 drivers
L_0x1d31a10 .concat [ 1 8 0 0], L_0x1ce8630, L_0x1d30790;
L_0x1d31ab0 .concat [ 1 8 0 0], L_0x1ce8630, L_0x1d30790;
L_0x1d31be0 .concat [ 1 8 0 0], L_0x1cf42e0, L_0x1d31250;
L_0x1d31cf0 .concat [ 1 8 0 0], L_0x1ce8630, L_0x1d30790;
L_0x1d31ea0 .cmp/eeq 9, L_0x1d31a10, L_0x1d31d90;
S_0x1cfd260 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1cfd0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1ce7f50 .functor XOR 1, L_0x1d30900, L_0x1d309a0, C4<0>, C4<0>;
L_0x1ce82c0 .functor XOR 1, L_0x1d30c10, L_0x1d30d00, C4<0>, C4<0>;
L_0x1ce8630 .functor AND 1, L_0x1d30b20, L_0x1ce82c0, C4<1>, C4<1>;
v0x1ce75f0_0 .net *"_ivl_0", 8 0, L_0x1d30420;  1 drivers
v0x1ce7980_0 .net *"_ivl_13", 0 0, L_0x1d30900;  1 drivers
v0x1ce7cf0_0 .net *"_ivl_15", 0 0, L_0x1d309a0;  1 drivers
v0x1ce8060_0 .net *"_ivl_16", 0 0, L_0x1ce7f50;  1 drivers
v0x1ce83d0_0 .net *"_ivl_19", 0 0, L_0x1d30b20;  1 drivers
v0x1ce8740_0 .net *"_ivl_21", 0 0, L_0x1d30c10;  1 drivers
v0x1ce8ab0_0 .net *"_ivl_23", 0 0, L_0x1d30d00;  1 drivers
v0x1d2cc60_0 .net *"_ivl_24", 0 0, L_0x1ce82c0;  1 drivers
L_0x7fc03b326018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d2cd20_0 .net *"_ivl_3", 0 0, L_0x7fc03b326018;  1 drivers
v0x1d2ce90_0 .net *"_ivl_4", 8 0, L_0x1d30520;  1 drivers
L_0x7fc03b326060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d2cf70_0 .net *"_ivl_7", 0 0, L_0x7fc03b326060;  1 drivers
v0x1d2d050_0 .net "a", 7 0, v0x1d2dcd0_0;  alias, 1 drivers
v0x1d2d130_0 .net "b", 7 0, v0x1d2dd90_0;  alias, 1 drivers
v0x1d2d210_0 .net "overflow", 0 0, L_0x1ce8630;  alias, 1 drivers
v0x1d2d2d0_0 .net "s", 7 0, L_0x1d30790;  alias, 1 drivers
v0x1d2d3b0_0 .net "sum", 8 0, L_0x1d306a0;  1 drivers
L_0x1d30420 .concat [ 8 1 0 0], v0x1d2dcd0_0, L_0x7fc03b326018;
L_0x1d30520 .concat [ 8 1 0 0], v0x1d2dd90_0, L_0x7fc03b326060;
L_0x1d306a0 .arith/sum 9, L_0x1d30420, L_0x1d30520;
L_0x1d30790 .part L_0x1d306a0, 0, 8;
L_0x1d30900 .part v0x1d2dcd0_0, 7, 1;
L_0x1d309a0 .part v0x1d2dd90_0, 7, 1;
L_0x1d30b20 .reduce/nor L_0x1ce7f50;
L_0x1d30c10 .part v0x1d2dcd0_0, 7, 1;
L_0x1d30d00 .part L_0x1d30790, 7, 1;
S_0x1d2d510 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x1cfd0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1d2dcd0_0 .var "a", 7 0;
v0x1d2dd90_0 .var "b", 7 0;
v0x1d2de30_0 .net "clk", 0 0, v0x1d2fb50_0;  1 drivers
v0x1d2ded0_0 .var "wavedrom_enable", 0 0;
v0x1d2df70_0 .var "wavedrom_title", 511 0;
E_0x1cf67c0/0 .event negedge, v0x1d2de30_0;
E_0x1cf67c0/1 .event posedge, v0x1d2de30_0;
E_0x1cf67c0 .event/or E_0x1cf67c0/0, E_0x1cf67c0/1;
E_0x1cf6500 .event negedge, v0x1d2de30_0;
E_0x1cf6cd0 .event posedge, v0x1d2de30_0;
S_0x1d2d7d0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1d2d510;
 .timescale -12 -12;
v0x1d2d9d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d2dad0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1d2d510;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d2e140 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x1cfd0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1ce89a0 .functor XNOR 1, L_0x1d313c0, L_0x1d31570, C4<0>, C4<0>;
L_0x1cfddc0 .functor XOR 1, L_0x1d316f0, L_0x1d31790, C4<0>, C4<0>;
L_0x1cf42e0 .functor AND 1, L_0x1ce89a0, L_0x1cfddc0, C4<1>, C4<1>;
v0x1d2e3e0_0 .net *"_ivl_0", 8 0, L_0x1d30f30;  1 drivers
v0x1d2e4c0_0 .net *"_ivl_13", 0 0, L_0x1d313c0;  1 drivers
v0x1d2e5a0_0 .net *"_ivl_15", 0 0, L_0x1d31570;  1 drivers
v0x1d2e690_0 .net *"_ivl_16", 0 0, L_0x1ce89a0;  1 drivers
v0x1d2e750_0 .net *"_ivl_19", 0 0, L_0x1d316f0;  1 drivers
v0x1d2e880_0 .net *"_ivl_21", 0 0, L_0x1d31790;  1 drivers
v0x1d2e960_0 .net *"_ivl_22", 0 0, L_0x1cfddc0;  1 drivers
L_0x7fc03b3260a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d2ea20_0 .net *"_ivl_3", 0 0, L_0x7fc03b3260a8;  1 drivers
v0x1d2eb00_0 .net *"_ivl_4", 8 0, L_0x1d31020;  1 drivers
L_0x7fc03b3260f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d2ec70_0 .net *"_ivl_7", 0 0, L_0x7fc03b3260f0;  1 drivers
v0x1d2ed50_0 .net "a", 7 0, v0x1d2dcd0_0;  alias, 1 drivers
v0x1d2ee10_0 .net "b", 7 0, v0x1d2dd90_0;  alias, 1 drivers
v0x1d2ef20_0 .net "overflow", 0 0, L_0x1cf42e0;  alias, 1 drivers
v0x1d2efe0_0 .net "s", 7 0, L_0x1d31250;  alias, 1 drivers
v0x1d2f0c0_0 .net "sum", 8 0, L_0x1d31110;  1 drivers
L_0x1d30f30 .concat [ 8 1 0 0], v0x1d2dcd0_0, L_0x7fc03b3260a8;
L_0x1d31020 .concat [ 8 1 0 0], v0x1d2dd90_0, L_0x7fc03b3260f0;
L_0x1d31110 .arith/sum 9, L_0x1d30f30, L_0x1d31020;
L_0x1d31250 .part L_0x1d31110, 0, 8;
L_0x1d313c0 .part v0x1d2dcd0_0, 7, 1;
L_0x1d31570 .part v0x1d2dd90_0, 7, 1;
L_0x1d316f0 .part v0x1d2dcd0_0, 7, 1;
L_0x1d31790 .part L_0x1d31110, 8, 1;
S_0x1d2f220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x1cfd0d0;
 .timescale -12 -12;
E_0x1ce09f0 .event anyedge, v0x1d30000_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d30000_0;
    %nor/r;
    %assign/vec4 v0x1d30000_0, 0;
    %wait E_0x1ce09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d2d510;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6500;
    %wait E_0x1cf6cd0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6cd0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6cd0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6cd0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6cd0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6cd0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6cd0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %wait E_0x1cf6500;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d2dad0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cf67c0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x1d2dd90_0, 0;
    %assign/vec4 v0x1d2dcd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1cfd0d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2fb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d30000_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cfd0d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d2fb50_0;
    %inv;
    %store/vec4 v0x1d2fb50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cfd0d0;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d2de30_0, v0x1d30160_0, v0x1d2f9d0_0, v0x1d2fa90_0, v0x1d2fe90_0, v0x1d2fdc0_0, v0x1d2fd20_0, v0x1d2fc80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cfd0d0;
T_7 ;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cfd0d0;
T_8 ;
    %wait E_0x1cf67c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2ff60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
    %load/vec4 v0x1d300a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2ff60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d2fe90_0;
    %load/vec4 v0x1d2fe90_0;
    %load/vec4 v0x1d2fdc0_0;
    %xor;
    %load/vec4 v0x1d2fe90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1d2fd20_0;
    %load/vec4 v0x1d2fd20_0;
    %load/vec4 v0x1d2fc80_0;
    %xor;
    %load/vec4 v0x1d2fd20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1d2ff60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2ff60_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2014_q1c/iter0/response10/top_module.sv";
