<stg><name>computeHistogram0</name>


<trans_list>

<trans id="458" from="1" to="2">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="2" to="2">
<condition id="526">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="2" to="3">
<condition id="528">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="3" to="3">
<condition id="530">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="3" to="4">
<condition id="532">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="4" to="5">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="5" to="19">
<condition id="733">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="5" to="6">
<condition id="747">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="6" to="7">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="7" to="8">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="8" to="9">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="9" to="10">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="10" to="11">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="11" to="12">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="12" to="13">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="13" to="14">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="14" to="15">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="15" to="16">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="16" to="17">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="17" to="18">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="18" to="4">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_6, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp = icmp eq i7 %i, -56

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 72, i64 72, i64 72)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_6 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_s = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %descriptor_V_addr = getelementptr [72 x i15]* %descriptor_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="descriptor_V_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="15" op_1_bw="7">
<![CDATA[
:2  store i15 0, i15* %descriptor_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i2 [ %i_7, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond6 = icmp eq i2 %i1, -2

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %i_7 = add i2 %i1, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond6, label %meminst.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="2">
<![CDATA[
:0  %tmp_87 = zext i2 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sum_addr = getelementptr [2 x i32]* %sum, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="sum_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:2  store i32 0, i32* %sum_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.preheader:0  call void (...)* @_ssdm_op_SpecMemCore([256 x i7]* @lut0, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.preheader:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i8]* @lut1, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.preheader:2  call void (...)* @_ssdm_op_SpecMemCore([256 x i9]* @lut2, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
meminst.preheader:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i11]* @lut3, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
meminst.preheader:4  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten2 = phi i9 [ 0, %meminst.preheader ], [ %indvar_flatten_next2, %._crit_edge22 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i9 [ 0, %meminst.preheader ], [ %indvar_flatten_next, %._crit_edge22 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %exitcond_flatten3 = icmp eq i9 %indvar_flatten2, -256

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %indvar_flatten_next2 = add i9 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset8:2  %exitcond_flatten = icmp eq i9 %indvar_flatten, 128

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge22:26  %indvar_flatten_op = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge22:27  %indvar_flatten_next = select i1 %exitcond_flatten, i9 1, i9 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %bX = phi i2 [ 0, %meminst.preheader ], [ %blkPosX_mid2_v_v, %._crit_edge22 ]

]]></Node>
<StgValue><ssdm name="bX"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:3  %y = phi i5 [ 0, %meminst.preheader ], [ %y_mid2, %._crit_edge22 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:4  %x = phi i5 [ 0, %meminst.preheader ], [ %x_2, %._crit_edge22 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %y, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:6  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %y, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:7  %p_shl3 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_81, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %exitcond_flatten3, label %17, label %.reset8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset8:3  %y_mid = select i1 %exitcond_flatten, i5 0, i5 %y

]]></Node>
<StgValue><ssdm name="y_mid"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset8:4  %x_mid = select i1 %exitcond_flatten, i5 0, i5 %x

]]></Node>
<StgValue><ssdm name="x_mid"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset8:5  %bX_s = add i2 1, %bX

]]></Node>
<StgValue><ssdm name="bX_s"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset8:6  %blkPosX_mid2_v_v = select i1 %exitcond_flatten, i2 %bX_s, i2 %bX

]]></Node>
<StgValue><ssdm name="blkPosX_mid2_v_v"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="2">
<![CDATA[
.reset8:7  %tmp_82 = trunc i2 %blkPosX_mid2_v_v to i1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="2">
<![CDATA[
.reset8:11  %tmp_92_mid2 = zext i2 %blkPosX_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="tmp_92_mid2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset8:12  %y_offset_cast_mid = select i1 %exitcond_flatten, i2 0, i2 %tmp_80

]]></Node>
<StgValue><ssdm name="y_offset_cast_mid"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset8:13  %p_shl3_mid = select i1 %exitcond_flatten, i4 0, i4 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_mid"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.reset8:14  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %x, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset8:15  %rev = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset8:16  %tmp_94_mid = or i1 %exitcond_flatten, %rev

]]></Node>
<StgValue><ssdm name="tmp_94_mid"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset8:17  %y_2_dup = add i5 1, %y_mid

]]></Node>
<StgValue><ssdm name="y_2_dup"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset8:19  %x_mid2 = select i1 %tmp_94_mid, i5 %x_mid, i5 0

]]></Node>
<StgValue><ssdm name="x_mid2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset8:20  %tmp_84 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %y_2_dup, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset8:21  %y_offset_cast_mid2 = select i1 %tmp_94_mid, i2 %y_offset_cast_mid, i2 %tmp_84

]]></Node>
<StgValue><ssdm name="y_offset_cast_mid2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.reset8:23  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %y_2_dup, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.reset8:24  %p_shl3_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_85, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset8:25  %p_shl3_mid2 = select i1 %tmp_94_mid, i4 %p_shl3_mid, i4 %p_shl3_mid1

]]></Node>
<StgValue><ssdm name="p_shl3_mid2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset8:26  %y_mid2 = select i1 %tmp_94_mid, i5 %y_mid, i5 %y_2_dup

]]></Node>
<StgValue><ssdm name="y_mid2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
._crit_edge22:7  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_shl3_mid2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22:20  %sum_addr_2 = getelementptr [2 x i32]* %sum, i64 0, i64 %tmp_92_mid2

]]></Node>
<StgValue><ssdm name="sum_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge22:25  %x_2 = add i5 %x_mid2, 2

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.reset8:8  %blkPosX_mid2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_82, i4 0)

]]></Node>
<StgValue><ssdm name="blkPosX_mid2"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset8:9  %tmp_100_cast_mid2_v = or i5 %blkPosX_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_100_cast_mid2_v"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="5">
<![CDATA[
.reset8:10  %tmp_100_cast_mid2 = zext i5 %tmp_100_cast_mid2_v to i6

]]></Node>
<StgValue><ssdm name="tmp_100_cast_mid2"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="5">
<![CDATA[
.reset8:27  %x_cast = zext i5 %x_mid2 to i6

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset8:30  %tmp_89 = add i6 %tmp_100_cast_mid2, %x_cast

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="6">
<![CDATA[
.reset8:31  %tmp_90 = zext i6 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:32  %image_buffer_1_addr = getelementptr [34 x i8]* %image_buffer_1, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_1_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:33  %image_buffer_2_addr = getelementptr [34 x i8]* %image_buffer_2, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_2_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:34  %image_buffer_3_addr = getelementptr [34 x i8]* %image_buffer_3, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_3_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:35  %image_buffer_4_addr = getelementptr [34 x i8]* %image_buffer_4, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_4_addr"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:36  %image_buffer_5_addr = getelementptr [34 x i8]* %image_buffer_5, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_5_addr"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:37  %image_buffer_6_addr = getelementptr [34 x i8]* %image_buffer_6, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_6_addr"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:38  %image_buffer_7_addr = getelementptr [34 x i8]* %image_buffer_7, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_7_addr"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:39  %image_buffer_8_addr = getelementptr [34 x i8]* %image_buffer_8, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_8_addr"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:40  %image_buffer_9_addr = getelementptr [34 x i8]* %image_buffer_9, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_9_addr"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:41  %image_buffer_10_add_4 = getelementptr [34 x i8]* %image_buffer_10, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_10_add_4"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:42  %image_buffer_11_add_4 = getelementptr [34 x i8]* %image_buffer_11, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_11_add_4"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:43  %image_buffer_12_add_4 = getelementptr [34 x i8]* %image_buffer_12, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_12_add_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:44  %image_buffer_13_add_4 = getelementptr [34 x i8]* %image_buffer_13, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_13_add_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:45  %image_buffer_14_add_4 = getelementptr [34 x i8]* %image_buffer_14, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_14_add_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:46  %image_buffer_15_add_4 = getelementptr [34 x i8]* %image_buffer_15, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_15_add_4"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset8:47  %image_buffer_16_add_4 = getelementptr [34 x i8]* %image_buffer_16, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="image_buffer_16_add_4"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.reset8:48  switch i5 %y_mid2, label %branch70 [
    i5 0, label %branch55
    i5 1, label %branch56
    i5 2, label %branch57
    i5 3, label %branch58
    i5 4, label %branch59
    i5 5, label %branch60
    i5 6, label %branch61
    i5 7, label %branch62
    i5 8, label %branch63
    i5 9, label %branch64
    i5 10, label %branch65
    i5 11, label %branch66
    i5 12, label %branch67
    i5 13, label %branch68
    i5 14, label %branch69
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
branch69:0  %image_buffer_15_loa_6 = load i8* %image_buffer_15_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa_6"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="6">
<![CDATA[
branch68:0  %image_buffer_14_loa_6 = load i8* %image_buffer_14_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa_6"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
branch67:0  %image_buffer_13_loa_6 = load i8* %image_buffer_13_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
branch66:0  %image_buffer_12_loa_6 = load i8* %image_buffer_12_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa_6"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="6">
<![CDATA[
branch65:0  %image_buffer_11_loa_6 = load i8* %image_buffer_11_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa_6"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
branch64:0  %image_buffer_10_loa_6 = load i8* %image_buffer_10_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa_6"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
branch63:0  %image_buffer_9_load = load i8* %image_buffer_9_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
branch62:0  %image_buffer_8_load = load i8* %image_buffer_8_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
branch61:0  %image_buffer_7_load = load i8* %image_buffer_7_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="6">
<![CDATA[
branch60:0  %image_buffer_6_load = load i8* %image_buffer_6_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
branch59:0  %image_buffer_5_load = load i8* %image_buffer_5_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="6">
<![CDATA[
branch58:0  %image_buffer_4_load = load i8* %image_buffer_4_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="6">
<![CDATA[
branch57:0  %image_buffer_3_load = load i8* %image_buffer_3_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="6">
<![CDATA[
branch56:0  %image_buffer_2_load = load i8* %image_buffer_2_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="6">
<![CDATA[
branch55:0  %image_buffer_1_load = load i8* %image_buffer_1_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_1_load"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="6">
<![CDATA[
branch70:0  %image_buffer_16_loa_4 = load i8* %image_buffer_16_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_16_loa_4"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %tmp_91 = add i5 %x_mid2, %blkPosX_mid2

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_92 = zext i5 %tmp_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %image_buffer_1_addr_3 = getelementptr [34 x i8]* %image_buffer_1, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_1_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %image_buffer_2_addr_3 = getelementptr [34 x i8]* %image_buffer_2, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_2_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %image_buffer_3_addr_3 = getelementptr [34 x i8]* %image_buffer_3, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_3_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %image_buffer_4_addr_3 = getelementptr [34 x i8]* %image_buffer_4, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_4_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %image_buffer_5_addr_3 = getelementptr [34 x i8]* %image_buffer_5, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_5_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %image_buffer_6_addr_3 = getelementptr [34 x i8]* %image_buffer_6, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_6_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %image_buffer_7_addr_3 = getelementptr [34 x i8]* %image_buffer_7, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_7_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %image_buffer_8_addr_3 = getelementptr [34 x i8]* %image_buffer_8, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_8_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %image_buffer_9_addr_3 = getelementptr [34 x i8]* %image_buffer_9, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_9_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %image_buffer_10_add = getelementptr [34 x i8]* %image_buffer_10, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_10_add"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %image_buffer_11_add = getelementptr [34 x i8]* %image_buffer_11, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_11_add"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %image_buffer_12_add = getelementptr [34 x i8]* %image_buffer_12, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_12_add"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %image_buffer_13_add = getelementptr [34 x i8]* %image_buffer_13, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_13_add"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %image_buffer_14_add = getelementptr [34 x i8]* %image_buffer_14, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_14_add"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %image_buffer_15_add = getelementptr [34 x i8]* %image_buffer_15, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_15_add"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %image_buffer_16_add = getelementptr [34 x i8]* %image_buffer_16, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="image_buffer_16_add"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:20  switch i5 %y_mid2, label %branch52 [
    i5 0, label %branch37
    i5 1, label %branch38
    i5 2, label %branch39
    i5 3, label %branch40
    i5 4, label %branch41
    i5 5, label %branch42
    i5 6, label %branch43
    i5 7, label %branch44
    i5 8, label %branch45
    i5 9, label %branch46
    i5 10, label %branch47
    i5 11, label %branch48
    i5 12, label %branch49
    i5 13, label %branch50
    i5 14, label %branch51
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="6">
<![CDATA[
branch51:0  %image_buffer_15_loa_5 = load i8* %image_buffer_15_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa_5"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="6">
<![CDATA[
branch50:0  %image_buffer_14_loa_5 = load i8* %image_buffer_14_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa_5"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
branch49:0  %image_buffer_13_loa_5 = load i8* %image_buffer_13_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="6">
<![CDATA[
branch48:0  %image_buffer_12_loa_5 = load i8* %image_buffer_12_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="6">
<![CDATA[
branch47:0  %image_buffer_11_loa_5 = load i8* %image_buffer_11_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa_5"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="6">
<![CDATA[
branch46:0  %image_buffer_10_loa_5 = load i8* %image_buffer_10_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa_5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="6">
<![CDATA[
branch45:0  %image_buffer_9_load_4 = load i8* %image_buffer_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load_4"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="6">
<![CDATA[
branch44:0  %image_buffer_8_load_4 = load i8* %image_buffer_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load_4"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="6">
<![CDATA[
branch43:0  %image_buffer_7_load_4 = load i8* %image_buffer_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load_4"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="6">
<![CDATA[
branch42:0  %image_buffer_6_load_4 = load i8* %image_buffer_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load_4"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="6">
<![CDATA[
branch41:0  %image_buffer_5_load_4 = load i8* %image_buffer_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load_4"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
branch40:0  %image_buffer_4_load_4 = load i8* %image_buffer_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load_4"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="6">
<![CDATA[
branch39:0  %image_buffer_3_load_4 = load i8* %image_buffer_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load_4"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="6">
<![CDATA[
branch38:0  %image_buffer_2_load_4 = load i8* %image_buffer_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="6">
<![CDATA[
branch37:0  %image_buffer_1_load_3 = load i8* %image_buffer_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_1_load_3"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="6">
<![CDATA[
branch52:0  %image_buffer_16_loa_3 = load i8* %image_buffer_16_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_16_loa_3"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %tmp_93 = or i5 %tmp_91, 1

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_94 = zext i5 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %image_buffer_2_addr_4 = getelementptr [34 x i8]* %image_buffer_2, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_2_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %image_buffer_3_addr_4 = getelementptr [34 x i8]* %image_buffer_3, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_3_addr_4"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %image_buffer_4_addr_4 = getelementptr [34 x i8]* %image_buffer_4, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_4_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %image_buffer_5_addr_4 = getelementptr [34 x i8]* %image_buffer_5, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_5_addr_4"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %image_buffer_6_addr_4 = getelementptr [34 x i8]* %image_buffer_6, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_6_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %image_buffer_7_addr_4 = getelementptr [34 x i8]* %image_buffer_7, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_7_addr_4"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %image_buffer_8_addr_4 = getelementptr [34 x i8]* %image_buffer_8, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_8_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %image_buffer_9_addr_4 = getelementptr [34 x i8]* %image_buffer_9, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_9_addr_4"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %image_buffer_10_add_3 = getelementptr [34 x i8]* %image_buffer_10, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_10_add_3"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %image_buffer_11_add_3 = getelementptr [34 x i8]* %image_buffer_11, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_11_add_3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %image_buffer_12_add_3 = getelementptr [34 x i8]* %image_buffer_12, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_12_add_3"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %image_buffer_13_add_3 = getelementptr [34 x i8]* %image_buffer_13, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_13_add_3"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %image_buffer_14_add_3 = getelementptr [34 x i8]* %image_buffer_14, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_14_add_3"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %image_buffer_15_add_3 = getelementptr [34 x i8]* %image_buffer_15, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_15_add_3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %image_buffer_16_add_3 = getelementptr [34 x i8]* %image_buffer_16, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_16_add_3"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %image_buffer_17_add = getelementptr [34 x i8]* %image_buffer_17, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_17_add"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:23  switch i5 %y_mid2, label %branch35 [
    i5 0, label %branch20
    i5 1, label %branch21
    i5 2, label %branch22
    i5 3, label %branch23
    i5 4, label %branch24
    i5 5, label %branch25
    i5 6, label %branch26
    i5 7, label %branch27
    i5 8, label %branch28
    i5 9, label %branch29
    i5 10, label %branch30
    i5 11, label %branch31
    i5 12, label %branch32
    i5 13, label %branch33
    i5 14, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
branch34:0  %image_buffer_16_loa = load i8* %image_buffer_16_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_16_loa"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
branch33:0  %image_buffer_15_loa_4 = load i8* %image_buffer_15_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa_4"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="6">
<![CDATA[
branch32:0  %image_buffer_14_loa_4 = load i8* %image_buffer_14_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa_4"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
branch31:0  %image_buffer_13_loa_4 = load i8* %image_buffer_13_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa_4"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="6">
<![CDATA[
branch30:0  %image_buffer_12_loa_4 = load i8* %image_buffer_12_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa_4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="6">
<![CDATA[
branch29:0  %image_buffer_11_loa_4 = load i8* %image_buffer_11_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa_4"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="6">
<![CDATA[
branch28:0  %image_buffer_10_loa_4 = load i8* %image_buffer_10_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa_4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
branch27:0  %image_buffer_9_load_5 = load i8* %image_buffer_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
branch26:0  %image_buffer_8_load_5 = load i8* %image_buffer_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load_5"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
branch25:0  %image_buffer_7_load_5 = load i8* %image_buffer_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load_5"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
branch24:0  %image_buffer_6_load_5 = load i8* %image_buffer_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load_5"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
branch23:0  %image_buffer_5_load_5 = load i8* %image_buffer_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load_5"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
branch22:0  %image_buffer_4_load_5 = load i8* %image_buffer_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load_5"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
branch21:0  %image_buffer_3_load_5 = load i8* %image_buffer_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load_5"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
branch20:0  %image_buffer_2_load_5 = load i8* %image_buffer_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load_5"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
branch35:0  %image_buffer_17_loa = load i8* %image_buffer_17_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_17_loa"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %image_buffer_0_addr = getelementptr [34 x i8]* %image_buffer_0, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_0_addr"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %image_buffer_1_addr_4 = getelementptr [34 x i8]* %image_buffer_1, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="image_buffer_1_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:4  switch i5 %y_mid2, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="6">
<![CDATA[
branch14:0  %image_buffer_14_loa = load i8* %image_buffer_14_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
branch13:0  %image_buffer_13_loa = load i8* %image_buffer_13_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="6">
<![CDATA[
branch12:0  %image_buffer_12_loa = load i8* %image_buffer_12_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="6">
<![CDATA[
branch11:0  %image_buffer_11_loa = load i8* %image_buffer_11_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
branch10:0  %image_buffer_10_loa = load i8* %image_buffer_10_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="6">
<![CDATA[
branch9:0  %image_buffer_9_load_6 = load i8* %image_buffer_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load_6"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
branch8:0  %image_buffer_8_load_6 = load i8* %image_buffer_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load_6"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="6">
<![CDATA[
branch7:0  %image_buffer_7_load_6 = load i8* %image_buffer_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load_6"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="6">
<![CDATA[
branch6:0  %image_buffer_6_load_6 = load i8* %image_buffer_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load_6"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="6">
<![CDATA[
branch5:0  %image_buffer_5_load_6 = load i8* %image_buffer_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load_6"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="6">
<![CDATA[
branch4:0  %image_buffer_4_load_6 = load i8* %image_buffer_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load_6"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="6">
<![CDATA[
branch3:0  %image_buffer_3_load_6 = load i8* %image_buffer_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load_6"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="6">
<![CDATA[
branch2:0  %image_buffer_2_load_6 = load i8* %image_buffer_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load_6"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="6">
<![CDATA[
branch1:0  %image_buffer_1_load_4 = load i8* %image_buffer_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_1_load_4"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="6">
<![CDATA[
branch0:0  %image_buffer_0_load = load i8* %image_buffer_0_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_0_load"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="6">
<![CDATA[
branch15:0  %image_buffer_15_loa = load i8* %image_buffer_15_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge22:1  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %x_mid2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
branch69:0  %image_buffer_15_loa_6 = load i8* %image_buffer_15_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa_6"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="6">
<![CDATA[
branch68:0  %image_buffer_14_loa_6 = load i8* %image_buffer_14_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa_6"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
branch67:0  %image_buffer_13_loa_6 = load i8* %image_buffer_13_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa_6"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
branch66:0  %image_buffer_12_loa_6 = load i8* %image_buffer_12_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa_6"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="6">
<![CDATA[
branch65:0  %image_buffer_11_loa_6 = load i8* %image_buffer_11_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa_6"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="6">
<![CDATA[
branch64:0  %image_buffer_10_loa_6 = load i8* %image_buffer_10_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa_6"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="6">
<![CDATA[
branch63:0  %image_buffer_9_load = load i8* %image_buffer_9_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="6">
<![CDATA[
branch62:0  %image_buffer_8_load = load i8* %image_buffer_8_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="6">
<![CDATA[
branch61:0  %image_buffer_7_load = load i8* %image_buffer_7_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="6">
<![CDATA[
branch60:0  %image_buffer_6_load = load i8* %image_buffer_6_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
branch59:0  %image_buffer_5_load = load i8* %image_buffer_5_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="6">
<![CDATA[
branch58:0  %image_buffer_4_load = load i8* %image_buffer_4_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="6">
<![CDATA[
branch57:0  %image_buffer_3_load = load i8* %image_buffer_3_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="6">
<![CDATA[
branch56:0  %image_buffer_2_load = load i8* %image_buffer_2_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="6">
<![CDATA[
branch55:0  %image_buffer_1_load = load i8* %image_buffer_1_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_1_load"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="6">
<![CDATA[
branch70:0  %image_buffer_16_loa_4 = load i8* %image_buffer_16_add_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_16_loa_4"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="6">
<![CDATA[
branch51:0  %image_buffer_15_loa_5 = load i8* %image_buffer_15_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa_5"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="6">
<![CDATA[
branch50:0  %image_buffer_14_loa_5 = load i8* %image_buffer_14_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa_5"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="6">
<![CDATA[
branch49:0  %image_buffer_13_loa_5 = load i8* %image_buffer_13_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa_5"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="6">
<![CDATA[
branch48:0  %image_buffer_12_loa_5 = load i8* %image_buffer_12_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa_5"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="6">
<![CDATA[
branch47:0  %image_buffer_11_loa_5 = load i8* %image_buffer_11_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="6">
<![CDATA[
branch46:0  %image_buffer_10_loa_5 = load i8* %image_buffer_10_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa_5"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="6">
<![CDATA[
branch45:0  %image_buffer_9_load_4 = load i8* %image_buffer_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load_4"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="6">
<![CDATA[
branch44:0  %image_buffer_8_load_4 = load i8* %image_buffer_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load_4"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="6">
<![CDATA[
branch43:0  %image_buffer_7_load_4 = load i8* %image_buffer_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load_4"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="6">
<![CDATA[
branch42:0  %image_buffer_6_load_4 = load i8* %image_buffer_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load_4"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="6">
<![CDATA[
branch41:0  %image_buffer_5_load_4 = load i8* %image_buffer_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load_4"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
branch40:0  %image_buffer_4_load_4 = load i8* %image_buffer_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load_4"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="6">
<![CDATA[
branch39:0  %image_buffer_3_load_4 = load i8* %image_buffer_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load_4"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="6">
<![CDATA[
branch38:0  %image_buffer_2_load_4 = load i8* %image_buffer_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load_4"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="6">
<![CDATA[
branch37:0  %image_buffer_1_load_3 = load i8* %image_buffer_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_1_load_3"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="6">
<![CDATA[
branch52:0  %image_buffer_16_loa_3 = load i8* %image_buffer_16_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_16_loa_3"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="6">
<![CDATA[
branch34:0  %image_buffer_16_loa = load i8* %image_buffer_16_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_16_loa"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="6">
<![CDATA[
branch33:0  %image_buffer_15_loa_4 = load i8* %image_buffer_15_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa_4"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="6">
<![CDATA[
branch32:0  %image_buffer_14_loa_4 = load i8* %image_buffer_14_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa_4"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="6">
<![CDATA[
branch31:0  %image_buffer_13_loa_4 = load i8* %image_buffer_13_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa_4"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="6">
<![CDATA[
branch30:0  %image_buffer_12_loa_4 = load i8* %image_buffer_12_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa_4"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="6">
<![CDATA[
branch29:0  %image_buffer_11_loa_4 = load i8* %image_buffer_11_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa_4"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="6">
<![CDATA[
branch28:0  %image_buffer_10_loa_4 = load i8* %image_buffer_10_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa_4"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="6">
<![CDATA[
branch27:0  %image_buffer_9_load_5 = load i8* %image_buffer_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load_5"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="6">
<![CDATA[
branch26:0  %image_buffer_8_load_5 = load i8* %image_buffer_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load_5"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="6">
<![CDATA[
branch25:0  %image_buffer_7_load_5 = load i8* %image_buffer_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load_5"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="6">
<![CDATA[
branch24:0  %image_buffer_6_load_5 = load i8* %image_buffer_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load_5"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="6">
<![CDATA[
branch23:0  %image_buffer_5_load_5 = load i8* %image_buffer_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load_5"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="6">
<![CDATA[
branch22:0  %image_buffer_4_load_5 = load i8* %image_buffer_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load_5"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="6">
<![CDATA[
branch21:0  %image_buffer_3_load_5 = load i8* %image_buffer_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load_5"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="6">
<![CDATA[
branch20:0  %image_buffer_2_load_5 = load i8* %image_buffer_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load_5"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="6">
<![CDATA[
branch35:0  %image_buffer_17_loa = load i8* %image_buffer_17_add, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_17_loa"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="6">
<![CDATA[
branch14:0  %image_buffer_14_loa = load i8* %image_buffer_14_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_14_loa"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="6">
<![CDATA[
branch13:0  %image_buffer_13_loa = load i8* %image_buffer_13_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_13_loa"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="6">
<![CDATA[
branch12:0  %image_buffer_12_loa = load i8* %image_buffer_12_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_12_loa"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="6">
<![CDATA[
branch11:0  %image_buffer_11_loa = load i8* %image_buffer_11_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_11_loa"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="6">
<![CDATA[
branch10:0  %image_buffer_10_loa = load i8* %image_buffer_10_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_10_loa"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="6">
<![CDATA[
branch9:0  %image_buffer_9_load_6 = load i8* %image_buffer_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_9_load_6"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
branch8:0  %image_buffer_8_load_6 = load i8* %image_buffer_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_8_load_6"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="6">
<![CDATA[
branch7:0  %image_buffer_7_load_6 = load i8* %image_buffer_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_7_load_6"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="6">
<![CDATA[
branch6:0  %image_buffer_6_load_6 = load i8* %image_buffer_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_6_load_6"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="6">
<![CDATA[
branch5:0  %image_buffer_5_load_6 = load i8* %image_buffer_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_5_load_6"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="6">
<![CDATA[
branch4:0  %image_buffer_4_load_6 = load i8* %image_buffer_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_4_load_6"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="6">
<![CDATA[
branch3:0  %image_buffer_3_load_6 = load i8* %image_buffer_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_3_load_6"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="6">
<![CDATA[
branch2:0  %image_buffer_2_load_6 = load i8* %image_buffer_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_2_load_6"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="6">
<![CDATA[
branch1:0  %image_buffer_1_load_4 = load i8* %image_buffer_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_1_load_4"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="6">
<![CDATA[
branch0:0  %image_buffer_0_load = load i8* %image_buffer_0_addr, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_0_load"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="6">
<![CDATA[
branch15:0  %image_buffer_15_loa = load i8* %image_buffer_15_add_3, align 1

]]></Node>
<StgValue><ssdm name="image_buffer_15_loa"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="y_mid2" val="!0"/>
<literal name="y_mid2" val="!1"/>
<literal name="y_mid2" val="!2"/>
<literal name="y_mid2" val="!3"/>
<literal name="y_mid2" val="!4"/>
<literal name="y_mid2" val="!5"/>
<literal name="y_mid2" val="!6"/>
<literal name="y_mid2" val="!7"/>
<literal name="y_mid2" val="!8"/>
<literal name="y_mid2" val="!9"/>
<literal name="y_mid2" val="!10"/>
<literal name="y_mid2" val="!11"/>
<literal name="y_mid2" val="!12"/>
<literal name="y_mid2" val="!13"/>
<literal name="y_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
:0  %image_buffer_load_ph = phi i8 [ %image_buffer_1_load, %branch55 ], [ %image_buffer_2_load, %branch56 ], [ %image_buffer_3_load, %branch57 ], [ %image_buffer_4_load, %branch58 ], [ %image_buffer_5_load, %branch59 ], [ %image_buffer_6_load, %branch60 ], [ %image_buffer_7_load, %branch61 ], [ %image_buffer_8_load, %branch62 ], [ %image_buffer_9_load, %branch63 ], [ %image_buffer_10_loa_6, %branch64 ], [ %image_buffer_11_loa_6, %branch65 ], [ %image_buffer_12_loa_6, %branch66 ], [ %image_buffer_13_loa_6, %branch67 ], [ %image_buffer_14_loa_6, %branch68 ], [ %image_buffer_15_loa_6, %branch69 ], [ %image_buffer_16_loa_4, %branch70 ]

]]></Node>
<StgValue><ssdm name="image_buffer_load_ph"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_111_cast = zext i8 %image_buffer_load_ph to i9

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
:0  %image_buffer_load_4_s = phi i8 [ %image_buffer_1_load_3, %branch37 ], [ %image_buffer_2_load_4, %branch38 ], [ %image_buffer_3_load_4, %branch39 ], [ %image_buffer_4_load_4, %branch40 ], [ %image_buffer_5_load_4, %branch41 ], [ %image_buffer_6_load_4, %branch42 ], [ %image_buffer_7_load_4, %branch43 ], [ %image_buffer_8_load_4, %branch44 ], [ %image_buffer_9_load_4, %branch45 ], [ %image_buffer_10_loa_5, %branch46 ], [ %image_buffer_11_loa_5, %branch47 ], [ %image_buffer_12_loa_5, %branch48 ], [ %image_buffer_13_loa_5, %branch49 ], [ %image_buffer_14_loa_5, %branch50 ], [ %image_buffer_15_loa_5, %branch51 ], [ %image_buffer_16_loa_3, %branch52 ]

]]></Node>
<StgValue><ssdm name="image_buffer_load_4_s"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_114_cast = zext i8 %image_buffer_load_4_s to i9

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %Gx = sub i9 %tmp_111_cast, %tmp_114_cast

]]></Node>
<StgValue><ssdm name="Gx"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="9">
<![CDATA[
:3  %tmp_86 = trunc i9 %Gx to i8

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="9">
<![CDATA[
:4  %Gx_cast = sext i9 %Gx to i10

]]></Node>
<StgValue><ssdm name="Gx_cast"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
:0  %image_buffer_load_5_s = phi i8 [ %image_buffer_2_load_5, %branch20 ], [ %image_buffer_3_load_5, %branch21 ], [ %image_buffer_4_load_5, %branch22 ], [ %image_buffer_5_load_5, %branch23 ], [ %image_buffer_6_load_5, %branch24 ], [ %image_buffer_7_load_5, %branch25 ], [ %image_buffer_8_load_5, %branch26 ], [ %image_buffer_9_load_5, %branch27 ], [ %image_buffer_10_loa_4, %branch28 ], [ %image_buffer_11_loa_4, %branch29 ], [ %image_buffer_12_loa_4, %branch30 ], [ %image_buffer_13_loa_4, %branch31 ], [ %image_buffer_14_loa_4, %branch32 ], [ %image_buffer_15_loa_4, %branch33 ], [ %image_buffer_16_loa, %branch34 ], [ %image_buffer_17_loa, %branch35 ]

]]></Node>
<StgValue><ssdm name="image_buffer_load_5_s"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_117_cast = zext i8 %image_buffer_load_5_s to i9

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0">
<![CDATA[
:0  %image_buffer_load_6_s = phi i8 [ %image_buffer_0_load, %branch0 ], [ %image_buffer_1_load_4, %branch1 ], [ %image_buffer_2_load_6, %branch2 ], [ %image_buffer_3_load_6, %branch3 ], [ %image_buffer_4_load_6, %branch4 ], [ %image_buffer_5_load_6, %branch5 ], [ %image_buffer_6_load_6, %branch6 ], [ %image_buffer_7_load_6, %branch7 ], [ %image_buffer_8_load_6, %branch8 ], [ %image_buffer_9_load_6, %branch9 ], [ %image_buffer_10_loa, %branch10 ], [ %image_buffer_11_loa, %branch11 ], [ %image_buffer_12_loa, %branch12 ], [ %image_buffer_13_loa, %branch13 ], [ %image_buffer_14_loa, %branch14 ], [ %image_buffer_15_loa, %branch15 ]

]]></Node>
<StgValue><ssdm name="image_buffer_load_6_s"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="8">
<![CDATA[
:1  %tmp_118_cast = zext i8 %image_buffer_load_6_s to i9

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %Gy = sub i9 %tmp_117_cast, %tmp_118_cast

]]></Node>
<StgValue><ssdm name="Gy"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="9">
<![CDATA[
:3  %tmp_95 = trunc i9 %Gy to i8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="9">
<![CDATA[
:4  %Gy_cast = sext i9 %Gy to i10

]]></Node>
<StgValue><ssdm name="Gy_cast"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_96 = sub i10 %Gx_cast, %Gy_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_97 = or i9 %Gy, %Gx

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:11  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_97, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_98, label %9, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_99 = icmp slt i9 %Gx, 1

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_100 = icmp slt i9 %Gy, 1

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_cond = and i1 %tmp_99, %tmp_100

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_cond, label %._crit_edge, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %abscond7 = icmp sgt i9 %Gy, 0

]]></Node>
<StgValue><ssdm name="abscond7"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %neg8_cast = sub i8 0, %tmp_86

]]></Node>
<StgValue><ssdm name="neg8_cast"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %abscond8 = icmp sgt i9 %Gx, 0

]]></Node>
<StgValue><ssdm name="abscond8"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:7  %abs6 = select i1 %abscond8, i8 %tmp_86, i8 %neg8_cast

]]></Node>
<StgValue><ssdm name="abs6"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:1  %abscond5 = icmp sgt i9 %Gy, 0

]]></Node>
<StgValue><ssdm name="abscond5"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:5  %neg6_cast = sub i8 0, %tmp_86

]]></Node>
<StgValue><ssdm name="neg6_cast"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:6  %abscond6 = icmp sgt i9 %Gx, 0

]]></Node>
<StgValue><ssdm name="abscond6"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:7  %abs4 = select i1 %abscond6, i8 %tmp_86, i8 %neg6_cast

]]></Node>
<StgValue><ssdm name="abs4"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge22:21  %sum_load = load i32* %sum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="369" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %neg = sub i10 0, %tmp_96

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %abscond = icmp sgt i10 %tmp_96, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:8  %mag = select i1 %abscond, i10 %tmp_96, i10 %neg

]]></Node>
<StgValue><ssdm name="mag"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
:8  %tmp_103 = zext i8 %abs6 to i64

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %lut0_addr_1 = getelementptr [256 x i7]* @lut0, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="lut0_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="8">
<![CDATA[
:10  %lut0_load_1 = load i7* %lut0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut0_load_1"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:8  %tmp_101 = zext i8 %abs4 to i64

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9  %lut0_addr = getelementptr [256 x i7]* @lut0, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="lut0_addr"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge:10  %lut0_load = load i7* %lut0_addr, align 1

]]></Node>
<StgValue><ssdm name="lut0_load"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge22:21  %sum_load = load i32* %sum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="379" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="10">
<![CDATA[
:9  %mag_cast = sext i10 %mag to i32

]]></Node>
<StgValue><ssdm name="mag_cast"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="abscond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %neg7_cast = sub i8 0, %tmp_95

]]></Node>
<StgValue><ssdm name="neg7_cast"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %abs5 = select i1 %abscond7, i8 %tmp_95, i8 %neg7_cast

]]></Node>
<StgValue><ssdm name="abs5"/></StgValue>
</operation>

<operation id="382" st_id="10" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="8">
<![CDATA[
:10  %lut0_load_1 = load i7* %lut0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut0_load_1"/></StgValue>
</operation>

<operation id="383" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="7">
<![CDATA[
:11  %lut0_load_1_cast_cas = zext i7 %lut0_load_1 to i8

]]></Node>
<StgValue><ssdm name="lut0_load_1_cast_cas"/></StgValue>
</operation>

<operation id="384" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_104 = icmp ult i8 %abs5, %lut0_load_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="385" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lut1_addr_1 = getelementptr [256 x i8]* @lut1, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="lut1_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="10" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8">
<![CDATA[
:1  %lut1_load_1 = load i8* %lut1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut1_load_1"/></StgValue>
</operation>

<operation id="387" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="abscond5" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="abscond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:0  %neg5_cast = sub i8 0, %tmp_95

]]></Node>
<StgValue><ssdm name="neg5_cast"/></StgValue>
</operation>

<operation id="388" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:2  %abs = select i1 %abscond5, i8 %tmp_95, i8 %neg5_cast

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="389" st_id="10" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="8">
<![CDATA[
._crit_edge:10  %lut0_load = load i7* %lut0_addr, align 1

]]></Node>
<StgValue><ssdm name="lut0_load"/></StgValue>
</operation>

<operation id="390" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge:11  %lut0_load_cast_cast = zext i7 %lut0_load to i8

]]></Node>
<StgValue><ssdm name="lut0_load_cast_cast"/></StgValue>
</operation>

<operation id="391" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:12  %tmp_102 = icmp ult i8 %abs, %lut0_load_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="392" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lut1_addr = getelementptr [256 x i8]* @lut1, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="lut1_addr"/></StgValue>
</operation>

<operation id="393" st_id="10" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8">
<![CDATA[
:1  %lut1_load = load i8* %lut1_addr, align 1

]]></Node>
<StgValue><ssdm name="lut1_load"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22:22  %tmp_119 = add nsw i32 %sum_load, %mag_cast

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
._crit_edge22:23  store i32 %tmp_119, i32* %sum_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_104, label %._crit_edge22, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8">
<![CDATA[
:1  %lut1_load_1 = load i8* %lut1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lut1_load_1"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_106 = icmp ult i8 %abs5, %lut1_load_1

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lut2_addr_1 = getelementptr [256 x i9]* @lut2, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="lut2_addr_1"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="8">
<![CDATA[
:1  %lut2_load_1 = load i9* %lut2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut2_load_1"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:13  br i1 %tmp_102, label %._crit_edge22, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8">
<![CDATA[
:1  %lut1_load = load i8* %lut1_addr, align 1

]]></Node>
<StgValue><ssdm name="lut1_load"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_105 = icmp ult i8 %abs, %lut1_load

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lut2_addr = getelementptr [256 x i9]* @lut2, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="lut2_addr"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8">
<![CDATA[
:1  %lut2_load = load i9* %lut2_addr, align 2

]]></Node>
<StgValue><ssdm name="lut2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="8">
<![CDATA[
:4  %abs5_cast6_cast = zext i8 %abs5 to i9

]]></Node>
<StgValue><ssdm name="abs5_cast6_cast"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_106, label %._crit_edge22, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="8">
<![CDATA[
:1  %lut2_load_1 = load i9* %lut2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut2_load_1"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_108 = icmp ult i9 %abs5_cast6_cast, %lut2_load_1

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lut3_addr_1 = getelementptr [256 x i11]* @lut3, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="lut3_addr_1"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8">
<![CDATA[
:1  %lut3_load_1 = load i11* %lut3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut3_load_1"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge:4  %abs_cast8_cast = zext i8 %abs to i9

]]></Node>
<StgValue><ssdm name="abs_cast8_cast"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_105, label %._crit_edge22, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="8">
<![CDATA[
:1  %lut2_load = load i9* %lut2_addr, align 2

]]></Node>
<StgValue><ssdm name="lut2_load"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %tmp_107 = icmp ult i9 %abs_cast8_cast, %lut2_load

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %lut3_addr = getelementptr [256 x i11]* @lut3, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="lut3_addr"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="8">
<![CDATA[
:1  %lut3_load = load i11* %lut3_addr, align 2

]]></Node>
<StgValue><ssdm name="lut3_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="8">
<![CDATA[
:3  %abs5_cast7_cast = zext i8 %abs5 to i11

]]></Node>
<StgValue><ssdm name="abs5_cast7_cast"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_108, label %._crit_edge22, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8">
<![CDATA[
:1  %lut3_load_1 = load i11* %lut3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut3_load_1"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_110 = icmp ult i11 %abs5_cast7_cast, %lut3_load_1

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge:3  %abs_cast9_cast = zext i8 %abs to i11

]]></Node>
<StgValue><ssdm name="abs_cast9_cast"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_107, label %._crit_edge22, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="8">
<![CDATA[
:1  %lut3_load = load i11* %lut3_addr, align 2

]]></Node>
<StgValue><ssdm name="lut3_load"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_109 = icmp ult i11 %abs_cast9_cast, %lut3_load

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="426" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %bin_index_4 = select i1 %tmp_110, i4 7, i4 -8

]]></Node>
<StgValue><ssdm name="bin_index_4"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_104" val="0"/>
<literal name="tmp_106" val="0"/>
<literal name="tmp_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %bin_index_cast_cast = select i1 %tmp_109, i4 3, i4 4

]]></Node>
<StgValue><ssdm name="bin_index_cast_cast"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="tmp_98" val="0"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="tmp_102" val="0"/>
<literal name="tmp_105" val="0"/>
<literal name="tmp_107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset8:0  call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @histogram_computeHis)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset8:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset8:18  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @computeHistogram_lab)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="2">
<![CDATA[
.reset8:22  %y_offset_cast_mid2_c = zext i2 %y_offset_cast_mid2 to i3

]]></Node>
<StgValue><ssdm name="y_offset_cast_mid2_c"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset8:28  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset8:29  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0">
<![CDATA[
._crit_edge22:0  %bin_index_8 = phi i4 [ %bin_index_cast_cast, %12 ], [ %bin_index_4, %16 ], [ 0, %._crit_edge ], [ 1, %10 ], [ 2, %11 ], [ 4, %13 ], [ 5, %14 ], [ 6, %15 ]

]]></Node>
<StgValue><ssdm name="bin_index_8"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge22:2  %p_shl5 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_111, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge22:3  %p_shl5_cast = zext i2 %p_shl5 to i3

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge22:4  %tmp2 = add i3 %p_shl5_cast, %y_offset_cast_mid2_c

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="3">
<![CDATA[
._crit_edge22:5  %tmp_112 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i3(i1 %tmp_111, i1 false, i3 %tmp2)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge22:6  %tmp1_cast = zext i5 %tmp_112 to i7

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="1" op_3_bw="2">
<![CDATA[
._crit_edge22:8  %tmp_114 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i2(i1 %tmp_113, i1 %tmp_82, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="4">
<![CDATA[
._crit_edge22:9  %tmp4_cast = zext i4 %tmp_114 to i7

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="4">
<![CDATA[
._crit_edge22:10  %tmp5 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4(i1 %tmp_82, i1 false, i4 %bin_index_8)

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge22:11  %tmp5_cast = zext i6 %tmp5 to i7

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge22:12  %tmp3 = add i7 %tmp5_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge22:13  %tmp_115 = add i7 %tmp3, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge22:14  %tmp_116 = zext i7 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22:15  %descriptor_V_addr_2 = getelementptr [72 x i15]* %descriptor_V, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="descriptor_V_addr_2"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge22:16  %descriptor_V_load = load i15* %descriptor_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="descriptor_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="451" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="15" op_0_bw="7">
<![CDATA[
._crit_edge22:16  %descriptor_V_load = load i15* %descriptor_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="descriptor_V_load"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="15" op_0_bw="10">
<![CDATA[
._crit_edge22:17  %tmp_117 = sext i10 %mag to i15

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge22:18  %tmp_118 = add i15 %descriptor_V_load, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="454" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="15" op_1_bw="7">
<![CDATA[
._crit_edge22:19  store i15 %tmp_118, i15* %descriptor_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge22:24  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_88)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22:28  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="457" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
